Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Aug 17 15:31:15 2022
| Host         : lxeng99 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file Mercury_XU5_PE1_control_sets_placed.rpt
| Design       : Mercury_XU5_PE1
| Device       : xczu5ev
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   688 |
|    Minimum number of control sets                        |   688 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   868 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   688 |
| >= 0 to < 4        |   190 |
| >= 4 to < 6        |    79 |
| >= 6 to < 8        |   102 |
| >= 8 to < 10       |   100 |
| >= 10 to < 12      |    12 |
| >= 12 to < 14      |    19 |
| >= 14 to < 16      |     2 |
| >= 16              |   184 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3758 |          960 |
| No           | No                    | Yes                    |             149 |           41 |
| No           | Yes                   | No                     |            2914 |          865 |
| Yes          | No                    | No                     |            3501 |          736 |
| Yes          | No                    | Yes                    |              84 |           16 |
| Yes          | Yes                   | No                     |            2866 |          751 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                             Clock Signal                            |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                            |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                            |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                            |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                  |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                            |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                            |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy6                                                                                                                                                                   | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                   |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                   |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                   |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/d_prevGroup                                                                                                                                                                             | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy7                                                                                                                                                                   | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/IO_Addr_Strobe                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                      |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                            |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                            |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                            |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                             |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                      |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                            |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                            |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[5]                                                                                                                                                                | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                            |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                      |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                     |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                     |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_ar_channel_0/r_push                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                            |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                           |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]                                                                                                                                                                | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_addr_strobe_lvl_riuclk_reg0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                  |                1 |              1 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0[0]                                                                                         | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                           |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                   |                2 |              2 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                              |                2 |              2 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/rtw[2]_i_2_n_0                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/SR[0]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/led/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                    |                2 |              2 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_mb_sync_r[1]                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                               |                2 |              2 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                          |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                        | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                           |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                              |                2 |              2 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0]                                                                     | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                           |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_riu_sync_r[1]                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[4]                                                                                                                      |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[1]                                                                                                                      |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_bg[1]_i_1_n_0                                                                                                                 |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                    |                2 |              2 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                               |                2 |              2 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                              |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.aresetn_d_reg[0]_0                                                                          |                2 |              2 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                      | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                |                2 |              2 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0]                                                                     | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                           |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0[0]                                                                                         | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                           |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                        | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                           |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                           | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]                                                            |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_1                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                              |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_rank[1]_i_1_n_0                                                                                                                                                       |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/E[0]                                                                                                                                                       | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                |                2 |              2 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/peripheral_reset[0]                                                                                                                                             |                2 |              2 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                              |                2 |              2 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_2                                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                2 |              2 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                  | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_div_sync_r[1]                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[1]_1                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                              |                2 |              2 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                           | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]                                                            |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/state_reg[1][0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                          |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                    |                2 |              2 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                   |                2 |              2 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[1]_i_1_n_0                                                                                                                     | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                2 |              2 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr_rd_valid0                                                                                                                                              | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr[2]_i_1_n_0                                                                                                                            |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                                           |                2 |              2 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              2 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/io_read_keep                                                                                                                                                                | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/peripheral_reset[0]                                                                                                                                             |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_1[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/d_prevCmdAP                                                                                                                                                                             | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                2 |              2 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[1]_0                                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/areset_r                                                                                                                                           |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i                                                                                                                              | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0                                                                                                  |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                  | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                             |                2 |              2 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                               |                2 |              2 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_fetch_in_progress_i_1_n_0                                                                                 |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[1]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/areset_r                                                                                                                                           |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                                                                                    | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                      |                2 |              2 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rresp_i[1]_i_1_n_0                                                                                                                   | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                1 |              2 |         2.00 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                              | i_gmii2rgmii/i_rgmii_gmii/RxCycleCntHigh_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg0                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg      |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/peripheral_reset[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/areset_r                                                                                                                                           |                1 |              2 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                                           |                2 |              2 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                            |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                                                                                                    | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/pend_ref[0]                                                                                                                                                              |                1 |              3 |         3.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                     | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][1][2]_i_2_n_0                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_3[0]                                                                                                                                                        |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg      |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r[3]                                                                                                                                                                       |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1__3_n_0                                  | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_3[0]                                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                         |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                              |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                |                3 |              3 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row[2]_i_1_n_0                                                                                                                |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__2_n_0                                                                                                                                                | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                     | Mercury_XU5_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__2_n_0                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][2][2]_i_2_n_0                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_1[0]                                                                                                                                                        |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                                                  | Mercury_XU5_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBankP[1]_i_1__2_n_0                                                                                                                                                           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmdBankP[1]_i_1__1_n_0                                                                                                                                                           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i_reg_1[0]                                                                                                 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmdBankP[1]_i_1__0_n_0                                                                                                                                                           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_ADR_cmd[2]_i_1_n_0                                                                                                           |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__1_n_0                                                                                                                                                | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              3 |         3.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0_n_0                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state[2]_i_1__1_n_0                                                                                    | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle                                                                                               |                3 |              3 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][3][2]_i_2_n_0                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg[0]                                                                                                                                                          |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                   | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                       |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                            | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                             | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                              |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][0][2]_i_2_n_0                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_5[0]                                                                                                                                                        |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][3][2]_i_2_n_0                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/SR[0]                                                                                                                                                                  |                2 |              3 |         1.50 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_0                                                                                                                                  | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][2][2]_i_2_n_0                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_0[0]                                                                                                                                                        |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1_n_0                                                                                                                                                   | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                          |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__1_n_0                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][1][2]_i_2_n_0                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_2[0]                                                                                                                                                        |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_1_n_0                                                                                                                                                              | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][0][2]_i_2_n_0                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_4[0]                                                                                                                                                        |                1 |              3 |         3.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs                                                                                                                              | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                     | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__0_n_0                                                                                                                                                | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                          |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1_n_0                                                                                                                                           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                          |                2 |              3 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[2]_i_1__2_n_0                                                                         | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__3_n_0                                             | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                2 |              4 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                     | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][2][3]_i_1_n_0                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][1][3]_i_1_n_0                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][3][3]_i_1_n_0                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_inject_state[3]_i_1_n_0                                                                                                                                               | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[0][0]_1[0]                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][0][3]_i_1_n_0                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_periodic_state[3]_i_1_n_0                                                                                                                                             | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][3][3]_i_1_n_0                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                       | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/wr_accepted                                                                                                                                                                               | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                         | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][2][3]_i_1_n_0                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][1][3]_i_1_n_0                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/p_1_in                                                                                                                                                             | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/wtrs[3]_i_1_n_0                                                                                                                                                    | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][0][3]_i_1_n_0                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/retSt[3]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refs[3]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refSt[3]_i_1_n_0                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                              |                                                                                                                                                                                                                                                          | Mercury_XU5_i/clk_wiz_0/inst/locked                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg_0[0]                                                                                                    |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[3][0]                                                                                             | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/calDone_reg                                                                                                                                            |                3 |              4 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/Reset                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                    | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                     | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  i_gmii2rgmii/RGMII_rxclk_buf                                       |                                                                                                                                                                                                                                                          | Mercury_XU5_i/clk_wiz_0/inst/locked                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calSt[3]_i_1_n_0                                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                 |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[0][0]                                                                                                                                                   | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                 |                3 |              4 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg      |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_cplx_state[3]_i_1_n_0                                                                                                               | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                3 |              4 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state[3]_i_1_n_0                                                                                                                | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                3 |              4 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue1                                                                                                                     | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1132]_i_1__0_n_0                                                                                         |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                             | Mercury_XU5_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                | Mercury_XU5_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                           | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                             |                1 |              4 |         4.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                   | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                             | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1132]_i_1_n_0                                                                                            |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                                                                      | Mercury_XU5_i/ddr4/inst/u_ddr_axi/areset_d1                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/D[7]                                                                                                                                                                                            | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                |                3 |              4 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                                    | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                        | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                              |                1 |              4 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                               | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                3 |              4 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                              |                1 |              5 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_mb_rst[6]_i_1_n_0                                                                                                                                                                 |                2 |              5 |         2.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                |                1 |              5 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                              |                3 |              5 |         1.67 |
| ~i_gmii2rgmii/RGMII_rxclk_buf                                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |              5 |         1.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ps_sys_rst/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[12]_i_1_n_0                                                                                                                      | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                3 |              5 |         1.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_div_rst[6]_i_1_n_0                                                                                                                                                                |                1 |              5 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4_sys_rst/U0/EXT_LPF/lpf_int                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/pll_gate_cnt[4]_i_1_n_0                                                                                                                                                                                    | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/SR[0]                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                                 |                1 |              5 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                                             | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                3 |              5 |         1.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_riu_rst[6]_i_1_n_0                                                                                                                                                                |                1 |              5 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit[4]_i_1_n_0                                                                                                                                                 |                1 |              5 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cmr_cnt[4]_i_2_n_0                                                                                                                                                                      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cs_mask_int                                                                                                                                                            |                1 |              5 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1_n_0                                                                                                                   | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                2 |              5 |         2.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/user_fsm[4]_i_1_n_0                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                3 |              5 |         1.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_1[0]                                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit[4]_i_1_n_0                                                                                                                                                 |                1 |              5 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_en_r2_reg_0[0]                                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              5 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[2]                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[7]                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[8]                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                3 |              6 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[9]                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[10]                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[11]                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[12]                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[13]                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[16]                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[14]                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[15]                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[17]                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[18]                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[19]                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[20]                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[21]                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[1]                                                                                                                                                | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/ps_sys_rst/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | Mercury_XU5_i/ps_sys_rst/U0/SEQ/seq_clr                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[3]                                                                                                                                                | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  i_gmii2rgmii/RGMII_rxclk_buf                                       |                                                                                                                                                                                                                                                          | i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0                                                                                                                                                                                         |                1 |              6 |         6.00 |
| ~i_gmii2rgmii/RGMII_rxclk_buf                                       |                                                                                                                                                                                                                                                          | i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_0[5]                                                                                                                                                                                     |                1 |              6 |         6.00 |
| ~Mercury_XU5_i/clk_wiz_0/inst/clk_out1                              |                                                                                                                                                                                                                                                          | i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_1[5]                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/E[0]                                                                                                                                                                                      | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              6 |         6.00 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                              | i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_1_n_0                                                                                                                                                                                                        | i_gmii2rgmii/Rst                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                              | i_gmii2rgmii/i_rgmii_gmii/sel                                                                                                                                                                                                                            | i_gmii2rgmii/i_rgmii_gmii/CycleCnt                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                              |                                                                                                                                                                                                                                                          | i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg_1[0]                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr_axi/areset_d1                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                                   | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/SEQ/seq_clr                                                                                                                                                     |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[0]                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[6]                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              6 |         6.00 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                              |                                                                                                                                                                                                                                                          | i_gmii2rgmii/i_rgmii_gmii/TxCnt[5]_i_1_n_0                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/upd_rd_buf_indx                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[1]                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                3 |              6 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[4]                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[3]                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[2]                                                                                                                                                | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[5]                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                4 |              6 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_state_issue_act                                                                                                               |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_1[0]                                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_4[0]                                                                                                                                                                    | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                3 |              6 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf_indx_sts_r_reg[0][5][0]                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_ar_channel_0/E[0]                                                                                                                                                                                                  | Mercury_XU5_i/ddr4/inst/u_ddr_axi/areset_d1                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_6[1]                                                                                                                                                    |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_22[1]                                                                                                                                                   |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_14[1]                                                                                                                                                   |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff[1]                                                                                                                                                      |                3 |              6 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_4[1]                                                                                                                                                    |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_20[1]                                                                                                                                                   |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_12[1]                                                                                                                                                   |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff[1]                                                                                                                                                      |                4 |              6 |         1.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_2[1]                                                                                                                                                    |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_18[1]                                                                                                                                                   |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_10[1]                                                                                                                                                   |                3 |              6 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff[1]                                                                                                                                                      |                1 |              6 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_8[1]                                                                                                                                                    |                3 |              6 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_16[1]                                                                                                                                                   |                2 |              6 |         3.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                     | Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                       |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_0[1]                                                                                                                                                    |                3 |              6 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff[1]                                                                                                                                                      |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                     | Mercury_XU5_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                       |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4_sys_rst/U0/SEQ/seq_cnt_en                                                                                                                                                                                                             | Mercury_XU5_i/ddr4_sys_rst/U0/SEQ/seq_clr                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[11][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[13][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[21][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[20][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[1][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[19][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[18][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[17][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[16][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[5][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[15][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[14][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[12][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[22][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[23][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[24][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[25][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[26][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[27][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[28][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[29][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[2][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[30][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[31][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[3][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[4][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]_i_1_n_0                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                4 |              7 |         1.75 |
|  i_gmii2rgmii/RGMII_rxclk_buf                                       | i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray[5]_i_1_n_0                                                                                                                                                                                                   | i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_0[5]                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  i_gmii2rgmii/RGMII_rxclk_buf                                       |                                                                                                                                                                                                                                                          | i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_0[5]                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[9][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[8][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[7][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                1 |              7 |         7.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                         |                1 |              7 |         7.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_2[1]                                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                3 |              7 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_2[0]                                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                3 |              7 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[10][6]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[6][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[0][6]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_data_addr_le                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                               | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr_axi/areset_d1                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                               |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr_axi/areset_d1                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                |                6 |              8 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[0]                                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_0[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[1]_1[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[1]_2[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_5[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_1[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_cmp_en_reg_0                                                                                                                                               | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/p_82_out                                                                                                                                         |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[3]_0                                                                                                                                                        |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[9]_1                                                                                                                                                        |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[3]_0                                                                                                                                                        |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[9]_1                                                                                                                                                        |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[3]_0                                                                                                                                                        |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[3]_0                                                                                                                                                        |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[9]_0                                                                                                                                                        |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_rd_cnt[7]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[9]_1                                                                                                                                                        |                2 |              8 |         4.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[7]_i_1_n_0                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                5 |              8 |         1.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[21]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[20]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[19]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[18]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[17]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[16]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[15]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[3]_0                                                                                                                                                        |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/bus_struct_reset[0]                                                                                                                                             |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/SS[0]                                                                                                                             |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly[7]_i_1_n_0                                                                                                                           |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[1]                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[9]_0                                                                                                                                                        |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[3]_0                                                                                                                                                        |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[9]_0                                                                                                                                                        |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[3]_0                                                                                                                                                        |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[9]_0                                                                                                                                                        |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[3]_0                                                                                                                                                        |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[9]_1                                                                                                                                                        |                2 |              8 |         4.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                         | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                2 |              8 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf_we_r1                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[2]                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[14]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                    | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                |                3 |              8 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                    | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                5 |              8 |         1.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[1]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[2]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[3]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[4]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[5]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[6]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[13]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[12]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[11]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[10]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[8]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[7]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[9]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[0]                                                                                                             |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[7]                                                                                                             |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[9]                                                                                                             |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[6]                                                                                                             |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[13]                                                                                                            |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[4]                                                                                                             |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[3]                                                                                                             |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[2]                                                                                                             |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[1]                                                                                                             |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[5]                                                                                                             |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                                   | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                      |                2 |              9 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/tranSentC                                                                                                                                                                               | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |                5 |              9 |         1.80 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                       | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                3 |              9 |         3.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                   | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                             |                7 |              9 |         1.29 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                                                                      | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[12]                                                                                                            |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                                                  | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_1_n_0                                                                                                                                                 |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                                                  | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit1                                                                                                                                                           |                2 |              9 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/enb                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/bramB_rdy                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                              | i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD[7]_i_1_n_0                                                                                                                                                                                                            | i_gmii2rgmii/Rst                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[14]                                                                                                            |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[11]                                                                                                            |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[10]                                                                                                            |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[8]                                                                                                             |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                4 |              9 |         2.25 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                                                      | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                          |                3 |              9 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_wptr                                                                                                                                          |                2 |             10 |         5.00 |
|  i_gmii2rgmii/GMII_tx_clk                                           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/E[0]                                                                                                                                                                                             | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                1 |             10 |        10.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/S00_AXI_rready[0]                                                                                                  | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                4 |             10 |         2.50 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                      | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                3 |             10 |         3.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/cntr[9]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |             10 |        10.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[155]_i_1_n_0                                                                  |                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[155]_i_1_n_0                                                                  |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_0                                                                                                                                                          |                4 |             11 |         2.75 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                                                                        | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                6 |             11 |         1.83 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |        12.00 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                              | i_gmii2rgmii/i_rgmii_gmii/i_fifo/AlmEmpty1                                                                                                                                                                                                               | i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_1[5]                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                  | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                   |                5 |             12 |         2.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                                                      |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                   | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                    |                5 |             12 |         2.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                   | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                    |                7 |             12 |         1.71 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |        12.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                   | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                    |                5 |             12 |         2.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_4                                                                                                                                                       |                7 |             12 |         1.71 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                  | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                   |                5 |             12 |         2.40 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                7 |             12 |         1.71 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                                                   |                                                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                         | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                4 |             13 |         3.25 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr_axi/areset_d1                                                                                                                                                                                             |                6 |             13 |         2.17 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                              |                                                                                                                                                                                                                                                          | i_gmii2rgmii/Rst                                                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                      | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                2 |             13 |         6.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk_rst_r1                                                                                                                                                             |                4 |             13 |         3.25 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/p_0_in1_in[111]                                                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                 |                7 |             15 |         2.14 |
|  i_gmii2rgmii/RGMII_rxclk_buf                                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             15 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[15]_i_1_n_0                                                                                                                | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                |                8 |             16 |         2.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_0                                                                                                                         | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                |                7 |             16 |         2.29 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                                  |                3 |             16 |         5.33 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                           |                5 |             16 |         3.20 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                2 |             16 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r                                                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr_axi/areset_d1                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy5                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/occ_cnt[15]_i_1_n_0                                                                                                                                                                   | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                2 |             16 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_6[0]                                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                5 |             16 |         3.20 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/io_addr_strobe_reg[0]                                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                4 |             16 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/pointer_we                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_0[0]                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                             |               12 |             16 |         1.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_intvl_count[15]_i_1_n_0                                                                                                                                               |                2 |             16 |         8.00 |
|  i_gmii2rgmii/RGMII_rxclk_buf                                       |                                                                                                                                                                                                                                                          | i_gmii2rgmii/Rst_Rx                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  i_gmii2rgmii/RGMII_rxclk_buf                                       | i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray[5]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                   | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                   |                3 |             17 |         5.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][1][17]_i_1__2_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             18 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][0][17]_i_1__2_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             18 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][2][17]_i_1__2_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][2][17]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |         3.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][3][17]_i_1__2_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][3][17]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             18 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][2][17]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][1][17]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][0][17]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                 | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                |               14 |             18 |         1.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][3][17]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             18 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][2][17]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             18 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][1][17]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][0][17]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             18 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][3][17]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             18 |         2.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[2][0]                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][0][17]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][1][17]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |               18 |             19 |         1.06 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                  | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                3 |             20 |         6.67 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                              |                                                                                                                                                                                                                                                          | i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_1[5]                                                                                                                                                                                   |                9 |             20 |         2.22 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             20 |         2.86 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift                                                                                                              |                                                                                                                                                                                                                                         |                4 |             20 |         5.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/D[0]                                                                                                                                             |                6 |             22 |         3.67 |
|  Mercury_XU5_i/clk_wiz_0/inst/clk_out1                              | i_gmii2rgmii/i_rgmii_gmii/i_fifo/Ren_I                                                                                                                                                                                                                   | i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_1[5]                                                                                                                                                                                   |                7 |             23 |         3.29 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                                                              |                                                                                                                                                                                                                                         |                7 |             23 |         3.29 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift                                                                                           |                                                                                                                                                                                                                                         |                4 |             23 |         5.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_1010                                                                                                  |                6 |             24 |         4.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk1                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_resetn0                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[1]_0[0]                                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                4 |             24 |         6.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                         | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                           |                8 |             25 |         3.12 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               14 |             25 |         1.79 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/periodic_read_address[39]_i_1_n_0                                                                                                                                                | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                          |               24 |             26 |         1.08 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/app_rdy_r_reg_0[0]                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |               15 |             26 |         1.73 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_fclk                                                                                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                 |               10 |             26 |         2.60 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0                                                                    |                                                                                                                                                                                                                                         |                6 |             26 |         4.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_0                                                                                                                                                                           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |                7 |             27 |         3.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                5 |             29 |         5.80 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                |               27 |             31 |         1.15 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             31 |         6.20 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue1                                                                                                                     |                                                                                                                                                                                                                                         |               14 |             31 |         2.21 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_4                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             32 |         6.40 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                            | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                 |                4 |             32 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_high                                                                                                                                               |                5 |             32 |         6.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_seq_cnt_gt_0_reg[0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                  | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                            |               20 |             32 |         1.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                   | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                            |                9 |             32 |         3.56 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_fetch_in_progress_reg_0[0]                                           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                             |               10 |             32 |         3.20 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                           |               17 |             32 |         1.88 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer0                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |                4 |             32 |         8.00 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                  | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                       |                9 |             32 |         3.56 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                                                                                                  |               17 |             32 |         1.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[1]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_1                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_2[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[1]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                8 |             32 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_2                                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_10                                                                                                                                                      |               10 |             32 |         3.20 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_0                                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_0                                                                                                                                                       |               11 |             32 |         2.91 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_0                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_2                                                                                                                                                      |                8 |             32 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_3                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_1                                                                                                                                                                       | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_3                                                                                                                                                      |                8 |             32 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                               | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[1].I_Part_Of_Zero_Detect/SR[0]                                               |                5 |             33 |         6.60 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_ready                                                                                                                                                          |                                                                                                                                                                                                                                         |               22 |             33 |         1.50 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                                                  |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             34 |         6.80 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |             35 |         2.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/wrDataVal_reg                                                                                              |               17 |             35 |         2.06 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |             35 |         2.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             35 |         2.69 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               15 |             35 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               18 |             35 |         1.94 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               20 |             35 |         1.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               17 |             35 |         2.06 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               18 |             35 |         1.94 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |               14 |             35 |         2.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                        | Mercury_XU5_i/ddr4/inst/u_ddr_axi/areset_d1                                                                                                                                                                                             |               21 |             35 |         1.67 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr_axi/areset_d1                                                                                                                                                                                             |               14 |             35 |         2.50 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |               15 |             35 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |               15 |             35 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |               15 |             35 |         2.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[2]_173                                                                                                                                                     |                                                                                                                                                                                                                                         |               14 |             36 |         2.57 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                  | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                        |               13 |             36 |         2.77 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_0                                                                                                                                       |               23 |             36 |         1.57 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[0]_174                                                                                                                                                     |                                                                                                                                                                                                                                         |               17 |             36 |         2.12 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[3]_183                                                                                                                                                     |                                                                                                                                                                                                                                         |               15 |             36 |         2.40 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[1]_164                                                                                                                                                     |                                                                                                                                                                                                                                         |               15 |             36 |         2.40 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           | Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               18 |             40 |         2.22 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                              |                8 |             46 |         5.75 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[1]                                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |               17 |             48 |         2.82 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[0]                                                                                                                                                                     | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |               17 |             48 |         2.82 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                              |               10 |             49 |         4.90 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                  | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                             |               31 |             50 |         1.61 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/IO_Addr_Strobe00_in                                                                                                                                                         | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0/peripheral_reset[0]                                                                                                                                             |               20 |             60 |         3.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                               |               11 |             61 |         5.55 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               31 |             63 |         2.03 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                  | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                       |               23 |             63 |         2.74 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[63]_i_1_n_0                                                                                                                          |               19 |             64 |         3.37 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                         |               17 |             68 |         4.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum                                                                                                                  |               25 |             71 |         2.84 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                            |                                                                                                                                                                                                                                         |               19 |             72 |         3.79 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/if_missed_fetch_reg                                           |                                                                                                                                                                                                                                         |                5 |             75 |        15.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                          |                                                                                                                                                                                                                                         |               25 |             80 |         3.20 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                 |               17 |             80 |         4.71 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                            |                                                                                                                                                                                                                                         |               23 |             84 |         3.65 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                   |                                                                                                                                                                                                                                         |                6 |             96 |        16.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                           |               31 |            100 |         3.23 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                             |               48 |            105 |         2.19 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                   |                                                                                                                                                                                                                                         |                7 |            112 |        16.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[31]                                                                                                                         |                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r                                                                                                                                                                         |                                                                                                                                                                                                                                         |               52 |            128 |         2.46 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2                                                                                                                                                                   |                                                                                                                                                                                                                                         |               43 |            128 |         2.98 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/sel                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               17 |            128 |         7.53 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          | Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                |               28 |            129 |         4.61 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                            |                                                                                                                                                                                                                                         |               39 |            130 |         3.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                                           |                                                                                                                                                                                                                                         |               17 |            130 |         7.65 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/push                                                                                         |                                                                                                                                                                                                                                         |               17 |            130 |         7.65 |
|  Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk0                           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               50 |            131 |         2.62 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                         |                                                                                                                                                                                                                                         |               33 |            135 |         4.09 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                               |               12 |            136 |        11.33 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal                                                                                                                          |               38 |            138 |         3.63 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                                                            |                                                                                                                                                                                                                                         |               19 |            144 |         7.58 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                               |                                                                                                                                                                                                                                         |               20 |            145 |         7.25 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                               |               15 |            150 |        10.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                         |               10 |            160 |        16.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                         |               11 |            176 |        16.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                |               55 |            186 |         3.38 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                             |               68 |            188 |         2.76 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wdf_rdy_ns                                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |            192 |        16.00 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0                                                                                                                                                 |                                                                                                                                                                                                                                         |               40 |            192 |         4.80 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                          |               54 |            231 |         4.28 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                          |               59 |            231 |         3.92 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                          |               57 |            231 |         4.05 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                          |               66 |            237 |         3.59 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               54 |            296 |         5.48 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              123 |            424 |         3.45 |
|  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              750 |           2813 |         3.75 |
+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


