Optimal test access architectures for system-on-a-chip