
---------- Begin Simulation Statistics ----------
final_tick                                28399960000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210703                       # Simulator instruction rate (inst/s)
host_mem_usage                                4437596                       # Number of bytes of host memory used
host_op_rate                                   369102                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    86.68                       # Real time elapsed on the host
host_tick_rate                              327638697                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    18263858                       # Number of instructions simulated
sim_ops                                      31994062                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028400                       # Number of seconds simulated
sim_ticks                                 28399960000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              5.679992                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5149811                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1469158                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2717                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     672209                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           89                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       24084525                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.176057                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4763348                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          254                       # TLB misses on write requests
system.cpu0.numCycles                        56799920                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16363461                       # Class of committed instruction
system.cpu0.tickCycles                       32715395                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               38                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               79                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     79                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    8263858                       # Number of instructions committed
system.cpu1.committedOps                     15630601                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.873292                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2897299                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2075473                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        27640                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1520368                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1049                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       29859452                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.145491                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2785791                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          221                       # TLB misses on write requests
system.cpu1.numCycles                        56799909                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              32602      0.21%      0.21% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               12261018     78.44%     78.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 32756      0.21%     78.86% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                20722      0.13%     79.00% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.00% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.00% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.00% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.00% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.01% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.01% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.02% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.02% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 23080      0.15%     79.16% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                94319      0.60%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.77% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1697532     10.86%     90.63% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1378212      8.82%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            54358      0.35%     99.79% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           32046      0.21%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                15630601                       # Class of committed instruction
system.cpu1.tickCycles                       26940457                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   38                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       188918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        378861                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2242834                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2060                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4485733                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2060                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             153489                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        92253                       # Transaction distribution
system.membus.trans_dist::CleanEvict            96665                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36454                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36454                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        153489                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       568804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       568804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 568804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     18060544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     18060544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18060544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            189943                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  189943    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              189943                       # Request fanout histogram
system.membus.reqLayer4.occupancy           807751500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1006010250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4692147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4692147                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4692147                       # number of overall hits
system.cpu0.icache.overall_hits::total        4692147                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        71137                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         71137                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        71137                       # number of overall misses
system.cpu0.icache.overall_misses::total        71137                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1519469500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1519469500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1519469500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1519469500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4763284                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4763284                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4763284                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4763284                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.014934                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014934                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.014934                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014934                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21359.763555                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21359.763555                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21359.763555                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21359.763555                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71121                       # number of writebacks
system.cpu0.icache.writebacks::total            71121                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71137                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71137                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71137                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71137                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1448332500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1448332500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1448332500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1448332500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014934                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014934                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014934                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014934                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 20359.763555                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20359.763555                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 20359.763555                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20359.763555                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71121                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4692147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4692147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        71137                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        71137                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1519469500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1519469500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4763284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4763284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.014934                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014934                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21359.763555                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21359.763555                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71137                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71137                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1448332500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1448332500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014934                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014934                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 20359.763555                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20359.763555                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999519                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4763284                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71137                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.959304                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999519                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999970                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38177409                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38177409                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1810490                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1810490                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1810547                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1810547                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       290339                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        290339                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       290396                       # number of overall misses
system.cpu0.dcache.overall_misses::total       290396                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  13014067500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13014067500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  13014067500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13014067500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2100829                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2100829                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2100943                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2100943                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138202                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138202                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138222                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138222                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 44823.697471                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44823.697471                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 44814.899310                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44814.899310                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       195893                       # number of writebacks
system.cpu0.dcache.writebacks::total           195893                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10024                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10024                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10024                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10024                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       280315                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       280315                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       280372                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       280372                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  12184917000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12184917000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  12186042500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12186042500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133431                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133431                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133451                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133451                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 43468.658474                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 43468.658474                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 43463.835547                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 43463.835547                       # average overall mshr miss latency
system.cpu0.dcache.replacements                280356                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1192725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1192725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       269892                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       269892                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  11904694000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11904694000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1462617                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462617                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.184527                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184527                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 44109.102900                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44109.102900                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1464                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1464                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268428                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268428                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  11569314500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11569314500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 43100.252209                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43100.252209                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       617765                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        617765                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20447                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20447                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1109373500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1109373500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032038                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032038                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 54256.052233                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54256.052233                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8560                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8560                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11887                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11887                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    615602500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    615602500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018625                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018625                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 51787.877513                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51787.877513                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      1125500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      1125500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 19745.614035                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 19745.614035                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999549                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2090919                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           280372                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.457660                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999549                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999972                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17087916                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17087916                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1426632                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1426632                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1426632                       # number of overall hits
system.cpu1.icache.overall_hits::total        1426632                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1359106                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1359106                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1359106                       # number of overall misses
system.cpu1.icache.overall_misses::total      1359106                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  18546079000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  18546079000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  18546079000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  18546079000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2785738                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2785738                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2785738                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2785738                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.487880                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.487880                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.487880                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.487880                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 13645.792896                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13645.792896                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 13645.792896                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13645.792896                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1359089                       # number of writebacks
system.cpu1.icache.writebacks::total          1359089                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1359106                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1359106                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1359106                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1359106                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  17186974000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  17186974000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  17186974000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  17186974000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.487880                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.487880                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.487880                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.487880                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 12645.793632                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12645.793632                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 12645.793632                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12645.793632                       # average overall mshr miss latency
system.cpu1.icache.replacements               1359089                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1426632                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1426632                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1359106                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1359106                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  18546079000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  18546079000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2785738                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2785738                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.487880                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.487880                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 13645.792896                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13645.792896                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1359106                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1359106                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  17186974000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  17186974000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.487880                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.487880                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 12645.793632                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12645.793632                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999495                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2785737                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1359105                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.049685                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999495                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999968                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999968                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         23645009                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        23645009                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2821460                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2821460                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2821460                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2821460                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       603854                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        603854                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       603854                       # number of overall misses
system.cpu1.dcache.overall_misses::total       603854                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  11927400000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11927400000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  11927400000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11927400000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3425314                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3425314                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3425314                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3425314                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.176292                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.176292                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.176292                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.176292                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 19752.125514                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19752.125514                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 19752.125514                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19752.125514                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       336816                       # number of writebacks
system.cpu1.dcache.writebacks::total           336816                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        71570                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        71570                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        71570                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        71570                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       532284                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       532284                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       532284                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       532284                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   9384411500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9384411500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   9384411500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9384411500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.155397                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.155397                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.155397                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.155397                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17630.459492                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17630.459492                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17630.459492                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17630.459492                       # average overall mshr miss latency
system.cpu1.dcache.replacements                532268                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1626208                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1626208                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       389355                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       389355                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   5945993000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5945993000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2015563                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2015563                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.193174                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.193174                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 15271.392431                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15271.392431                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        15047                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        15047                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       374308                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       374308                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   5349253500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5349253500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.185709                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.185709                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14291.047747                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14291.047747                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1195252                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1195252                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       214499                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       214499                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   5981407000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   5981407000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1409751                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1409751                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.152154                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.152154                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 27885.477322                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 27885.477322                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        56523                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        56523                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       157976                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       157976                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4035158000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4035158000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.112060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.112060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25542.854611                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25542.854611                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999527                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3353744                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           532284                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.300667                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999527                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999970                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         27934796                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        27934796                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               63756                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              147123                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1348024                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              494053                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2052956                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              63756                       # number of overall hits
system.l2.overall_hits::.cpu0.data             147123                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1348024                       # number of overall hits
system.l2.overall_hits::.cpu1.data             494053                       # number of overall hits
system.l2.overall_hits::total                 2052956                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              7381                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            133249                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11082                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             38231                       # number of demand (read+write) misses
system.l2.demand_misses::total                 189943                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             7381                       # number of overall misses
system.l2.overall_misses::.cpu0.data           133249                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11082                       # number of overall misses
system.l2.overall_misses::.cpu1.data            38231                       # number of overall misses
system.l2.overall_misses::total                189943                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    608155000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  10194605500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    942860000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3146071500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14891692000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    608155000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  10194605500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    942860000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3146071500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14891692000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71137                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          280372                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1359106                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          532284                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2242899                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71137                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         280372                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1359106                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         532284                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2242899                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.103758                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.475258                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.008154                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.071824                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.084686                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.103758                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.475258                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.008154                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.071824                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.084686                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82394.661970                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 76507.932517                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85080.310413                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 82291.111925                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78400.846570                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82394.661970                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 76507.932517                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85080.310413                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 82291.111925                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78400.846570                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               92253                       # number of writebacks
system.l2.writebacks::total                     92253                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         7381                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       133249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        38231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            189943                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         7381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       133249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        38231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           189943                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    534345000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   8862115500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    832040000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   2763761500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12992262000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    534345000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   8862115500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    832040000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   2763761500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12992262000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.103758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.475258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.008154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.071824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.084686                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.103758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.475258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.008154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.071824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.084686                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72394.661970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66507.932517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75080.310413                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 72291.111925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68400.846570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72394.661970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66507.932517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75080.310413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 72291.111925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68400.846570                       # average overall mshr miss latency
system.l2.replacements                         190962                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       532709                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           532709                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       532709                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       532709                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1430210                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1430210                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1430210                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1430210                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             4830                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           128579                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                133409                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7057                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          29397                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               36454                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    544383500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2430309500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2974693000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       157976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            169863                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.593674                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.186085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.214608                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 77140.923905                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82672.024356                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81601.278323                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7057                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        29397                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          36454                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    473813500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2136339500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2610153000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.593674                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.186085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.214608                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 67140.923905                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 72672.024356                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71601.278323                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         63756                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1348024                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1411780                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         7381                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11082                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18463                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    608155000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    942860000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1551015000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71137                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1359106                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1430243                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.103758                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.008154                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012909                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82394.661970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85080.310413                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84006.661973                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         7381                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11082                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18463                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    534345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    832040000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1366385000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.103758                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.008154                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012909                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72394.661970                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75080.310413                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74006.661973                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       142293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       365474                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            507767                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       126192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         8834                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          135026                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   9650222000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    715762000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10365984000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       374308                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        642793                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.470015                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.023601                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.210061                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 76472.533917                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81023.545393                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76770.281279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       126192                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         8834                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       135026                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   8388302000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    627422000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9015724000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.470015                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.023601                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.210061                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 66472.533917                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71023.545393                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66770.281279                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.248442                       # Cycle average of tags in use
system.l2.tags.total_refs                     4485717                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    191986                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.364813                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.790089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       41.923626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      466.014328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      164.075059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      329.445340                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.021279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.040941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.455092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.160230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.321724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999266                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          267                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          361                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36077850                       # Number of tag accesses
system.l2.tags.data_accesses                 36077850                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        472384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       8527936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        709248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2446784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12156352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       472384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       709248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1181632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5904192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5904192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           7381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         133249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          38231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              189943                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        92253                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              92253                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16633263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        300279860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         24973556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         86154488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             428041166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16633263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     24973556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         41606819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      207894377                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            207894377                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      207894377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16633263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       300279860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        24973556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        86154488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            635935544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     91886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      7381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    130444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     37070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000350132500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5457                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5457                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              464310                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              86510                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      189943                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      92253                       # Number of write requests accepted
system.mem_ctrls.readBursts                    189943                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    92253                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3966                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   367                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             48998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             27079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            26674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2282                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1728598500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  929885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5215667250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9294.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28044.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   150136                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   78531                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                189943                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                92253                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  166155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    361.609827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   218.050842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   350.889275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14564     29.62%     29.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12141     24.69%     54.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5442     11.07%     65.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3400      6.91%     72.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2063      4.20%     76.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1635      3.32%     79.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1144      2.33%     82.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          954      1.94%     84.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7830     15.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49173                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5457                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.079348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.923379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.024229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           4462     81.77%     81.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          930     17.04%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           51      0.93%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            8      0.15%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5457                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.834341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.803700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.027860                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3150     57.72%     57.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              287      5.26%     62.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1823     33.41%     96.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              172      3.15%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.38%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5457                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11902528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  253824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5879360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12156352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5904192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       419.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       207.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    428.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    207.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   28399945000                       # Total gap between requests
system.mem_ctrls.avgGap                     100639.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       472384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      8348416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       709248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2372480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5879360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16633262.863750513643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 293958723.885526597500                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 24973556.300783522427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 83538145.828374415636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 207020009.887337893248                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         7381                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       133249                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11082                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        38231                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        92253                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    231552500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   3406695000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    376230750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1201189000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 686773225500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31371.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     25566.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33949.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     31419.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7444454.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            128205840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             68143020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           385560000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          149772240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2241592080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9899935560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2568796800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15442005540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.733355                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6584668000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    948220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  20867072000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            222903660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            118468515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           942315780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          329763060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2241592080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11933338740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        856457280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16644839115                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        586.086710                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2115000250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    948220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25336739750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2073035                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       624962                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1430210                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          378624                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           169863                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          169863                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1430243                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       642793                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       213395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       841100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4077300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1596836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6728631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9104512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     30480960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    173964416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     55622400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              269172288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          190962                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5904192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2433861                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000846                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029081                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2431801     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2060      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2433861                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4205785500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         798546259                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2038741332                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             7.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         422871364                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         106842725                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  28399960000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
