--
--Gerard Cand√≥n Arenas, 2020
--

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

use work.retardos.all;
use work.constantes.all;
use work.tipos.all;

entity reg5 is							
	port (reloj, Pcero: in std_logic;
         e: in reg_direcc;
         s: out reg_direcc);
end reg5;

architecture comportamiento of reg5 is
begin
	flanco: process (reloj, pcero) begin
		if Pcero = '1' then s <= (others => '0') after ret_reg32;
		elsif rising_edge(reloj) then
			s <= e after ret_reg32;
		end if;
	end process;
end;
