
Inferred memory devices in process 'CS_REG'
	in routine INSTR_REG_REG_WIDTH6
         line 31 in file 'C:/xilinx/active/projects/sl_ctrl3/instr_reg.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      SREG_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

SREG_reg (width 6)
------------------
    set/reset/toggle: none



Inferred memory devices in process 'U_REG'
	in routine INSTR_REG_REG_WIDTH6
         line 43 in file 'C:/xilinx/active/projects/sl_ctrl3/instr_reg.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      PREG_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

PREG_reg (width 6)
------------------
    set/reset/toggle: none


Writing to hnl file 'c:\Xilinx\active\projects\sl_ctrl3\sl_ctrl3/workdirs/WORK/INSTR_REG_REG_WIDTH_6.hnl'
