

================================================================
== Vitis HLS Report for 'rv32i_npp_ip'
================================================================
* Date:           Mon Jul 11 17:35:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rv32i_npp_bram_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.358 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1_fu_191  |rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1  |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
        |grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_227  |rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|    1499|   3187|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     31|    -|
|Register         |        -|    -|      23|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1522|   3218|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                   |control_s_axi                          |        0|   0|   112|   168|    0|
    |grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1_fu_191  |rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1  |        0|   0|     8|    51|    0|
    |grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_227  |rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2  |        0|   0|  1379|  2968|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |Total                                             |                                       |        0|   0|  1499|  3187|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  31|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  31|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |   5|   0|    5|          0|
    |grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1_fu_191_ap_start_reg  |   1|   0|    1|          0|
    |grp_rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2_fu_227_ap_start_reg  |   1|   0|    1|          0|
    |pc_V_reg_700                                                   |  16|   0|   16|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |  23|   0|   23|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    5|       s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    5|       s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  rv32i_npp_ip|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  rv32i_npp_ip|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  rv32i_npp_ip|  return value|
|code_ram_Addr_A        |  out|   32|        bram|      code_ram|         array|
|code_ram_EN_A          |  out|    1|        bram|      code_ram|         array|
|code_ram_WEN_A         |  out|    4|        bram|      code_ram|         array|
|code_ram_Din_A         |  out|   32|        bram|      code_ram|         array|
|code_ram_Dout_A        |   in|   32|        bram|      code_ram|         array|
|code_ram_Clk_A         |  out|    1|        bram|      code_ram|         array|
|code_ram_Rst_A         |  out|    1|        bram|      code_ram|         array|
|data_ram_Addr_A        |  out|   32|        bram|      data_ram|         array|
|data_ram_EN_A          |  out|    1|        bram|      data_ram|         array|
|data_ram_WEN_A         |  out|    4|        bram|      data_ram|         array|
|data_ram_Din_A         |  out|   32|        bram|      data_ram|         array|
|data_ram_Dout_A        |   in|   32|        bram|      data_ram|         array|
|data_ram_Clk_A         |  out|    1|        bram|      data_ram|         array|
|data_ram_Rst_A         |  out|    1|        bram|      data_ram|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

