<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='versatile_counter.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: versatile_counter
    <br/>
    Created: Mar 27, 2009
    <br/>
    Updated: Jul 14, 2010
    <br/>
    SVN Updated: Jan 27, 2011
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Arithmetic core
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Mature
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
    </p>
    <p>
     <img src="getimg.php?1240304484" alt="Block-diagram" width="400"/>
    </p>
    <p>
     A versatile counter that can be defined as a binary, gray or LFSR counter. Usage include baudrate generator, address generator for FIFO and much more.
    </p>
    <p>
    </p>
    <p>
     As a user you edit a define file to make the counter fit your project demands. You the generate a tailored counter. The performance and area can hereby be optimezed for the given application
    </p>
    <p>
     Pros and cons with different types of counter
     <ul>
      <li>
       LFSR
      </li>
      <ul>
       <li>
        extremely low area usage
       </li>
       <li>
        high performance
       </li>
       <li>
        one cycle shorter count cycle compared to binary versions
       </li>
       <li>
        typically used for interval timer and as adress generator for FIFO
       </li>
      </ul>
      <li>
       Binary
      </li>
      <ul>
       <li>
        The standard type, usefule for various types of implementation
       </li>
      </ul>
      <li>
       Gray
      </li>
      <ul>
       <li>
        The Gray type counter toggles only one bit per update
       </li>
       <li>
        Implemented as a normal binary counter with an extra output stage converting the state to Gray encoding
       </li>
       <li>
        Typical usage is adress generator for asynchroinous FIFOs
       </li>
      </ul>
     </ul>
    </p>
    <p>
     This module is written in Verilog and uses pre processor commands.
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
