0.6
2019.2
Nov  6 2019
21:42:20
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp2/matrix_multiply/proj_matrix_multiply/solution1/sim/verilog/AESL_automem_A.v,1626130050,systemVerilog,,,,AESL_automem_A,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp2/matrix_multiply/proj_matrix_multiply/solution1/sim/verilog/AESL_automem_B.v,1626130050,systemVerilog,,,,AESL_automem_B,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp2/matrix_multiply/proj_matrix_multiply/solution1/sim/verilog/AESL_automem_C.v,1626130050,systemVerilog,,,,AESL_automem_C,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp2/matrix_multiply/proj_matrix_multiply/solution1/sim/verilog/ip/xil_defaultlib/matrix_multiply_top_ap_fadd_5_no_dsp_32.vhd,1626130082,vhdl,,,,matrix_multiply_top_ap_fadd_5_no_dsp_32,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp2/matrix_multiply/proj_matrix_multiply/solution1/sim/verilog/ip/xil_defaultlib/matrix_multiply_top_ap_fmul_4_max_dsp_32.vhd,1626130079,vhdl,,,,matrix_multiply_top_ap_fmul_4_max_dsp_32,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp2/matrix_multiply/proj_matrix_multiply/solution1/sim/verilog/matrix_multiply_abkb.v,1626129932,systemVerilog,,,,matrix_multiply_abkb;matrix_multiply_abkb_ram,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp2/matrix_multiply/proj_matrix_multiply/solution1/sim/verilog/matrix_multiply_alt2.v,1626129931,systemVerilog,,,,matrix_multiply_alt2,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp2/matrix_multiply/proj_matrix_multiply/solution1/sim/verilog/matrix_multiply_tcud.v,1626129932,systemVerilog,,,,matrix_multiply_tcud,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp2/matrix_multiply/proj_matrix_multiply/solution1/sim/verilog/matrix_multiply_tdEe.v,1626129932,systemVerilog,,,,matrix_multiply_tdEe,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp2/matrix_multiply/proj_matrix_multiply/solution1/sim/verilog/matrix_multiply_teOg.v,1626129932,systemVerilog,,,,matrix_multiply_teOg;matrix_multiply_teOg_ram,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp2/matrix_multiply/proj_matrix_multiply/solution1/sim/verilog/matrix_multiply_top.autotb.v,1626130051,systemVerilog,,,,apatb_matrix_multiply_top_top,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp2/matrix_multiply/proj_matrix_multiply/solution1/sim/verilog/matrix_multiply_top.v,1626129931,systemVerilog,,,,matrix_multiply_top,/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
