

================================================================
== Vitis HLS Report for 'AxiStream2Axi'
================================================================
* Date:           Fri Jan 22 14:16:57 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        erosion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        1|    16392| 10.000 ns | 0.164 ms |    1|  16392|   none  |
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- MMIterOutLoop2  |        2|    16385|         3|          1|          1| 1 ~ 16384 |    yes   |
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 10 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.10>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%addrbound_V_read_1 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %addrbound_V_read" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1300->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 11 'read' 'addrbound_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ldata1, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_12, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dout, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.10ns)   --->   "%dout_1 = read i64 @_ssdm_op_Read.ap_fifo.i64P, i64 %dout" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301]   --->   Operation 15 'read' 'dout_1' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ldata1, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_12, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.91ns)   --->   "%icmp_ln882 = icmp_eq  i15 %addrbound_V_read_1, i15"   --->   Operation 18 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln1305 = br i1 %icmp_ln882, void %.lr.ph.i, void %.exit" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1305->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 19 'br' 'br_ln1305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i8 %gmem2, i64 %dout_1" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1305->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 20 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln882)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1305 = zext i15 %addrbound_V_read_1" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1305->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 21 'zext' 'zext_ln1305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem2_addr, i32 %zext_ln1305" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1305->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 22 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 23 [1/1] (0.73ns)   --->   "%br_ln1305 = br void %bb.i" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1305->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 23 'br' 'br_ln1305' <Predicate = true> <Delay = 0.73>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_76 = phi i15, void %.lr.ph.i, i15 %add_ln695, void %bb.split.i"   --->   Operation 24 'phi' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.91ns)   --->   "%icmp_ln1305 = icmp_eq  i15 %empty_76, i15 %addrbound_V_read_1" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1305->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 25 'icmp' 'icmp_ln1305' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.08ns)   --->   "%add_ln695 = add i15 %empty_76, i15"   --->   Operation 26 'add' 'add_ln695' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln1305 = br i1 %icmp_ln1305, void %bb.split.i, void %._crit_edge.loopexit.i" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1305->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 27 'br' 'br_ln1305' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 28 [1/1] (2.10ns)   --->   "%ldata1_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %ldata1" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'read' 'ldata1_read' <Predicate = (!icmp_ln1305)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_21" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1305)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln1305)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 31 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1305)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (7.30ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem2_addr, i8 %ldata1_read, i1, i1 %empty"   --->   Operation 32 'write' 'write_ln324' <Predicate = (!icmp_ln1305)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i"   --->   Operation 33 'br' 'br_ln0' <Predicate = (!icmp_ln1305)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 7.30>
ST_6 : Operation 34 [5/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem2_addr" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1312->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 34 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 4> <Delay = 7.30>
ST_7 : Operation 35 [4/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem2_addr" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1312->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 35 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 7.30>
ST_8 : Operation 36 [3/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem2_addr" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1312->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 36 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 7.30>
ST_9 : Operation 37 [2/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem2_addr" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1312->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 37 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 38 [1/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem2_addr" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1312->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 38 'writeresp' 'empty_77' <Predicate = (!icmp_ln882)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln1312 = br void %.exit" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1312->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 39 'br' 'br_ln1312' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln1333 = ret" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 40 'ret' 'ret_ln1333' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ldata1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dout]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ addrbound_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
addrbound_V_read_1    (read             ) [ 00111100000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
dout_1                (read             ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
icmp_ln882            (icmp             ) [ 01111111111]
br_ln1305             (br               ) [ 00000000000]
gmem2_addr            (getelementptr    ) [ 00111111111]
zext_ln1305           (zext             ) [ 00000000000]
empty                 (writereq         ) [ 00000000000]
br_ln1305             (br               ) [ 00111100000]
empty_76              (phi              ) [ 00010000000]
icmp_ln1305           (icmp             ) [ 00011100000]
add_ln695             (add              ) [ 00111100000]
br_ln1305             (br               ) [ 00000000000]
ldata1_read           (read             ) [ 00010100000]
specpipeline_ln0      (specpipeline     ) [ 00000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
specloopname_ln0      (specloopname     ) [ 00000000000]
write_ln324           (write            ) [ 00000000000]
br_ln0                (br               ) [ 00111100000]
empty_77              (writeresp        ) [ 00000000000]
br_ln1312             (br               ) [ 00000000000]
ret_ln1333            (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ldata1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="addrbound_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addrbound_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="addrbound_V_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="15" slack="0"/>
<pin id="68" dir="0" index="1" bw="15" slack="0"/>
<pin id="69" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addrbound_V_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="dout_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dout_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_writeresp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="1"/>
<pin id="81" dir="0" index="2" bw="15" slack="0"/>
<pin id="82" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 empty_77/6 "/>
</bind>
</comp>

<comp id="84" class="1004" name="ldata1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ldata1_read/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln324_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="4"/>
<pin id="93" dir="0" index="2" bw="8" slack="1"/>
<pin id="94" dir="0" index="3" bw="1" slack="0"/>
<pin id="95" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln324/5 "/>
</bind>
</comp>

<comp id="99" class="1005" name="empty_76_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="15" slack="1"/>
<pin id="101" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="empty_76 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="empty_76_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="15" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_76/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln882_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="15" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="gmem2_addr_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln1305_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="15" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1305/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln1305_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="15" slack="0"/>
<pin id="128" dir="0" index="1" bw="15" slack="2"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1305/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln695_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="15" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="addrbound_V_read_1_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="15" slack="1"/>
<pin id="139" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="addrbound_V_read_1 "/>
</bind>
</comp>

<comp id="143" class="1005" name="icmp_ln882_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="7"/>
<pin id="145" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882 "/>
</bind>
</comp>

<comp id="147" class="1005" name="gmem2_addr_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="1"/>
<pin id="149" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="153" class="1005" name="icmp_ln1305_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1305 "/>
</bind>
</comp>

<comp id="157" class="1005" name="add_ln695_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="15" slack="0"/>
<pin id="159" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695 "/>
</bind>
</comp>

<comp id="162" class="1005" name="ldata1_read_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="1"/>
<pin id="164" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ldata1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="32" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="60" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="62" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="98"><net_src comp="64" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="66" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="72" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="122" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="130"><net_src comp="103" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="103" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="66" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="146"><net_src comp="110" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="116" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="156"><net_src comp="126" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="131" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="165"><net_src comp="84" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {2 5 6 7 8 9 10 }
 - Input state : 
	Port: AxiStream2Axi : ldata1 | {4 }
	Port: AxiStream2Axi : dout | {1 }
	Port: AxiStream2Axi : addrbound_V_read | {1 }
  - Chain level:
	State 1
		br_ln1305 : 1
	State 2
		empty : 1
	State 3
		icmp_ln1305 : 1
		add_ln695 : 1
		br_ln1305 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln882_fu_110       |    0    |    13   |
|          |       icmp_ln1305_fu_126      |    0    |    13   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln695_fu_131       |    0    |    22   |
|----------|-------------------------------|---------|---------|
|          | addrbound_V_read_1_read_fu_66 |    0    |    0    |
|   read   |       dout_1_read_fu_72       |    0    |    0    |
|          |     ldata1_read_read_fu_84    |    0    |    0    |
|----------|-------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_78      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln324_write_fu_90    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       zext_ln1305_fu_122      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    48   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln695_reg_157    |   15   |
|addrbound_V_read_1_reg_137|   15   |
|      empty_76_reg_99     |   15   |
|    gmem2_addr_reg_147    |    8   |
|    icmp_ln1305_reg_153   |    1   |
|    icmp_ln882_reg_143    |    1   |
|    ldata1_read_reg_162   |    8   |
+--------------------------+--------+
|           Total          |   63   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  |
|---------------------|------|------|------|--------||---------|
| grp_writeresp_fu_78 |  p0  |   2  |   1  |    2   |
|---------------------|------|------|------|--------||---------|
|        Total        |      |      |      |    2   ||  0.736  |
|---------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   48   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   63   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   63   |   48   |
+-----------+--------+--------+--------+
