// Seed: 1452313701
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  assign id_4 = id_3;
  module_2();
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3 = 1, id_4;
  wand id_5 = id_3;
  id_6(
      1'b0, 1, id_4, id_3, id_1
  ); module_0(
      id_3, id_1, id_3
  );
endmodule
module module_2;
  tri1 id_1, id_2;
  assign id_1 = 'b0;
  wire id_3;
  wire id_4;
endmodule
