
*** Running vivado
    with args -log pfm_dynamic_calc_0_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic_calc_0_2_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic_calc_0_2_0.tcl -notrace
[OPTRACE]|43919|1|/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1585726828254|START|pfm_dynamic_calc_0_2_0_synth_1|ROLLUP_AUTO
[OPTRACE]|43919|2|/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1585726828257|START|Creating in-memory project|
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_calc_0_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2019.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2019.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:Monitor_AXI_Master:1.0'. The one found in IP location '/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/monitor_axi_master_v1_0' will take precedence over the same IP in location /opt/Xilinx/Vitis/2019.2/data/ip/xilinx/monitor_axi_master_v1_0
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:sdsoc_trace:2.0'. The one found in location '/opt/Xilinx/Vitis/2019.2/data/ip/xilinx/sdsoc_trace_v2_0/sdsoc_trace_v2_0.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2019.2/data/ip/interfaces/sdsoc_trace_v2_0/sdsoc_trace_v2_0.xml'
[OPTRACE]|43919|3|/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1585726835220|END|Creating in-memory project|
[OPTRACE]|43919|4|/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1585726835221|START|Adding files|
[OPTRACE]|43919|5|/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1585726835516|END|Adding files|
[OPTRACE]|43919|6|/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1585726835517|START|Configure IP Cache|
[OPTRACE]|43919|7|/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1585726835519|END|Configure IP Cache|
[OPTRACE]|43919|8|/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1585726835520|START|synth_design|
Command: synth_design -top pfm_dynamic_calc_0_2_0 -part xcu280-fsvh2892-2L-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 44098 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2927.691 ; gain = 130.688 ; free physical = 104676 ; free virtual = 225359
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_calc_0_2_0' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_calc_0_2_0/synth/pfm_dynamic_calc_0_2_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0.v:12]
	Parameter ap_ST_fsm_state1 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state135 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state136 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state139 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state140 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state141 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state142 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state143 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state144 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state145 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state146 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state147 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state148 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state149 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state150 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state151 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state162 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state166 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state167 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state168 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state169 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state170 bound to: 216'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state171 bound to: 216'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state172 bound to: 216'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state173 bound to: 216'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state174 bound to: 216'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state175 bound to: 216'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state176 bound to: 216'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state177 bound to: 216'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state178 bound to: 216'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state179 bound to: 216'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state180 bound to: 216'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state181 bound to: 216'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state182 bound to: 216'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state183 bound to: 216'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state184 bound to: 216'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state185 bound to: 216'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state186 bound to: 216'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state187 bound to: 216'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state188 bound to: 216'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state189 bound to: 216'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state190 bound to: 216'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state191 bound to: 216'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state192 bound to: 216'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state193 bound to: 216'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state194 bound to: 216'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state195 bound to: 216'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state196 bound to: 216'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state197 bound to: 216'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state198 bound to: 216'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state199 bound to: 216'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state200 bound to: 216'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state201 bound to: 216'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state202 bound to: 216'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state203 bound to: 216'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state204 bound to: 216'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state205 bound to: 216'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state206 bound to: 216'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state207 bound to: 216'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state208 bound to: 216'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state209 bound to: 216'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state210 bound to: 216'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state211 bound to: 216'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state212 bound to: 216'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state213 bound to: 216'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state214 bound to: 216'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state215 bound to: 216'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state216 bound to: 216'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state217 bound to: 216'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state218 bound to: 216'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state219 bound to: 216'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state220 bound to: 216'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state221 bound to: 216'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state222 bound to: 216'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state223 bound to: 216'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state224 bound to: 216'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state225 bound to: 216'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state226 bound to: 216'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state227 bound to: 216'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state228 bound to: 216'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state229 bound to: 216'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state230 bound to: 216'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state231 bound to: 216'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state232 bound to: 216'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state233 bound to: 216'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM0_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM0_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_GMEM0_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM0_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM0_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM1_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM1_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_GMEM1_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM1_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM1_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_GMEM2_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM2_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_GMEM2_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM2_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM2_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM0_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM1_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM2_WSTRB_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0.v:587]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0.v:588]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0.v:589]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0.v:593]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_control_s_axi' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_IN1_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_IN1_DATA_1 bound to: 7'b0010100 
	Parameter ADDR_IN1_CTRL bound to: 7'b0011000 
	Parameter ADDR_IN2_DATA_0 bound to: 7'b0011100 
	Parameter ADDR_IN2_DATA_1 bound to: 7'b0100000 
	Parameter ADDR_IN2_CTRL bound to: 7'b0100100 
	Parameter ADDR_OUT_R_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_OUT_R_DATA_1 bound to: 7'b0101100 
	Parameter ADDR_OUT_R_CTRL bound to: 7'b0110000 
	Parameter ADDR_SCALAR_DATA_0 bound to: 7'b0110100 
	Parameter ADDR_SCALAR_CTRL bound to: 7'b0111000 
	Parameter ADDR_ARRAY_SIZE_DATA_0 bound to: 7'b0111100 
	Parameter ADDR_ARRAY_SIZE_CTRL bound to: 7'b1000000 
	Parameter ADDR_OPERATION_TYPE_DATA_0 bound to: 7'b1000100 
	Parameter ADDR_OPERATION_TYPE_CTRL bound to: 7'b1001000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_control_s_axi.v:235]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_control_s_axi' (1#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_throttl' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo' (2#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo__parameterized0' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 577 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo__parameterized0' (2#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_throttl' (3#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_write' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo__parameterized1' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo__parameterized1' (3#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_reg_slice' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_reg_slice' (4#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo__parameterized2' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo__parameterized2' (4#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_buffer' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_buffer' (5#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo__parameterized3' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo__parameterized3' (5#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo__parameterized4' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_fifo__parameterized4' (5#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_write' (6#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_read' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_buffer__parameterized0' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_buffer__parameterized0' (6#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem0_m_axi_reg_slice__parameterized0' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:314]
	Parameter N bound to: 514 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_reg_slice__parameterized0' (6#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi_read' (7#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem0_m_axi' (8#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_throttl' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo' (9#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo__parameterized0' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 577 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo__parameterized0' (9#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_throttl' (10#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_write' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo__parameterized1' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo__parameterized1' (10#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_reg_slice' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_reg_slice' (11#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo__parameterized2' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo__parameterized2' (11#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_buffer' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_buffer' (12#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo__parameterized3' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo__parameterized3' (12#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo__parameterized4' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_fifo__parameterized4' (12#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_write' (13#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_read' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_buffer__parameterized0' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_buffer__parameterized0' (13#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem1_m_axi_reg_slice__parameterized0' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:314]
	Parameter N bound to: 514 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_reg_slice__parameterized0' (13#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi_read' (14#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem1_m_axi' (15#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem2_m_axi' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem2_m_axi_throttl' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem2_m_axi_fifo' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem2_m_axi_fifo' (16#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem2_m_axi_fifo__parameterized0' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 577 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem2_m_axi_fifo__parameterized0' (16#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem2_m_axi_throttl' (17#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem2_m_axi_write' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem2_m_axi_fifo__parameterized1' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem2_m_axi_fifo__parameterized1' (17#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem2_m_axi_reg_slice' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem2_m_axi_reg_slice' (18#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem2_m_axi_fifo__parameterized2' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem2_m_axi_fifo__parameterized2' (18#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem2_m_axi_buffer' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem2_m_axi_buffer' (19#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem2_m_axi_fifo__parameterized3' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem2_m_axi_fifo__parameterized3' (19#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem2_m_axi_fifo__parameterized4' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem2_m_axi_fifo__parameterized4' (19#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem2_m_axi_write' (20#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem2_m_axi_read' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem2_m_axi_buffer__parameterized0' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem2_m_axi_buffer__parameterized0' (20#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_gmem2_m_axi_reg_slice__parameterized0' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:314]
	Parameter N bound to: 514 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem2_m_axi_reg_slice__parameterized0' (20#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem2_m_axi_read' (21#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_gmem2_m_axi' (22#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_buffer1' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_buffer1.v:52]
	Parameter DataWidth bound to: 512 - type: integer 
	Parameter AddressRange bound to: 16384 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_buffer1_ram' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_buffer1.v:6]
	Parameter DWIDTH bound to: 512 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 16384 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_buffer1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_buffer1_ram' (23#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_buffer1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_buffer1' (24#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_buffer1.v:52]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_fadd_32ns_32ns_32_7_full_dsp_1' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_fadd_32ns_32ns_32_7_full_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'calc_0_calc_0_ap_fadd_5_full_dsp_32' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/ip/calc_0_calc_0_ap_fadd_5_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 5 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at '/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/ip/calc_0_calc_0_ap_fadd_5_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'calc_0_calc_0_ap_fadd_5_full_dsp_32' (42#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/ip/calc_0_calc_0_ap_fadd_5_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_fadd_32ns_32ns_32_7_full_dsp_1' (43#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_fadd_32ns_32ns_32_7_full_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'calc_0_calc_0_fmul_32ns_32ns_32_4_max_dsp_1' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_fmul_32ns_32ns_32_4_max_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'calc_0_calc_0_ap_fmul_2_max_dsp_32' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/ip/calc_0_calc_0_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at '/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/ip/calc_0_calc_0_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'calc_0_calc_0_ap_fmul_2_max_dsp_32' (51#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/ip/calc_0_calc_0_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0_fmul_32ns_32ns_32_4_max_dsp_1' (52#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_fmul_32ns_32ns_32_4_max_dsp_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calc_0_calc_0' (53#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_calc_0_2_0' (54#1) [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_calc_0_2_0/synth/pfm_dynamic_calc_0_2_0.v:60]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized61 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized61 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized61 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized61 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized61 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized78 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized78 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized78 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized78 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized78 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized76 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized76 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized76 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized76 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized76 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized74 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized74 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized74 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized74 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized74 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 3299.645 ; gain = 502.641 ; free physical = 104361 ; free virtual = 224716
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 3299.645 ; gain = 502.641 ; free physical = 104064 ; free virtual = 224419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 3299.645 ; gain = 502.641 ; free physical = 104064 ; free virtual = 224419
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3299.645 ; gain = 0.000 ; free physical = 103201 ; free virtual = 223365
INFO: [Netlist 29-17] Analyzing 1760 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_calc_0_2_0/constraints/calc_0_calc_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_calc_0_2_0/constraints/calc_0_calc_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3654.055 ; gain = 0.000 ; free physical = 101254 ; free virtual = 221224
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 80 instances
  FDE => FDRE: 48 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3687.930 ; gain = 33.875 ; free physical = 101266 ; free virtual = 221040
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 3687.930 ; gain = 890.926 ; free physical = 102362 ; free virtual = 222143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 3687.930 ; gain = 890.926 ; free physical = 102361 ; free virtual = 222141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 3687.930 ; gain = 890.926 ; free physical = 102359 ; free virtual = 222139
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'calc_0_calc_0_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'calc_0_calc_0_control_s_axi'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:875]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:506]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'calc_0_calc_0_gmem0_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem0_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'calc_0_calc_0_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:875]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:506]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'calc_0_calc_0_gmem1_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem1_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'calc_0_calc_0_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:875]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:506]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'calc_0_calc_0_gmem2_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_gmem2_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'calc_0_calc_0_gmem2_m_axi_reg_slice__parameterized0'
WARNING: [Synth 8-3936] Found unconnected internal register 'k_reg_297_pp0_iter5_reg_reg' and it is trimmed from '15' to '14' bits. [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0.v:2346]
WARNING: [Synth 8-3936] Found unconnected internal register 'k_reg_297_pp0_iter4_reg_reg' and it is trimmed from '15' to '14' bits. [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0.v:2345]
WARNING: [Synth 8-3936] Found unconnected internal register 'k_reg_297_pp0_iter3_reg_reg' and it is trimmed from '15' to '14' bits. [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0.v:2344]
WARNING: [Synth 8-3936] Found unconnected internal register 'k_reg_297_pp0_iter2_reg_reg' and it is trimmed from '15' to '14' bits. [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0.v:2343]
WARNING: [Synth 8-3936] Found unconnected internal register 'k_reg_297_pp0_iter1_reg_reg' and it is trimmed from '15' to '14' bits. [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0.v:2333]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'calc_0_calc_0_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'calc_0_calc_0_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'calc_0_calc_0_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'calc_0_calc_0_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'calc_0_calc_0_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'calc_0_calc_0_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'calc_0_calc_0_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'calc_0_calc_0_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"calc_0_calc_0_buffer1_ram:/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "calc_0_calc_0_buffer1_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "calc_0_calc_0_buffer1_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:01:07 . Memory (MB): peak = 3687.930 ; gain = 890.926 ; free physical = 104641 ; free virtual = 224398
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'calc_0_calc_0_fadd_32ns_32ns_32_7_full_dsp_1:/calc_0_calc_0_ap_fadd_5_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'calc_0_calc_0_fadd_32ns_32ns_32_7_full_dsp_1:/calc_0_calc_0_ap_fadd_5_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'calc_0_calc_0_fadd_32ns_32ns_32_7_full_dsp_1:/calc_0_calc_0_ap_fadd_5_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'calc_0_calc_0_fadd_32ns_32ns_32_7_full_dsp_1:/calc_0_calc_0_ap_fadd_5_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'calc_0_calc_0_fmul_32ns_32ns_32_4_max_dsp_1:/calc_0_calc_0_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'calc_0_calc_0_fmul_32ns_32ns_32_4_max_dsp_1:/calc_0_calc_0_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'calc_0_calc_0_fmul_32ns_32ns_32_4_max_dsp_1:/calc_0_calc_0_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'calc_0_calc_0_fmul_32ns_32ns_32_4_max_dsp_1:/calc_0_calc_0_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |calc_0_calc_0__GB0        |           1|     29711|
|2     |calc_0_calc_0__GB1        |           1|      8311|
|3     |calc_0_calc_0_gmem0_m_axi |           1|     14747|
|4     |calc_0_calc_0_gmem2_m_axi |           1|     14747|
|5     |calc_0_calc_0__GB4        |           1|     15702|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U26/ce_r_reg' into 'calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U27/ce_r_reg' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U26/din1_buf1_reg[31:0]' into 'calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U27/din1_buf1_reg[31:0]' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U25/ce_r_reg' into 'calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U27/ce_r_reg' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U25/din1_buf1_reg[31:0]' into 'calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U27/din1_buf1_reg[31:0]' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U24/ce_r_reg' into 'calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U27/ce_r_reg' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U24/din1_buf1_reg[31:0]' into 'calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U27/din1_buf1_reg[31:0]' [/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/4ead/hdl/verilog/calc_0_calc_0_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg" was recognized as a true dual port RAM template.
warning: Removed RAM calc_0_gmem1_m_axi_U/bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element calc_0_gmem1_m_axi_U/bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_write/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_write/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_write/align_len_reg[1]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_write/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_write/start_addr_reg[2]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_write/start_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_write/align_len_reg[2]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_write/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_write/start_addr_reg[3]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_write/start_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_write/align_len_reg[3]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_write/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_write/start_addr_reg[4]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/start_addr_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_read/align_len_reg[0]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_read/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_read/start_addr_reg[1]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_read/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_read/align_len_reg[1]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_read/align_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_read/start_addr_reg[2]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_read/start_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_read/align_len_reg[2]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_read/align_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_read/start_addr_reg[3]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_read/start_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_read/align_len_reg[3]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_read/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_read/start_addr_reg[4]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_read/start_addr_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/bus_read/\start_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[3]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[4]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/bus_read/\could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[3]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[4]' (FDRE) to 'inst/calc_0_gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem0_m_axi_U/bus_read/\could_multi_bursts.araddr_buf_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_write/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_write/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_write/align_len_reg[1]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_write/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_write/start_addr_reg[2]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_write/start_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_write/align_len_reg[2]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_write/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_write/start_addr_reg[3]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_write/start_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_write/align_len_reg[3]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_write/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_write/start_addr_reg[4]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem2_m_axi_U/\bus_write/start_addr_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_read/align_len_reg[0]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_read/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_read/start_addr_reg[1]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_read/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_read/align_len_reg[1]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_read/align_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_read/start_addr_reg[2]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_read/start_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_read/align_len_reg[2]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_read/align_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_read/start_addr_reg[3]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_read/start_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_read/align_len_reg[3]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_read/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_read/start_addr_reg[4]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_read/start_addr_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem2_m_axi_U/bus_read/\start_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem2_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem2_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[3]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[4]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem2_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem2_m_axi_U/bus_read/\could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[3]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/calc_0_gmem2_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[4]' (FDRE) to 'inst/calc_0_gmem2_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/calc_0_gmem2_m_axi_U/bus_read/\could_multi_bursts.araddr_buf_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[31]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U18/din1_buf1_reg[31]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U19/din1_buf1_reg[31]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U20/din1_buf1_reg[31]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U21/din1_buf1_reg[31]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U22/din1_buf1_reg[31]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U23/din1_buf1_reg[31]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U28/din1_buf1_reg[31]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U29/din1_buf1_reg[31]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U30/din1_buf1_reg[31]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[31]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U32/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[23]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[24]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[25]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[26]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[27]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[28]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[29]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[30]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[0]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[1]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[2]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[3]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[4]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[5]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[6]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[7]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[8]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[9]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[10]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[11]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[12]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[13]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U17/din1_buf1_reg[14]' (FDE) to 'inst/i_0/calc_0_fmul_32ns_32ns_32_4_max_dsp_1_U31/din1_buf1_reg[14]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__15.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\zext_ln28_reg_1562_reg[63] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\calc_0_gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[35] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module calc_0_calc_0_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module calc_0_calc_0_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module calc_0_calc_0_gmem2_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module calc_0_calc_0_gmem2_m_axi_read.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:55 . Memory (MB): peak = 3687.930 ; gain = 890.926 ; free physical = 107955 ; free virtual = 227840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |calc_0_calc_0__GB0        |           1|     26893|
|2     |calc_0_calc_0__GB1        |           1|      6939|
|3     |calc_0_calc_0_gmem0_m_axi |           1|      6551|
|4     |calc_0_calc_0_gmem2_m_axi |           1|      6749|
|5     |calc_0_calc_0__GB4        |           1|      7308|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:44 . Memory (MB): peak = 3687.930 ; gain = 890.926 ; free physical = 106364 ; free virtual = 226163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5582] The block RAM "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "inst/buffer1_U/calc_0_calc_0_buffer1_ram_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:51 . Memory (MB): peak = 3697.938 ; gain = 900.934 ; free physical = 106268 ; free virtual = 226068
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |calc_0_calc_0__GB0        |           1|     26893|
|2     |calc_0_calc_0__GB1        |           1|      6939|
|3     |calc_0_calc_0_gmem0_m_axi |           1|      6551|
|4     |calc_0_calc_0_gmem2_m_axi |           1|      6749|
|5     |calc_0_calc_0__GB4        |           1|      7308|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/calc_0_gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:25 ; elapsed = 00:03:06 . Memory (MB): peak = 3739.930 ; gain = 942.926 ; free physical = 105812 ; free virtual = 225611
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net trunc_ln35_10_reg_19140 is driving 256 big block pins (URAM, BRAM and DSP loads). Created 26 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:32 ; elapsed = 00:03:14 . Memory (MB): peak = 3739.930 ; gain = 942.926 ; free physical = 105562 ; free virtual = 225363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:32 ; elapsed = 00:03:14 . Memory (MB): peak = 3739.930 ; gain = 942.926 ; free physical = 105560 ; free virtual = 225362
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:36 ; elapsed = 00:03:18 . Memory (MB): peak = 3739.930 ; gain = 942.926 ; free physical = 105437 ; free virtual = 225237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:36 ; elapsed = 00:03:18 . Memory (MB): peak = 3739.930 ; gain = 942.926 ; free physical = 105436 ; free virtual = 225236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:39 ; elapsed = 00:03:20 . Memory (MB): peak = 3739.930 ; gain = 942.926 ; free physical = 105366 ; free virtual = 225168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:39 ; elapsed = 00:03:21 . Memory (MB): peak = 3739.930 ; gain = 942.926 ; free physical = 105371 ; free virtual = 225172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY8     |   135|
|2     |DSP48E1    |    80|
|3     |LUT1       |   117|
|4     |LUT2       |   961|
|5     |LUT3       |  4369|
|6     |LUT4       |  3237|
|7     |LUT5       |  1388|
|8     |LUT6       |  1745|
|9     |MUXCY      |  1184|
|10    |MUXF7      |   181|
|11    |RAMB18E2   |     2|
|12    |RAMB36E2   |    22|
|13    |RAMB36E2_8 |   256|
|14    |SRL16E     |   671|
|15    |SRLC32E    |   543|
|16    |XORCY      |   400|
|17    |FDE        |    48|
|18    |FDRE       | 19447|
|19    |FDSE       |     6|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:39 ; elapsed = 00:03:21 . Memory (MB): peak = 3739.930 ; gain = 942.926 ; free physical = 105371 ; free virtual = 225173
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:15 ; elapsed = 00:02:54 . Memory (MB): peak = 3739.930 ; gain = 554.641 ; free physical = 105405 ; free virtual = 225207
Synthesis Optimization Complete : Time (s): cpu = 00:02:39 ; elapsed = 00:03:21 . Memory (MB): peak = 3739.938 ; gain = 942.926 ; free physical = 105405 ; free virtual = 225206
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3739.938 ; gain = 0.000 ; free physical = 105438 ; free virtual = 225243
INFO: [Netlist 29-17] Analyzing 2028 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3868.773 ; gain = 0.000 ; free physical = 105250 ; free virtual = 225096
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 336 instances were transformed.
  (CARRY4) => CARRY8: 208 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 80 instances
  FDE => FDRE: 48 instances

INFO: [Common 17-83] Releasing license: Synthesis
509 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:04 ; elapsed = 00:04:03 . Memory (MB): peak = 3868.773 ; gain = 2174.723 ; free physical = 105475 ; free virtual = 225322
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
[OPTRACE]|43919|9|/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1585727079003|END|synth_design|
[OPTRACE]|43919|10|/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1585727079003|START|Write IP Cache|
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3868.773 ; gain = 0.000 ; free physical = 105491 ; free virtual = 225339
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3868.773 ; gain = 0.000 ; free physical = 105444 ; free virtual = 225325
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pfm_dynamic_calc_0_2_0, cache-ID = 8e946b57e6d63c95
[OPTRACE]|43919|11|/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1585727095681|END|Write IP Cache|
INFO: [Coretcl 2-1174] Renamed 1920 cell refs.
[OPTRACE]|43919|12|/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1585727095705|START|write_checkpoint|CHECKPOINT
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3868.773 ; gain = 0.000 ; free physical = 105584 ; free virtual = 225450
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3868.773 ; gain = 0.000 ; free physical = 108185 ; free virtual = 228118
[OPTRACE]|43919|13|/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1585727106921|END|write_checkpoint|
[OPTRACE]|43919|14|/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1585727106922|START|synth_report|REPORT
INFO: [runtcl-4] Executing : report_utilization -file pfm_dynamic_calc_0_2_0_utilization_synth.rpt -pb pfm_dynamic_calc_0_2_0_utilization_synth.pb
[OPTRACE]|43919|15|/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1585727107377|END|synth_report|
[OPTRACE]|43919|16|/home/marimeyer/repos/stream_fpga/cmake-build-ddr-halfedmem/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_calc_0_2_0_synth_1/pfm_dynamic_calc_0_2_0.tcl|vivado_synth|1585727111654|END|pfm_dynamic_calc_0_2_0_synth_1|
INFO: [Common 17-206] Exiting Vivado at Wed Apr  1 09:45:11 2020...
