// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 23.3 (Release Build #f9894c94f4)
// Quartus Prime development tool and MATLAB/Simulink Interface
// 
// Legal Notice: Copyright 2023 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im
// SystemVerilog created on Thu Jan  9 15:36:33 2025


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im (
    input wire [0:0] xIn_v,
    input wire [7:0] xIn_c,
    input wire [15:0] xIn_0,
    input wire [0:0] bankIn_0,
    input wire [31:0] busIn_writedata,
    input wire [13:0] busIn_address,
    input wire [0:0] busIn_write,
    input wire [0:0] busIn_read,
    output wire [0:0] busOut_readdatavalid,
    output wire [31:0] busOut_readdata,
    output wire [0:0] xOut_v,
    output wire [7:0] xOut_c,
    output wire [40:0] xOut_0,
    input wire clk,
    input wire areset,
    input wire bus_clk,
    input wire bus_areset
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    reg [0:0] d_busIn_read_12_q;
    reg [0:0] d_busIn_read_12_delay_0;
    reg [31:0] d_busIn_writedata_11_q;
    reg [8:0] rblookup_q;
    reg [0:0] rblookup_h;
    reg [0:0] rblookup_e;
    wire [0:0] rblookup_c;
    reg [0:0] d_rblookup_h_12_q;
    reg [0:0] rblookup_valid_q;
    wire rm_reset0;
    wire rm_ena_NotRstA;
    wire [15:0] rm_ia;
    wire [8:0] rm_aa;
    wire [8:0] rm_ab;
    wire [15:0] rm_iq;
    wire [15:0] rm_q;
    reg [0:0] d_u0_m0_wo0_compute_q_12_q;
    reg [0:0] d_u0_m0_wo0_compute_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_compute_q_13_q;
    reg [0:0] d_u0_m0_wo0_compute_q_24_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split125_e_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split125_e_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split129_e_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split129_e_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split129_d_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split129_d_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split129_c_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split129_c_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split129_b_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split129_b_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split133_e_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split133_e_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split133_d_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split133_d_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split133_c_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split133_c_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split133_b_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split133_b_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split137_e_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split137_e_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split137_d_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split137_d_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split137_c_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split137_c_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split137_b_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split137_b_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split141_e_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split141_e_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split141_d_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split141_d_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split141_c_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split141_c_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split141_b_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split141_b_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split145_e_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split145_e_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split145_d_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split145_d_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split145_c_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split145_c_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split145_b_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split145_b_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split149_e_15_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split149_e_15_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split149_e_15_delay_1;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split149_d_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split149_d_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split149_c_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split149_c_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split149_b_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split149_b_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split153_d_15_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split153_d_15_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split153_d_15_delay_1;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split153_c_15_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split153_c_15_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split153_c_15_delay_1;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split153_b_15_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split153_b_15_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split153_b_15_delay_1;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split157_e_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split157_e_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split157_d_15_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split157_d_15_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split157_d_15_delay_1;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split157_c_15_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split157_c_15_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split157_c_15_delay_1;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split157_b_15_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split157_b_15_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split157_b_15_delay_1;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split161_e_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split161_e_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split161_d_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split161_d_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split161_c_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split161_c_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split161_b_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split161_b_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split165_e_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split165_e_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split165_d_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split165_d_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split165_c_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split165_c_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split165_b_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split165_b_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split169_e_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split169_e_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split169_d_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split169_d_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split169_c_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split169_c_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split169_b_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split169_b_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split173_e_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split173_e_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split173_d_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split173_d_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split173_c_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split173_c_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split173_b_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split173_b_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split177_e_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split177_e_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split177_d_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split177_d_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split177_c_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split177_c_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split177_b_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split177_b_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split181_d_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split181_d_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split181_c_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split181_c_14_delay_0;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split181_b_14_q;
    reg [15:0] d_u0_m0_wo0_wi0_r0_split181_b_14_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_phasedelay0_q_13_q;
    reg [0:0] d_u0_m0_wo0_bank_phasedelay0_q_13_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_phasedelay0_q_13_delay_1;
    reg [0:0] d_u0_m0_wo0_bank_delayr1_q_13_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr1_q_13_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr1_q_13_delay_1;
    reg [0:0] d_u0_m0_wo0_bank_delayr2_q_13_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr2_q_13_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr2_q_13_delay_1;
    reg [0:0] d_u0_m0_wo0_bank_delayr3_q_13_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr3_q_13_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr3_q_13_delay_1;
    reg [0:0] d_u0_m0_wo0_bank_delayr4_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr4_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr5_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr5_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr6_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr6_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr7_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr7_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr8_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr8_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr9_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr9_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr10_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr10_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr11_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr11_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr12_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr12_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr13_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr13_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr14_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr14_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr15_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr15_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr16_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr16_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr17_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr17_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr18_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr18_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr19_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr19_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr20_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr20_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr21_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr21_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr22_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr22_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr23_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr23_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr24_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr24_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr25_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr25_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr26_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr26_q_12_delay_0;
    reg [0:0] d_u0_m0_wo0_bank_delayr27_q_12_q;
    reg [0:0] d_u0_m0_wo0_bank_delayr27_q_12_delay_0;
    reg [0:0] u0_m0_wo0_dec0_q;
    reg [0:0] u0_m0_wo0_dec0_e;
    wire [0:0] u0_m0_wo0_dec0_c;
    wire u0_m0_wo0_cm0_reset0;
    wire u0_m0_wo0_cm0_ena_NotRstA;
    wire u0_m0_wo0_cm0_reset1;
    wire [15:0] u0_m0_wo0_cm0_ia;
    wire [0:0] u0_m0_wo0_cm0_aa;
    wire [0:0] u0_m0_wo0_cm0_ab;
    wire [15:0] u0_m0_wo0_cm0_iq;
    wire [15:0] u0_m0_wo0_cm0_q;
    reg [0:0] u0_m0_wo0_dec1_q;
    reg [0:0] u0_m0_wo0_dec1_e;
    wire [0:0] u0_m0_wo0_dec1_c;
    wire u0_m0_wo0_cm1_reset0;
    wire u0_m0_wo0_cm1_ena_NotRstA;
    wire u0_m0_wo0_cm1_reset1;
    wire [15:0] u0_m0_wo0_cm1_ia;
    wire [0:0] u0_m0_wo0_cm1_aa;
    wire [0:0] u0_m0_wo0_cm1_ab;
    wire [15:0] u0_m0_wo0_cm1_iq;
    wire [15:0] u0_m0_wo0_cm1_q;
    reg [0:0] u0_m0_wo0_dec2_q;
    reg [0:0] u0_m0_wo0_dec2_e;
    wire [0:0] u0_m0_wo0_dec2_c;
    wire u0_m0_wo0_cm2_reset0;
    wire u0_m0_wo0_cm2_ena_NotRstA;
    wire u0_m0_wo0_cm2_reset1;
    wire [15:0] u0_m0_wo0_cm2_ia;
    wire [0:0] u0_m0_wo0_cm2_aa;
    wire [0:0] u0_m0_wo0_cm2_ab;
    wire [15:0] u0_m0_wo0_cm2_iq;
    wire [15:0] u0_m0_wo0_cm2_q;
    reg [0:0] u0_m0_wo0_dec3_q;
    reg [0:0] u0_m0_wo0_dec3_e;
    wire [0:0] u0_m0_wo0_dec3_c;
    wire u0_m0_wo0_cm3_reset0;
    wire u0_m0_wo0_cm3_ena_NotRstA;
    wire u0_m0_wo0_cm3_reset1;
    wire [15:0] u0_m0_wo0_cm3_ia;
    wire [0:0] u0_m0_wo0_cm3_aa;
    wire [0:0] u0_m0_wo0_cm3_ab;
    wire [15:0] u0_m0_wo0_cm3_iq;
    wire [15:0] u0_m0_wo0_cm3_q;
    reg [0:0] u0_m0_wo0_dec4_q;
    reg [0:0] u0_m0_wo0_dec4_e;
    wire [0:0] u0_m0_wo0_dec4_c;
    wire u0_m0_wo0_cm4_reset0;
    wire u0_m0_wo0_cm4_ena_NotRstA;
    wire u0_m0_wo0_cm4_reset1;
    wire [15:0] u0_m0_wo0_cm4_ia;
    wire [0:0] u0_m0_wo0_cm4_aa;
    wire [0:0] u0_m0_wo0_cm4_ab;
    wire [15:0] u0_m0_wo0_cm4_iq;
    wire [15:0] u0_m0_wo0_cm4_q;
    reg [0:0] u0_m0_wo0_dec5_q;
    reg [0:0] u0_m0_wo0_dec5_e;
    wire [0:0] u0_m0_wo0_dec5_c;
    wire u0_m0_wo0_cm5_reset0;
    wire u0_m0_wo0_cm5_ena_NotRstA;
    wire u0_m0_wo0_cm5_reset1;
    wire [15:0] u0_m0_wo0_cm5_ia;
    wire [0:0] u0_m0_wo0_cm5_aa;
    wire [0:0] u0_m0_wo0_cm5_ab;
    wire [15:0] u0_m0_wo0_cm5_iq;
    wire [15:0] u0_m0_wo0_cm5_q;
    reg [0:0] u0_m0_wo0_dec6_q;
    reg [0:0] u0_m0_wo0_dec6_e;
    wire [0:0] u0_m0_wo0_dec6_c;
    wire u0_m0_wo0_cm6_reset0;
    wire u0_m0_wo0_cm6_ena_NotRstA;
    wire u0_m0_wo0_cm6_reset1;
    wire [15:0] u0_m0_wo0_cm6_ia;
    wire [0:0] u0_m0_wo0_cm6_aa;
    wire [0:0] u0_m0_wo0_cm6_ab;
    wire [15:0] u0_m0_wo0_cm6_iq;
    wire [15:0] u0_m0_wo0_cm6_q;
    reg [0:0] u0_m0_wo0_dec7_q;
    reg [0:0] u0_m0_wo0_dec7_e;
    wire [0:0] u0_m0_wo0_dec7_c;
    wire u0_m0_wo0_cm7_reset0;
    wire u0_m0_wo0_cm7_ena_NotRstA;
    wire u0_m0_wo0_cm7_reset1;
    wire [15:0] u0_m0_wo0_cm7_ia;
    wire [0:0] u0_m0_wo0_cm7_aa;
    wire [0:0] u0_m0_wo0_cm7_ab;
    wire [15:0] u0_m0_wo0_cm7_iq;
    wire [15:0] u0_m0_wo0_cm7_q;
    reg [0:0] u0_m0_wo0_dec8_q;
    reg [0:0] u0_m0_wo0_dec8_e;
    wire [0:0] u0_m0_wo0_dec8_c;
    wire u0_m0_wo0_cm8_reset0;
    wire u0_m0_wo0_cm8_ena_NotRstA;
    wire u0_m0_wo0_cm8_reset1;
    wire [15:0] u0_m0_wo0_cm8_ia;
    wire [0:0] u0_m0_wo0_cm8_aa;
    wire [0:0] u0_m0_wo0_cm8_ab;
    wire [15:0] u0_m0_wo0_cm8_iq;
    wire [15:0] u0_m0_wo0_cm8_q;
    reg [0:0] u0_m0_wo0_dec9_q;
    reg [0:0] u0_m0_wo0_dec9_e;
    wire [0:0] u0_m0_wo0_dec9_c;
    wire u0_m0_wo0_cm9_reset0;
    wire u0_m0_wo0_cm9_ena_NotRstA;
    wire u0_m0_wo0_cm9_reset1;
    wire [15:0] u0_m0_wo0_cm9_ia;
    wire [0:0] u0_m0_wo0_cm9_aa;
    wire [0:0] u0_m0_wo0_cm9_ab;
    wire [15:0] u0_m0_wo0_cm9_iq;
    wire [15:0] u0_m0_wo0_cm9_q;
    reg [0:0] u0_m0_wo0_dec10_q;
    reg [0:0] u0_m0_wo0_dec10_e;
    wire [0:0] u0_m0_wo0_dec10_c;
    wire u0_m0_wo0_cm10_reset0;
    wire u0_m0_wo0_cm10_ena_NotRstA;
    wire u0_m0_wo0_cm10_reset1;
    wire [15:0] u0_m0_wo0_cm10_ia;
    wire [0:0] u0_m0_wo0_cm10_aa;
    wire [0:0] u0_m0_wo0_cm10_ab;
    wire [15:0] u0_m0_wo0_cm10_iq;
    wire [15:0] u0_m0_wo0_cm10_q;
    reg [0:0] u0_m0_wo0_dec11_q;
    reg [0:0] u0_m0_wo0_dec11_e;
    wire [0:0] u0_m0_wo0_dec11_c;
    wire u0_m0_wo0_cm11_reset0;
    wire u0_m0_wo0_cm11_ena_NotRstA;
    wire u0_m0_wo0_cm11_reset1;
    wire [15:0] u0_m0_wo0_cm11_ia;
    wire [0:0] u0_m0_wo0_cm11_aa;
    wire [0:0] u0_m0_wo0_cm11_ab;
    wire [15:0] u0_m0_wo0_cm11_iq;
    wire [15:0] u0_m0_wo0_cm11_q;
    reg [0:0] u0_m0_wo0_dec12_q;
    reg [0:0] u0_m0_wo0_dec12_e;
    wire [0:0] u0_m0_wo0_dec12_c;
    wire u0_m0_wo0_cm12_reset0;
    wire u0_m0_wo0_cm12_ena_NotRstA;
    wire u0_m0_wo0_cm12_reset1;
    wire [15:0] u0_m0_wo0_cm12_ia;
    wire [0:0] u0_m0_wo0_cm12_aa;
    wire [0:0] u0_m0_wo0_cm12_ab;
    wire [15:0] u0_m0_wo0_cm12_iq;
    wire [15:0] u0_m0_wo0_cm12_q;
    reg [0:0] u0_m0_wo0_dec13_q;
    reg [0:0] u0_m0_wo0_dec13_e;
    wire [0:0] u0_m0_wo0_dec13_c;
    wire u0_m0_wo0_cm13_reset0;
    wire u0_m0_wo0_cm13_ena_NotRstA;
    wire u0_m0_wo0_cm13_reset1;
    wire [15:0] u0_m0_wo0_cm13_ia;
    wire [0:0] u0_m0_wo0_cm13_aa;
    wire [0:0] u0_m0_wo0_cm13_ab;
    wire [15:0] u0_m0_wo0_cm13_iq;
    wire [15:0] u0_m0_wo0_cm13_q;
    reg [0:0] u0_m0_wo0_dec14_q;
    reg [0:0] u0_m0_wo0_dec14_e;
    wire [0:0] u0_m0_wo0_dec14_c;
    wire u0_m0_wo0_cm14_reset0;
    wire u0_m0_wo0_cm14_ena_NotRstA;
    wire u0_m0_wo0_cm14_reset1;
    wire [15:0] u0_m0_wo0_cm14_ia;
    wire [0:0] u0_m0_wo0_cm14_aa;
    wire [0:0] u0_m0_wo0_cm14_ab;
    wire [15:0] u0_m0_wo0_cm14_iq;
    wire [15:0] u0_m0_wo0_cm14_q;
    reg [0:0] u0_m0_wo0_dec15_q;
    reg [0:0] u0_m0_wo0_dec15_e;
    wire [0:0] u0_m0_wo0_dec15_c;
    wire u0_m0_wo0_cm15_reset0;
    wire u0_m0_wo0_cm15_ena_NotRstA;
    wire u0_m0_wo0_cm15_reset1;
    wire [15:0] u0_m0_wo0_cm15_ia;
    wire [0:0] u0_m0_wo0_cm15_aa;
    wire [0:0] u0_m0_wo0_cm15_ab;
    wire [15:0] u0_m0_wo0_cm15_iq;
    wire [15:0] u0_m0_wo0_cm15_q;
    reg [0:0] u0_m0_wo0_dec16_q;
    reg [0:0] u0_m0_wo0_dec16_e;
    wire [0:0] u0_m0_wo0_dec16_c;
    wire u0_m0_wo0_cm16_reset0;
    wire u0_m0_wo0_cm16_ena_NotRstA;
    wire u0_m0_wo0_cm16_reset1;
    wire [15:0] u0_m0_wo0_cm16_ia;
    wire [0:0] u0_m0_wo0_cm16_aa;
    wire [0:0] u0_m0_wo0_cm16_ab;
    wire [15:0] u0_m0_wo0_cm16_iq;
    wire [15:0] u0_m0_wo0_cm16_q;
    reg [0:0] u0_m0_wo0_dec17_q;
    reg [0:0] u0_m0_wo0_dec17_e;
    wire [0:0] u0_m0_wo0_dec17_c;
    wire u0_m0_wo0_cm17_reset0;
    wire u0_m0_wo0_cm17_ena_NotRstA;
    wire u0_m0_wo0_cm17_reset1;
    wire [15:0] u0_m0_wo0_cm17_ia;
    wire [0:0] u0_m0_wo0_cm17_aa;
    wire [0:0] u0_m0_wo0_cm17_ab;
    wire [15:0] u0_m0_wo0_cm17_iq;
    wire [15:0] u0_m0_wo0_cm17_q;
    reg [0:0] u0_m0_wo0_dec18_q;
    reg [0:0] u0_m0_wo0_dec18_e;
    wire [0:0] u0_m0_wo0_dec18_c;
    wire u0_m0_wo0_cm18_reset0;
    wire u0_m0_wo0_cm18_ena_NotRstA;
    wire u0_m0_wo0_cm18_reset1;
    wire [15:0] u0_m0_wo0_cm18_ia;
    wire [0:0] u0_m0_wo0_cm18_aa;
    wire [0:0] u0_m0_wo0_cm18_ab;
    wire [15:0] u0_m0_wo0_cm18_iq;
    wire [15:0] u0_m0_wo0_cm18_q;
    reg [0:0] u0_m0_wo0_dec19_q;
    reg [0:0] u0_m0_wo0_dec19_e;
    wire [0:0] u0_m0_wo0_dec19_c;
    wire u0_m0_wo0_cm19_reset0;
    wire u0_m0_wo0_cm19_ena_NotRstA;
    wire u0_m0_wo0_cm19_reset1;
    wire [15:0] u0_m0_wo0_cm19_ia;
    wire [0:0] u0_m0_wo0_cm19_aa;
    wire [0:0] u0_m0_wo0_cm19_ab;
    wire [15:0] u0_m0_wo0_cm19_iq;
    wire [15:0] u0_m0_wo0_cm19_q;
    reg [0:0] u0_m0_wo0_dec20_q;
    reg [0:0] u0_m0_wo0_dec20_e;
    wire [0:0] u0_m0_wo0_dec20_c;
    wire u0_m0_wo0_cm20_reset0;
    wire u0_m0_wo0_cm20_ena_NotRstA;
    wire u0_m0_wo0_cm20_reset1;
    wire [15:0] u0_m0_wo0_cm20_ia;
    wire [0:0] u0_m0_wo0_cm20_aa;
    wire [0:0] u0_m0_wo0_cm20_ab;
    wire [15:0] u0_m0_wo0_cm20_iq;
    wire [15:0] u0_m0_wo0_cm20_q;
    reg [0:0] u0_m0_wo0_dec21_q;
    reg [0:0] u0_m0_wo0_dec21_e;
    wire [0:0] u0_m0_wo0_dec21_c;
    wire u0_m0_wo0_cm21_reset0;
    wire u0_m0_wo0_cm21_ena_NotRstA;
    wire u0_m0_wo0_cm21_reset1;
    wire [15:0] u0_m0_wo0_cm21_ia;
    wire [0:0] u0_m0_wo0_cm21_aa;
    wire [0:0] u0_m0_wo0_cm21_ab;
    wire [15:0] u0_m0_wo0_cm21_iq;
    wire [15:0] u0_m0_wo0_cm21_q;
    reg [0:0] u0_m0_wo0_dec22_q;
    reg [0:0] u0_m0_wo0_dec22_e;
    wire [0:0] u0_m0_wo0_dec22_c;
    wire u0_m0_wo0_cm22_reset0;
    wire u0_m0_wo0_cm22_ena_NotRstA;
    wire u0_m0_wo0_cm22_reset1;
    wire [15:0] u0_m0_wo0_cm22_ia;
    wire [0:0] u0_m0_wo0_cm22_aa;
    wire [0:0] u0_m0_wo0_cm22_ab;
    wire [15:0] u0_m0_wo0_cm22_iq;
    wire [15:0] u0_m0_wo0_cm22_q;
    reg [0:0] u0_m0_wo0_dec23_q;
    reg [0:0] u0_m0_wo0_dec23_e;
    wire [0:0] u0_m0_wo0_dec23_c;
    wire u0_m0_wo0_cm23_reset0;
    wire u0_m0_wo0_cm23_ena_NotRstA;
    wire u0_m0_wo0_cm23_reset1;
    wire [15:0] u0_m0_wo0_cm23_ia;
    wire [0:0] u0_m0_wo0_cm23_aa;
    wire [0:0] u0_m0_wo0_cm23_ab;
    wire [15:0] u0_m0_wo0_cm23_iq;
    wire [15:0] u0_m0_wo0_cm23_q;
    reg [0:0] u0_m0_wo0_dec24_q;
    reg [0:0] u0_m0_wo0_dec24_e;
    wire [0:0] u0_m0_wo0_dec24_c;
    wire u0_m0_wo0_cm24_reset0;
    wire u0_m0_wo0_cm24_ena_NotRstA;
    wire u0_m0_wo0_cm24_reset1;
    wire [15:0] u0_m0_wo0_cm24_ia;
    wire [0:0] u0_m0_wo0_cm24_aa;
    wire [0:0] u0_m0_wo0_cm24_ab;
    wire [15:0] u0_m0_wo0_cm24_iq;
    wire [15:0] u0_m0_wo0_cm24_q;
    reg [0:0] u0_m0_wo0_dec25_q;
    reg [0:0] u0_m0_wo0_dec25_e;
    wire [0:0] u0_m0_wo0_dec25_c;
    wire u0_m0_wo0_cm25_reset0;
    wire u0_m0_wo0_cm25_ena_NotRstA;
    wire u0_m0_wo0_cm25_reset1;
    wire [15:0] u0_m0_wo0_cm25_ia;
    wire [0:0] u0_m0_wo0_cm25_aa;
    wire [0:0] u0_m0_wo0_cm25_ab;
    wire [15:0] u0_m0_wo0_cm25_iq;
    wire [15:0] u0_m0_wo0_cm25_q;
    reg [0:0] u0_m0_wo0_dec26_q;
    reg [0:0] u0_m0_wo0_dec26_e;
    wire [0:0] u0_m0_wo0_dec26_c;
    wire u0_m0_wo0_cm26_reset0;
    wire u0_m0_wo0_cm26_ena_NotRstA;
    wire u0_m0_wo0_cm26_reset1;
    wire [15:0] u0_m0_wo0_cm26_ia;
    wire [0:0] u0_m0_wo0_cm26_aa;
    wire [0:0] u0_m0_wo0_cm26_ab;
    wire [15:0] u0_m0_wo0_cm26_iq;
    wire [15:0] u0_m0_wo0_cm26_q;
    reg [0:0] u0_m0_wo0_dec27_q;
    reg [0:0] u0_m0_wo0_dec27_e;
    wire [0:0] u0_m0_wo0_dec27_c;
    wire u0_m0_wo0_cm27_reset0;
    wire u0_m0_wo0_cm27_ena_NotRstA;
    wire u0_m0_wo0_cm27_reset1;
    wire [15:0] u0_m0_wo0_cm27_ia;
    wire [0:0] u0_m0_wo0_cm27_aa;
    wire [0:0] u0_m0_wo0_cm27_ab;
    wire [15:0] u0_m0_wo0_cm27_iq;
    wire [15:0] u0_m0_wo0_cm27_q;
    reg [0:0] u0_m0_wo0_dec28_q;
    reg [0:0] u0_m0_wo0_dec28_e;
    wire [0:0] u0_m0_wo0_dec28_c;
    wire u0_m0_wo0_cm28_reset0;
    wire u0_m0_wo0_cm28_ena_NotRstA;
    wire u0_m0_wo0_cm28_reset1;
    wire [15:0] u0_m0_wo0_cm28_ia;
    wire [0:0] u0_m0_wo0_cm28_aa;
    wire [0:0] u0_m0_wo0_cm28_ab;
    wire [15:0] u0_m0_wo0_cm28_iq;
    wire [15:0] u0_m0_wo0_cm28_q;
    reg [0:0] u0_m0_wo0_dec29_q;
    reg [0:0] u0_m0_wo0_dec29_e;
    wire [0:0] u0_m0_wo0_dec29_c;
    wire u0_m0_wo0_cm29_reset0;
    wire u0_m0_wo0_cm29_ena_NotRstA;
    wire u0_m0_wo0_cm29_reset1;
    wire [15:0] u0_m0_wo0_cm29_ia;
    wire [0:0] u0_m0_wo0_cm29_aa;
    wire [0:0] u0_m0_wo0_cm29_ab;
    wire [15:0] u0_m0_wo0_cm29_iq;
    wire [15:0] u0_m0_wo0_cm29_q;
    reg [0:0] u0_m0_wo0_dec30_q;
    reg [0:0] u0_m0_wo0_dec30_e;
    wire [0:0] u0_m0_wo0_dec30_c;
    wire u0_m0_wo0_cm30_reset0;
    wire u0_m0_wo0_cm30_ena_NotRstA;
    wire u0_m0_wo0_cm30_reset1;
    wire [15:0] u0_m0_wo0_cm30_ia;
    wire [0:0] u0_m0_wo0_cm30_aa;
    wire [0:0] u0_m0_wo0_cm30_ab;
    wire [15:0] u0_m0_wo0_cm30_iq;
    wire [15:0] u0_m0_wo0_cm30_q;
    reg [0:0] u0_m0_wo0_dec31_q;
    reg [0:0] u0_m0_wo0_dec31_e;
    wire [0:0] u0_m0_wo0_dec31_c;
    wire u0_m0_wo0_cm31_reset0;
    wire u0_m0_wo0_cm31_ena_NotRstA;
    wire u0_m0_wo0_cm31_reset1;
    wire [15:0] u0_m0_wo0_cm31_ia;
    wire [0:0] u0_m0_wo0_cm31_aa;
    wire [0:0] u0_m0_wo0_cm31_ab;
    wire [15:0] u0_m0_wo0_cm31_iq;
    wire [15:0] u0_m0_wo0_cm31_q;
    reg [0:0] u0_m0_wo0_dec32_q;
    reg [0:0] u0_m0_wo0_dec32_e;
    wire [0:0] u0_m0_wo0_dec32_c;
    wire u0_m0_wo0_cm32_reset0;
    wire u0_m0_wo0_cm32_ena_NotRstA;
    wire u0_m0_wo0_cm32_reset1;
    wire [15:0] u0_m0_wo0_cm32_ia;
    wire [0:0] u0_m0_wo0_cm32_aa;
    wire [0:0] u0_m0_wo0_cm32_ab;
    wire [15:0] u0_m0_wo0_cm32_iq;
    wire [15:0] u0_m0_wo0_cm32_q;
    reg [0:0] u0_m0_wo0_dec33_q;
    reg [0:0] u0_m0_wo0_dec33_e;
    wire [0:0] u0_m0_wo0_dec33_c;
    wire u0_m0_wo0_cm33_reset0;
    wire u0_m0_wo0_cm33_ena_NotRstA;
    wire u0_m0_wo0_cm33_reset1;
    wire [15:0] u0_m0_wo0_cm33_ia;
    wire [0:0] u0_m0_wo0_cm33_aa;
    wire [0:0] u0_m0_wo0_cm33_ab;
    wire [15:0] u0_m0_wo0_cm33_iq;
    wire [15:0] u0_m0_wo0_cm33_q;
    reg [0:0] u0_m0_wo0_dec34_q;
    reg [0:0] u0_m0_wo0_dec34_e;
    wire [0:0] u0_m0_wo0_dec34_c;
    wire u0_m0_wo0_cm34_reset0;
    wire u0_m0_wo0_cm34_ena_NotRstA;
    wire u0_m0_wo0_cm34_reset1;
    wire [15:0] u0_m0_wo0_cm34_ia;
    wire [0:0] u0_m0_wo0_cm34_aa;
    wire [0:0] u0_m0_wo0_cm34_ab;
    wire [15:0] u0_m0_wo0_cm34_iq;
    wire [15:0] u0_m0_wo0_cm34_q;
    reg [0:0] u0_m0_wo0_dec35_q;
    reg [0:0] u0_m0_wo0_dec35_e;
    wire [0:0] u0_m0_wo0_dec35_c;
    wire u0_m0_wo0_cm35_reset0;
    wire u0_m0_wo0_cm35_ena_NotRstA;
    wire u0_m0_wo0_cm35_reset1;
    wire [15:0] u0_m0_wo0_cm35_ia;
    wire [0:0] u0_m0_wo0_cm35_aa;
    wire [0:0] u0_m0_wo0_cm35_ab;
    wire [15:0] u0_m0_wo0_cm35_iq;
    wire [15:0] u0_m0_wo0_cm35_q;
    reg [0:0] u0_m0_wo0_dec36_q;
    reg [0:0] u0_m0_wo0_dec36_e;
    wire [0:0] u0_m0_wo0_dec36_c;
    wire u0_m0_wo0_cm36_reset0;
    wire u0_m0_wo0_cm36_ena_NotRstA;
    wire u0_m0_wo0_cm36_reset1;
    wire [15:0] u0_m0_wo0_cm36_ia;
    wire [0:0] u0_m0_wo0_cm36_aa;
    wire [0:0] u0_m0_wo0_cm36_ab;
    wire [15:0] u0_m0_wo0_cm36_iq;
    wire [15:0] u0_m0_wo0_cm36_q;
    reg [0:0] u0_m0_wo0_dec37_q;
    reg [0:0] u0_m0_wo0_dec37_e;
    wire [0:0] u0_m0_wo0_dec37_c;
    wire u0_m0_wo0_cm37_reset0;
    wire u0_m0_wo0_cm37_ena_NotRstA;
    wire u0_m0_wo0_cm37_reset1;
    wire [15:0] u0_m0_wo0_cm37_ia;
    wire [0:0] u0_m0_wo0_cm37_aa;
    wire [0:0] u0_m0_wo0_cm37_ab;
    wire [15:0] u0_m0_wo0_cm37_iq;
    wire [15:0] u0_m0_wo0_cm37_q;
    reg [0:0] u0_m0_wo0_dec38_q;
    reg [0:0] u0_m0_wo0_dec38_e;
    wire [0:0] u0_m0_wo0_dec38_c;
    wire u0_m0_wo0_cm38_reset0;
    wire u0_m0_wo0_cm38_ena_NotRstA;
    wire u0_m0_wo0_cm38_reset1;
    wire [15:0] u0_m0_wo0_cm38_ia;
    wire [0:0] u0_m0_wo0_cm38_aa;
    wire [0:0] u0_m0_wo0_cm38_ab;
    wire [15:0] u0_m0_wo0_cm38_iq;
    wire [15:0] u0_m0_wo0_cm38_q;
    reg [0:0] u0_m0_wo0_dec39_q;
    reg [0:0] u0_m0_wo0_dec39_e;
    wire [0:0] u0_m0_wo0_dec39_c;
    wire u0_m0_wo0_cm39_reset0;
    wire u0_m0_wo0_cm39_ena_NotRstA;
    wire u0_m0_wo0_cm39_reset1;
    wire [15:0] u0_m0_wo0_cm39_ia;
    wire [0:0] u0_m0_wo0_cm39_aa;
    wire [0:0] u0_m0_wo0_cm39_ab;
    wire [15:0] u0_m0_wo0_cm39_iq;
    wire [15:0] u0_m0_wo0_cm39_q;
    reg [0:0] u0_m0_wo0_dec40_q;
    reg [0:0] u0_m0_wo0_dec40_e;
    wire [0:0] u0_m0_wo0_dec40_c;
    wire u0_m0_wo0_cm40_reset0;
    wire u0_m0_wo0_cm40_ena_NotRstA;
    wire u0_m0_wo0_cm40_reset1;
    wire [15:0] u0_m0_wo0_cm40_ia;
    wire [0:0] u0_m0_wo0_cm40_aa;
    wire [0:0] u0_m0_wo0_cm40_ab;
    wire [15:0] u0_m0_wo0_cm40_iq;
    wire [15:0] u0_m0_wo0_cm40_q;
    reg [0:0] u0_m0_wo0_dec41_q;
    reg [0:0] u0_m0_wo0_dec41_e;
    wire [0:0] u0_m0_wo0_dec41_c;
    wire u0_m0_wo0_cm41_reset0;
    wire u0_m0_wo0_cm41_ena_NotRstA;
    wire u0_m0_wo0_cm41_reset1;
    wire [15:0] u0_m0_wo0_cm41_ia;
    wire [0:0] u0_m0_wo0_cm41_aa;
    wire [0:0] u0_m0_wo0_cm41_ab;
    wire [15:0] u0_m0_wo0_cm41_iq;
    wire [15:0] u0_m0_wo0_cm41_q;
    reg [0:0] u0_m0_wo0_dec42_q;
    reg [0:0] u0_m0_wo0_dec42_e;
    wire [0:0] u0_m0_wo0_dec42_c;
    wire u0_m0_wo0_cm42_reset0;
    wire u0_m0_wo0_cm42_ena_NotRstA;
    wire u0_m0_wo0_cm42_reset1;
    wire [15:0] u0_m0_wo0_cm42_ia;
    wire [0:0] u0_m0_wo0_cm42_aa;
    wire [0:0] u0_m0_wo0_cm42_ab;
    wire [15:0] u0_m0_wo0_cm42_iq;
    wire [15:0] u0_m0_wo0_cm42_q;
    reg [0:0] u0_m0_wo0_dec43_q;
    reg [0:0] u0_m0_wo0_dec43_e;
    wire [0:0] u0_m0_wo0_dec43_c;
    wire u0_m0_wo0_cm43_reset0;
    wire u0_m0_wo0_cm43_ena_NotRstA;
    wire u0_m0_wo0_cm43_reset1;
    wire [15:0] u0_m0_wo0_cm43_ia;
    wire [0:0] u0_m0_wo0_cm43_aa;
    wire [0:0] u0_m0_wo0_cm43_ab;
    wire [15:0] u0_m0_wo0_cm43_iq;
    wire [15:0] u0_m0_wo0_cm43_q;
    reg [0:0] u0_m0_wo0_dec44_q;
    reg [0:0] u0_m0_wo0_dec44_e;
    wire [0:0] u0_m0_wo0_dec44_c;
    wire u0_m0_wo0_cm44_reset0;
    wire u0_m0_wo0_cm44_ena_NotRstA;
    wire u0_m0_wo0_cm44_reset1;
    wire [15:0] u0_m0_wo0_cm44_ia;
    wire [0:0] u0_m0_wo0_cm44_aa;
    wire [0:0] u0_m0_wo0_cm44_ab;
    wire [15:0] u0_m0_wo0_cm44_iq;
    wire [15:0] u0_m0_wo0_cm44_q;
    reg [0:0] u0_m0_wo0_dec45_q;
    reg [0:0] u0_m0_wo0_dec45_e;
    wire [0:0] u0_m0_wo0_dec45_c;
    wire u0_m0_wo0_cm45_reset0;
    wire u0_m0_wo0_cm45_ena_NotRstA;
    wire u0_m0_wo0_cm45_reset1;
    wire [15:0] u0_m0_wo0_cm45_ia;
    wire [0:0] u0_m0_wo0_cm45_aa;
    wire [0:0] u0_m0_wo0_cm45_ab;
    wire [15:0] u0_m0_wo0_cm45_iq;
    wire [15:0] u0_m0_wo0_cm45_q;
    reg [0:0] u0_m0_wo0_dec46_q;
    reg [0:0] u0_m0_wo0_dec46_e;
    wire [0:0] u0_m0_wo0_dec46_c;
    wire u0_m0_wo0_cm46_reset0;
    wire u0_m0_wo0_cm46_ena_NotRstA;
    wire u0_m0_wo0_cm46_reset1;
    wire [15:0] u0_m0_wo0_cm46_ia;
    wire [0:0] u0_m0_wo0_cm46_aa;
    wire [0:0] u0_m0_wo0_cm46_ab;
    wire [15:0] u0_m0_wo0_cm46_iq;
    wire [15:0] u0_m0_wo0_cm46_q;
    reg [0:0] u0_m0_wo0_dec47_q;
    reg [0:0] u0_m0_wo0_dec47_e;
    wire [0:0] u0_m0_wo0_dec47_c;
    wire u0_m0_wo0_cm47_reset0;
    wire u0_m0_wo0_cm47_ena_NotRstA;
    wire u0_m0_wo0_cm47_reset1;
    wire [15:0] u0_m0_wo0_cm47_ia;
    wire [0:0] u0_m0_wo0_cm47_aa;
    wire [0:0] u0_m0_wo0_cm47_ab;
    wire [15:0] u0_m0_wo0_cm47_iq;
    wire [15:0] u0_m0_wo0_cm47_q;
    reg [0:0] u0_m0_wo0_dec48_q;
    reg [0:0] u0_m0_wo0_dec48_e;
    wire [0:0] u0_m0_wo0_dec48_c;
    wire u0_m0_wo0_cm48_reset0;
    wire u0_m0_wo0_cm48_ena_NotRstA;
    wire u0_m0_wo0_cm48_reset1;
    wire [15:0] u0_m0_wo0_cm48_ia;
    wire [0:0] u0_m0_wo0_cm48_aa;
    wire [0:0] u0_m0_wo0_cm48_ab;
    wire [15:0] u0_m0_wo0_cm48_iq;
    wire [15:0] u0_m0_wo0_cm48_q;
    reg [0:0] u0_m0_wo0_dec49_q;
    reg [0:0] u0_m0_wo0_dec49_e;
    wire [0:0] u0_m0_wo0_dec49_c;
    wire u0_m0_wo0_cm49_reset0;
    wire u0_m0_wo0_cm49_ena_NotRstA;
    wire u0_m0_wo0_cm49_reset1;
    wire [15:0] u0_m0_wo0_cm49_ia;
    wire [0:0] u0_m0_wo0_cm49_aa;
    wire [0:0] u0_m0_wo0_cm49_ab;
    wire [15:0] u0_m0_wo0_cm49_iq;
    wire [15:0] u0_m0_wo0_cm49_q;
    reg [0:0] u0_m0_wo0_dec50_q;
    reg [0:0] u0_m0_wo0_dec50_e;
    wire [0:0] u0_m0_wo0_dec50_c;
    wire u0_m0_wo0_cm50_reset0;
    wire u0_m0_wo0_cm50_ena_NotRstA;
    wire u0_m0_wo0_cm50_reset1;
    wire [15:0] u0_m0_wo0_cm50_ia;
    wire [0:0] u0_m0_wo0_cm50_aa;
    wire [0:0] u0_m0_wo0_cm50_ab;
    wire [15:0] u0_m0_wo0_cm50_iq;
    wire [15:0] u0_m0_wo0_cm50_q;
    reg [0:0] u0_m0_wo0_dec51_q;
    reg [0:0] u0_m0_wo0_dec51_e;
    wire [0:0] u0_m0_wo0_dec51_c;
    wire u0_m0_wo0_cm51_reset0;
    wire u0_m0_wo0_cm51_ena_NotRstA;
    wire u0_m0_wo0_cm51_reset1;
    wire [15:0] u0_m0_wo0_cm51_ia;
    wire [0:0] u0_m0_wo0_cm51_aa;
    wire [0:0] u0_m0_wo0_cm51_ab;
    wire [15:0] u0_m0_wo0_cm51_iq;
    wire [15:0] u0_m0_wo0_cm51_q;
    reg [0:0] u0_m0_wo0_dec52_q;
    reg [0:0] u0_m0_wo0_dec52_e;
    wire [0:0] u0_m0_wo0_dec52_c;
    wire u0_m0_wo0_cm52_reset0;
    wire u0_m0_wo0_cm52_ena_NotRstA;
    wire u0_m0_wo0_cm52_reset1;
    wire [15:0] u0_m0_wo0_cm52_ia;
    wire [0:0] u0_m0_wo0_cm52_aa;
    wire [0:0] u0_m0_wo0_cm52_ab;
    wire [15:0] u0_m0_wo0_cm52_iq;
    wire [15:0] u0_m0_wo0_cm52_q;
    reg [0:0] u0_m0_wo0_dec53_q;
    reg [0:0] u0_m0_wo0_dec53_e;
    wire [0:0] u0_m0_wo0_dec53_c;
    wire u0_m0_wo0_cm53_reset0;
    wire u0_m0_wo0_cm53_ena_NotRstA;
    wire u0_m0_wo0_cm53_reset1;
    wire [15:0] u0_m0_wo0_cm53_ia;
    wire [0:0] u0_m0_wo0_cm53_aa;
    wire [0:0] u0_m0_wo0_cm53_ab;
    wire [15:0] u0_m0_wo0_cm53_iq;
    wire [15:0] u0_m0_wo0_cm53_q;
    reg [0:0] u0_m0_wo0_dec54_q;
    reg [0:0] u0_m0_wo0_dec54_e;
    wire [0:0] u0_m0_wo0_dec54_c;
    wire u0_m0_wo0_cm54_reset0;
    wire u0_m0_wo0_cm54_ena_NotRstA;
    wire u0_m0_wo0_cm54_reset1;
    wire [15:0] u0_m0_wo0_cm54_ia;
    wire [0:0] u0_m0_wo0_cm54_aa;
    wire [0:0] u0_m0_wo0_cm54_ab;
    wire [15:0] u0_m0_wo0_cm54_iq;
    wire [15:0] u0_m0_wo0_cm54_q;
    reg [0:0] u0_m0_wo0_dec55_q;
    reg [0:0] u0_m0_wo0_dec55_e;
    wire [0:0] u0_m0_wo0_dec55_c;
    wire u0_m0_wo0_cm55_reset0;
    wire u0_m0_wo0_cm55_ena_NotRstA;
    wire u0_m0_wo0_cm55_reset1;
    wire [15:0] u0_m0_wo0_cm55_ia;
    wire [0:0] u0_m0_wo0_cm55_aa;
    wire [0:0] u0_m0_wo0_cm55_ab;
    wire [15:0] u0_m0_wo0_cm55_iq;
    wire [15:0] u0_m0_wo0_cm55_q;
    reg [0:0] u0_m0_wo0_dec56_q;
    reg [0:0] u0_m0_wo0_dec56_e;
    wire [0:0] u0_m0_wo0_dec56_c;
    wire u0_m0_wo0_cm56_reset0;
    wire u0_m0_wo0_cm56_ena_NotRstA;
    wire u0_m0_wo0_cm56_reset1;
    wire [15:0] u0_m0_wo0_cm56_ia;
    wire [0:0] u0_m0_wo0_cm56_aa;
    wire [0:0] u0_m0_wo0_cm56_ab;
    wire [15:0] u0_m0_wo0_cm56_iq;
    wire [15:0] u0_m0_wo0_cm56_q;
    reg [0:0] u0_m0_wo0_dec57_q;
    reg [0:0] u0_m0_wo0_dec57_e;
    wire [0:0] u0_m0_wo0_dec57_c;
    wire u0_m0_wo0_cm57_reset0;
    wire u0_m0_wo0_cm57_ena_NotRstA;
    wire u0_m0_wo0_cm57_reset1;
    wire [15:0] u0_m0_wo0_cm57_ia;
    wire [0:0] u0_m0_wo0_cm57_aa;
    wire [0:0] u0_m0_wo0_cm57_ab;
    wire [15:0] u0_m0_wo0_cm57_iq;
    wire [15:0] u0_m0_wo0_cm57_q;
    reg [0:0] u0_m0_wo0_dec58_q;
    reg [0:0] u0_m0_wo0_dec58_e;
    wire [0:0] u0_m0_wo0_dec58_c;
    wire u0_m0_wo0_cm58_reset0;
    wire u0_m0_wo0_cm58_ena_NotRstA;
    wire u0_m0_wo0_cm58_reset1;
    wire [15:0] u0_m0_wo0_cm58_ia;
    wire [0:0] u0_m0_wo0_cm58_aa;
    wire [0:0] u0_m0_wo0_cm58_ab;
    wire [15:0] u0_m0_wo0_cm58_iq;
    wire [15:0] u0_m0_wo0_cm58_q;
    reg [0:0] u0_m0_wo0_dec59_q;
    reg [0:0] u0_m0_wo0_dec59_e;
    wire [0:0] u0_m0_wo0_dec59_c;
    wire u0_m0_wo0_cm59_reset0;
    wire u0_m0_wo0_cm59_ena_NotRstA;
    wire u0_m0_wo0_cm59_reset1;
    wire [15:0] u0_m0_wo0_cm59_ia;
    wire [0:0] u0_m0_wo0_cm59_aa;
    wire [0:0] u0_m0_wo0_cm59_ab;
    wire [15:0] u0_m0_wo0_cm59_iq;
    wire [15:0] u0_m0_wo0_cm59_q;
    reg [0:0] u0_m0_wo0_dec60_q;
    reg [0:0] u0_m0_wo0_dec60_e;
    wire [0:0] u0_m0_wo0_dec60_c;
    wire u0_m0_wo0_cm60_reset0;
    wire u0_m0_wo0_cm60_ena_NotRstA;
    wire u0_m0_wo0_cm60_reset1;
    wire [15:0] u0_m0_wo0_cm60_ia;
    wire [0:0] u0_m0_wo0_cm60_aa;
    wire [0:0] u0_m0_wo0_cm60_ab;
    wire [15:0] u0_m0_wo0_cm60_iq;
    wire [15:0] u0_m0_wo0_cm60_q;
    reg [0:0] u0_m0_wo0_dec61_q;
    reg [0:0] u0_m0_wo0_dec61_e;
    wire [0:0] u0_m0_wo0_dec61_c;
    wire u0_m0_wo0_cm61_reset0;
    wire u0_m0_wo0_cm61_ena_NotRstA;
    wire u0_m0_wo0_cm61_reset1;
    wire [15:0] u0_m0_wo0_cm61_ia;
    wire [0:0] u0_m0_wo0_cm61_aa;
    wire [0:0] u0_m0_wo0_cm61_ab;
    wire [15:0] u0_m0_wo0_cm61_iq;
    wire [15:0] u0_m0_wo0_cm61_q;
    reg [0:0] u0_m0_wo0_dec62_q;
    reg [0:0] u0_m0_wo0_dec62_e;
    wire [0:0] u0_m0_wo0_dec62_c;
    wire u0_m0_wo0_cm62_reset0;
    wire u0_m0_wo0_cm62_ena_NotRstA;
    wire u0_m0_wo0_cm62_reset1;
    wire [15:0] u0_m0_wo0_cm62_ia;
    wire [0:0] u0_m0_wo0_cm62_aa;
    wire [0:0] u0_m0_wo0_cm62_ab;
    wire [15:0] u0_m0_wo0_cm62_iq;
    wire [15:0] u0_m0_wo0_cm62_q;
    reg [0:0] u0_m0_wo0_dec63_q;
    reg [0:0] u0_m0_wo0_dec63_e;
    wire [0:0] u0_m0_wo0_dec63_c;
    wire u0_m0_wo0_cm63_reset0;
    wire u0_m0_wo0_cm63_ena_NotRstA;
    wire u0_m0_wo0_cm63_reset1;
    wire [15:0] u0_m0_wo0_cm63_ia;
    wire [0:0] u0_m0_wo0_cm63_aa;
    wire [0:0] u0_m0_wo0_cm63_ab;
    wire [15:0] u0_m0_wo0_cm63_iq;
    wire [15:0] u0_m0_wo0_cm63_q;
    reg [0:0] u0_m0_wo0_dec64_q;
    reg [0:0] u0_m0_wo0_dec64_e;
    wire [0:0] u0_m0_wo0_dec64_c;
    wire u0_m0_wo0_cm64_reset0;
    wire u0_m0_wo0_cm64_ena_NotRstA;
    wire u0_m0_wo0_cm64_reset1;
    wire [15:0] u0_m0_wo0_cm64_ia;
    wire [0:0] u0_m0_wo0_cm64_aa;
    wire [0:0] u0_m0_wo0_cm64_ab;
    wire [15:0] u0_m0_wo0_cm64_iq;
    wire [15:0] u0_m0_wo0_cm64_q;
    reg [0:0] u0_m0_wo0_dec65_q;
    reg [0:0] u0_m0_wo0_dec65_e;
    wire [0:0] u0_m0_wo0_dec65_c;
    wire u0_m0_wo0_cm65_reset0;
    wire u0_m0_wo0_cm65_ena_NotRstA;
    wire u0_m0_wo0_cm65_reset1;
    wire [15:0] u0_m0_wo0_cm65_ia;
    wire [0:0] u0_m0_wo0_cm65_aa;
    wire [0:0] u0_m0_wo0_cm65_ab;
    wire [15:0] u0_m0_wo0_cm65_iq;
    wire [15:0] u0_m0_wo0_cm65_q;
    reg [0:0] u0_m0_wo0_dec66_q;
    reg [0:0] u0_m0_wo0_dec66_e;
    wire [0:0] u0_m0_wo0_dec66_c;
    wire u0_m0_wo0_cm66_reset0;
    wire u0_m0_wo0_cm66_ena_NotRstA;
    wire u0_m0_wo0_cm66_reset1;
    wire [15:0] u0_m0_wo0_cm66_ia;
    wire [0:0] u0_m0_wo0_cm66_aa;
    wire [0:0] u0_m0_wo0_cm66_ab;
    wire [15:0] u0_m0_wo0_cm66_iq;
    wire [15:0] u0_m0_wo0_cm66_q;
    reg [0:0] u0_m0_wo0_dec67_q;
    reg [0:0] u0_m0_wo0_dec67_e;
    wire [0:0] u0_m0_wo0_dec67_c;
    wire u0_m0_wo0_cm67_reset0;
    wire u0_m0_wo0_cm67_ena_NotRstA;
    wire u0_m0_wo0_cm67_reset1;
    wire [15:0] u0_m0_wo0_cm67_ia;
    wire [0:0] u0_m0_wo0_cm67_aa;
    wire [0:0] u0_m0_wo0_cm67_ab;
    wire [15:0] u0_m0_wo0_cm67_iq;
    wire [15:0] u0_m0_wo0_cm67_q;
    reg [0:0] u0_m0_wo0_dec68_q;
    reg [0:0] u0_m0_wo0_dec68_e;
    wire [0:0] u0_m0_wo0_dec68_c;
    wire u0_m0_wo0_cm68_reset0;
    wire u0_m0_wo0_cm68_ena_NotRstA;
    wire u0_m0_wo0_cm68_reset1;
    wire [15:0] u0_m0_wo0_cm68_ia;
    wire [0:0] u0_m0_wo0_cm68_aa;
    wire [0:0] u0_m0_wo0_cm68_ab;
    wire [15:0] u0_m0_wo0_cm68_iq;
    wire [15:0] u0_m0_wo0_cm68_q;
    reg [0:0] u0_m0_wo0_dec69_q;
    reg [0:0] u0_m0_wo0_dec69_e;
    wire [0:0] u0_m0_wo0_dec69_c;
    wire u0_m0_wo0_cm69_reset0;
    wire u0_m0_wo0_cm69_ena_NotRstA;
    wire u0_m0_wo0_cm69_reset1;
    wire [15:0] u0_m0_wo0_cm69_ia;
    wire [0:0] u0_m0_wo0_cm69_aa;
    wire [0:0] u0_m0_wo0_cm69_ab;
    wire [15:0] u0_m0_wo0_cm69_iq;
    wire [15:0] u0_m0_wo0_cm69_q;
    reg [0:0] u0_m0_wo0_dec70_q;
    reg [0:0] u0_m0_wo0_dec70_e;
    wire [0:0] u0_m0_wo0_dec70_c;
    wire u0_m0_wo0_cm70_reset0;
    wire u0_m0_wo0_cm70_ena_NotRstA;
    wire u0_m0_wo0_cm70_reset1;
    wire [15:0] u0_m0_wo0_cm70_ia;
    wire [0:0] u0_m0_wo0_cm70_aa;
    wire [0:0] u0_m0_wo0_cm70_ab;
    wire [15:0] u0_m0_wo0_cm70_iq;
    wire [15:0] u0_m0_wo0_cm70_q;
    reg [0:0] u0_m0_wo0_dec71_q;
    reg [0:0] u0_m0_wo0_dec71_e;
    wire [0:0] u0_m0_wo0_dec71_c;
    wire u0_m0_wo0_cm71_reset0;
    wire u0_m0_wo0_cm71_ena_NotRstA;
    wire u0_m0_wo0_cm71_reset1;
    wire [15:0] u0_m0_wo0_cm71_ia;
    wire [0:0] u0_m0_wo0_cm71_aa;
    wire [0:0] u0_m0_wo0_cm71_ab;
    wire [15:0] u0_m0_wo0_cm71_iq;
    wire [15:0] u0_m0_wo0_cm71_q;
    reg [0:0] u0_m0_wo0_dec72_q;
    reg [0:0] u0_m0_wo0_dec72_e;
    wire [0:0] u0_m0_wo0_dec72_c;
    wire u0_m0_wo0_cm72_reset0;
    wire u0_m0_wo0_cm72_ena_NotRstA;
    wire u0_m0_wo0_cm72_reset1;
    wire [15:0] u0_m0_wo0_cm72_ia;
    wire [0:0] u0_m0_wo0_cm72_aa;
    wire [0:0] u0_m0_wo0_cm72_ab;
    wire [15:0] u0_m0_wo0_cm72_iq;
    wire [15:0] u0_m0_wo0_cm72_q;
    reg [0:0] u0_m0_wo0_dec73_q;
    reg [0:0] u0_m0_wo0_dec73_e;
    wire [0:0] u0_m0_wo0_dec73_c;
    wire u0_m0_wo0_cm73_reset0;
    wire u0_m0_wo0_cm73_ena_NotRstA;
    wire u0_m0_wo0_cm73_reset1;
    wire [15:0] u0_m0_wo0_cm73_ia;
    wire [0:0] u0_m0_wo0_cm73_aa;
    wire [0:0] u0_m0_wo0_cm73_ab;
    wire [15:0] u0_m0_wo0_cm73_iq;
    wire [15:0] u0_m0_wo0_cm73_q;
    reg [0:0] u0_m0_wo0_dec74_q;
    reg [0:0] u0_m0_wo0_dec74_e;
    wire [0:0] u0_m0_wo0_dec74_c;
    wire u0_m0_wo0_cm74_reset0;
    wire u0_m0_wo0_cm74_ena_NotRstA;
    wire u0_m0_wo0_cm74_reset1;
    wire [15:0] u0_m0_wo0_cm74_ia;
    wire [0:0] u0_m0_wo0_cm74_aa;
    wire [0:0] u0_m0_wo0_cm74_ab;
    wire [15:0] u0_m0_wo0_cm74_iq;
    wire [15:0] u0_m0_wo0_cm74_q;
    reg [0:0] u0_m0_wo0_dec75_q;
    reg [0:0] u0_m0_wo0_dec75_e;
    wire [0:0] u0_m0_wo0_dec75_c;
    wire u0_m0_wo0_cm75_reset0;
    wire u0_m0_wo0_cm75_ena_NotRstA;
    wire u0_m0_wo0_cm75_reset1;
    wire [15:0] u0_m0_wo0_cm75_ia;
    wire [0:0] u0_m0_wo0_cm75_aa;
    wire [0:0] u0_m0_wo0_cm75_ab;
    wire [15:0] u0_m0_wo0_cm75_iq;
    wire [15:0] u0_m0_wo0_cm75_q;
    reg [0:0] u0_m0_wo0_dec76_q;
    reg [0:0] u0_m0_wo0_dec76_e;
    wire [0:0] u0_m0_wo0_dec76_c;
    wire u0_m0_wo0_cm76_reset0;
    wire u0_m0_wo0_cm76_ena_NotRstA;
    wire u0_m0_wo0_cm76_reset1;
    wire [15:0] u0_m0_wo0_cm76_ia;
    wire [0:0] u0_m0_wo0_cm76_aa;
    wire [0:0] u0_m0_wo0_cm76_ab;
    wire [15:0] u0_m0_wo0_cm76_iq;
    wire [15:0] u0_m0_wo0_cm76_q;
    reg [0:0] u0_m0_wo0_dec77_q;
    reg [0:0] u0_m0_wo0_dec77_e;
    wire [0:0] u0_m0_wo0_dec77_c;
    wire u0_m0_wo0_cm77_reset0;
    wire u0_m0_wo0_cm77_ena_NotRstA;
    wire u0_m0_wo0_cm77_reset1;
    wire [15:0] u0_m0_wo0_cm77_ia;
    wire [0:0] u0_m0_wo0_cm77_aa;
    wire [0:0] u0_m0_wo0_cm77_ab;
    wire [15:0] u0_m0_wo0_cm77_iq;
    wire [15:0] u0_m0_wo0_cm77_q;
    reg [0:0] u0_m0_wo0_dec78_q;
    reg [0:0] u0_m0_wo0_dec78_e;
    wire [0:0] u0_m0_wo0_dec78_c;
    wire u0_m0_wo0_cm78_reset0;
    wire u0_m0_wo0_cm78_ena_NotRstA;
    wire u0_m0_wo0_cm78_reset1;
    wire [15:0] u0_m0_wo0_cm78_ia;
    wire [0:0] u0_m0_wo0_cm78_aa;
    wire [0:0] u0_m0_wo0_cm78_ab;
    wire [15:0] u0_m0_wo0_cm78_iq;
    wire [15:0] u0_m0_wo0_cm78_q;
    reg [0:0] u0_m0_wo0_dec79_q;
    reg [0:0] u0_m0_wo0_dec79_e;
    wire [0:0] u0_m0_wo0_dec79_c;
    wire u0_m0_wo0_cm79_reset0;
    wire u0_m0_wo0_cm79_ena_NotRstA;
    wire u0_m0_wo0_cm79_reset1;
    wire [15:0] u0_m0_wo0_cm79_ia;
    wire [0:0] u0_m0_wo0_cm79_aa;
    wire [0:0] u0_m0_wo0_cm79_ab;
    wire [15:0] u0_m0_wo0_cm79_iq;
    wire [15:0] u0_m0_wo0_cm79_q;
    reg [0:0] u0_m0_wo0_dec80_q;
    reg [0:0] u0_m0_wo0_dec80_e;
    wire [0:0] u0_m0_wo0_dec80_c;
    wire u0_m0_wo0_cm80_reset0;
    wire u0_m0_wo0_cm80_ena_NotRstA;
    wire u0_m0_wo0_cm80_reset1;
    wire [15:0] u0_m0_wo0_cm80_ia;
    wire [0:0] u0_m0_wo0_cm80_aa;
    wire [0:0] u0_m0_wo0_cm80_ab;
    wire [15:0] u0_m0_wo0_cm80_iq;
    wire [15:0] u0_m0_wo0_cm80_q;
    reg [0:0] u0_m0_wo0_dec81_q;
    reg [0:0] u0_m0_wo0_dec81_e;
    wire [0:0] u0_m0_wo0_dec81_c;
    wire u0_m0_wo0_cm81_reset0;
    wire u0_m0_wo0_cm81_ena_NotRstA;
    wire u0_m0_wo0_cm81_reset1;
    wire [15:0] u0_m0_wo0_cm81_ia;
    wire [0:0] u0_m0_wo0_cm81_aa;
    wire [0:0] u0_m0_wo0_cm81_ab;
    wire [15:0] u0_m0_wo0_cm81_iq;
    wire [15:0] u0_m0_wo0_cm81_q;
    reg [0:0] u0_m0_wo0_dec82_q;
    reg [0:0] u0_m0_wo0_dec82_e;
    wire [0:0] u0_m0_wo0_dec82_c;
    wire u0_m0_wo0_cm82_reset0;
    wire u0_m0_wo0_cm82_ena_NotRstA;
    wire u0_m0_wo0_cm82_reset1;
    wire [15:0] u0_m0_wo0_cm82_ia;
    wire [0:0] u0_m0_wo0_cm82_aa;
    wire [0:0] u0_m0_wo0_cm82_ab;
    wire [15:0] u0_m0_wo0_cm82_iq;
    wire [15:0] u0_m0_wo0_cm82_q;
    reg [0:0] u0_m0_wo0_dec83_q;
    reg [0:0] u0_m0_wo0_dec83_e;
    wire [0:0] u0_m0_wo0_dec83_c;
    wire u0_m0_wo0_cm83_reset0;
    wire u0_m0_wo0_cm83_ena_NotRstA;
    wire u0_m0_wo0_cm83_reset1;
    wire [15:0] u0_m0_wo0_cm83_ia;
    wire [0:0] u0_m0_wo0_cm83_aa;
    wire [0:0] u0_m0_wo0_cm83_ab;
    wire [15:0] u0_m0_wo0_cm83_iq;
    wire [15:0] u0_m0_wo0_cm83_q;
    reg [0:0] u0_m0_wo0_dec84_q;
    reg [0:0] u0_m0_wo0_dec84_e;
    wire [0:0] u0_m0_wo0_dec84_c;
    wire u0_m0_wo0_cm84_reset0;
    wire u0_m0_wo0_cm84_ena_NotRstA;
    wire u0_m0_wo0_cm84_reset1;
    wire [15:0] u0_m0_wo0_cm84_ia;
    wire [0:0] u0_m0_wo0_cm84_aa;
    wire [0:0] u0_m0_wo0_cm84_ab;
    wire [15:0] u0_m0_wo0_cm84_iq;
    wire [15:0] u0_m0_wo0_cm84_q;
    reg [0:0] u0_m0_wo0_dec85_q;
    reg [0:0] u0_m0_wo0_dec85_e;
    wire [0:0] u0_m0_wo0_dec85_c;
    wire u0_m0_wo0_cm85_reset0;
    wire u0_m0_wo0_cm85_ena_NotRstA;
    wire u0_m0_wo0_cm85_reset1;
    wire [15:0] u0_m0_wo0_cm85_ia;
    wire [0:0] u0_m0_wo0_cm85_aa;
    wire [0:0] u0_m0_wo0_cm85_ab;
    wire [15:0] u0_m0_wo0_cm85_iq;
    wire [15:0] u0_m0_wo0_cm85_q;
    reg [0:0] u0_m0_wo0_dec86_q;
    reg [0:0] u0_m0_wo0_dec86_e;
    wire [0:0] u0_m0_wo0_dec86_c;
    wire u0_m0_wo0_cm86_reset0;
    wire u0_m0_wo0_cm86_ena_NotRstA;
    wire u0_m0_wo0_cm86_reset1;
    wire [15:0] u0_m0_wo0_cm86_ia;
    wire [0:0] u0_m0_wo0_cm86_aa;
    wire [0:0] u0_m0_wo0_cm86_ab;
    wire [15:0] u0_m0_wo0_cm86_iq;
    wire [15:0] u0_m0_wo0_cm86_q;
    reg [0:0] u0_m0_wo0_dec87_q;
    reg [0:0] u0_m0_wo0_dec87_e;
    wire [0:0] u0_m0_wo0_dec87_c;
    wire u0_m0_wo0_cm87_reset0;
    wire u0_m0_wo0_cm87_ena_NotRstA;
    wire u0_m0_wo0_cm87_reset1;
    wire [15:0] u0_m0_wo0_cm87_ia;
    wire [0:0] u0_m0_wo0_cm87_aa;
    wire [0:0] u0_m0_wo0_cm87_ab;
    wire [15:0] u0_m0_wo0_cm87_iq;
    wire [15:0] u0_m0_wo0_cm87_q;
    reg [0:0] u0_m0_wo0_dec88_q;
    reg [0:0] u0_m0_wo0_dec88_e;
    wire [0:0] u0_m0_wo0_dec88_c;
    wire u0_m0_wo0_cm88_reset0;
    wire u0_m0_wo0_cm88_ena_NotRstA;
    wire u0_m0_wo0_cm88_reset1;
    wire [15:0] u0_m0_wo0_cm88_ia;
    wire [0:0] u0_m0_wo0_cm88_aa;
    wire [0:0] u0_m0_wo0_cm88_ab;
    wire [15:0] u0_m0_wo0_cm88_iq;
    wire [15:0] u0_m0_wo0_cm88_q;
    reg [0:0] u0_m0_wo0_dec89_q;
    reg [0:0] u0_m0_wo0_dec89_e;
    wire [0:0] u0_m0_wo0_dec89_c;
    wire u0_m0_wo0_cm89_reset0;
    wire u0_m0_wo0_cm89_ena_NotRstA;
    wire u0_m0_wo0_cm89_reset1;
    wire [15:0] u0_m0_wo0_cm89_ia;
    wire [0:0] u0_m0_wo0_cm89_aa;
    wire [0:0] u0_m0_wo0_cm89_ab;
    wire [15:0] u0_m0_wo0_cm89_iq;
    wire [15:0] u0_m0_wo0_cm89_q;
    reg [0:0] u0_m0_wo0_dec90_q;
    reg [0:0] u0_m0_wo0_dec90_e;
    wire [0:0] u0_m0_wo0_dec90_c;
    wire u0_m0_wo0_cm90_reset0;
    wire u0_m0_wo0_cm90_ena_NotRstA;
    wire u0_m0_wo0_cm90_reset1;
    wire [15:0] u0_m0_wo0_cm90_ia;
    wire [0:0] u0_m0_wo0_cm90_aa;
    wire [0:0] u0_m0_wo0_cm90_ab;
    wire [15:0] u0_m0_wo0_cm90_iq;
    wire [15:0] u0_m0_wo0_cm90_q;
    reg [0:0] u0_m0_wo0_dec91_q;
    reg [0:0] u0_m0_wo0_dec91_e;
    wire [0:0] u0_m0_wo0_dec91_c;
    wire u0_m0_wo0_cm91_reset0;
    wire u0_m0_wo0_cm91_ena_NotRstA;
    wire u0_m0_wo0_cm91_reset1;
    wire [15:0] u0_m0_wo0_cm91_ia;
    wire [0:0] u0_m0_wo0_cm91_aa;
    wire [0:0] u0_m0_wo0_cm91_ab;
    wire [15:0] u0_m0_wo0_cm91_iq;
    wire [15:0] u0_m0_wo0_cm91_q;
    reg [0:0] u0_m0_wo0_dec92_q;
    reg [0:0] u0_m0_wo0_dec92_e;
    wire [0:0] u0_m0_wo0_dec92_c;
    wire u0_m0_wo0_cm92_reset0;
    wire u0_m0_wo0_cm92_ena_NotRstA;
    wire u0_m0_wo0_cm92_reset1;
    wire [15:0] u0_m0_wo0_cm92_ia;
    wire [0:0] u0_m0_wo0_cm92_aa;
    wire [0:0] u0_m0_wo0_cm92_ab;
    wire [15:0] u0_m0_wo0_cm92_iq;
    wire [15:0] u0_m0_wo0_cm92_q;
    reg [0:0] u0_m0_wo0_dec93_q;
    reg [0:0] u0_m0_wo0_dec93_e;
    wire [0:0] u0_m0_wo0_dec93_c;
    wire u0_m0_wo0_cm93_reset0;
    wire u0_m0_wo0_cm93_ena_NotRstA;
    wire u0_m0_wo0_cm93_reset1;
    wire [15:0] u0_m0_wo0_cm93_ia;
    wire [0:0] u0_m0_wo0_cm93_aa;
    wire [0:0] u0_m0_wo0_cm93_ab;
    wire [15:0] u0_m0_wo0_cm93_iq;
    wire [15:0] u0_m0_wo0_cm93_q;
    reg [0:0] u0_m0_wo0_dec94_q;
    reg [0:0] u0_m0_wo0_dec94_e;
    wire [0:0] u0_m0_wo0_dec94_c;
    wire u0_m0_wo0_cm94_reset0;
    wire u0_m0_wo0_cm94_ena_NotRstA;
    wire u0_m0_wo0_cm94_reset1;
    wire [15:0] u0_m0_wo0_cm94_ia;
    wire [0:0] u0_m0_wo0_cm94_aa;
    wire [0:0] u0_m0_wo0_cm94_ab;
    wire [15:0] u0_m0_wo0_cm94_iq;
    wire [15:0] u0_m0_wo0_cm94_q;
    reg [0:0] u0_m0_wo0_dec95_q;
    reg [0:0] u0_m0_wo0_dec95_e;
    wire [0:0] u0_m0_wo0_dec95_c;
    wire u0_m0_wo0_cm95_reset0;
    wire u0_m0_wo0_cm95_ena_NotRstA;
    wire u0_m0_wo0_cm95_reset1;
    wire [15:0] u0_m0_wo0_cm95_ia;
    wire [0:0] u0_m0_wo0_cm95_aa;
    wire [0:0] u0_m0_wo0_cm95_ab;
    wire [15:0] u0_m0_wo0_cm95_iq;
    wire [15:0] u0_m0_wo0_cm95_q;
    reg [0:0] u0_m0_wo0_dec96_q;
    reg [0:0] u0_m0_wo0_dec96_e;
    wire [0:0] u0_m0_wo0_dec96_c;
    wire u0_m0_wo0_cm96_reset0;
    wire u0_m0_wo0_cm96_ena_NotRstA;
    wire u0_m0_wo0_cm96_reset1;
    wire [15:0] u0_m0_wo0_cm96_ia;
    wire [0:0] u0_m0_wo0_cm96_aa;
    wire [0:0] u0_m0_wo0_cm96_ab;
    wire [15:0] u0_m0_wo0_cm96_iq;
    wire [15:0] u0_m0_wo0_cm96_q;
    reg [0:0] u0_m0_wo0_dec97_q;
    reg [0:0] u0_m0_wo0_dec97_e;
    wire [0:0] u0_m0_wo0_dec97_c;
    wire u0_m0_wo0_cm97_reset0;
    wire u0_m0_wo0_cm97_ena_NotRstA;
    wire u0_m0_wo0_cm97_reset1;
    wire [15:0] u0_m0_wo0_cm97_ia;
    wire [0:0] u0_m0_wo0_cm97_aa;
    wire [0:0] u0_m0_wo0_cm97_ab;
    wire [15:0] u0_m0_wo0_cm97_iq;
    wire [15:0] u0_m0_wo0_cm97_q;
    reg [0:0] u0_m0_wo0_dec98_q;
    reg [0:0] u0_m0_wo0_dec98_e;
    wire [0:0] u0_m0_wo0_dec98_c;
    wire u0_m0_wo0_cm98_reset0;
    wire u0_m0_wo0_cm98_ena_NotRstA;
    wire u0_m0_wo0_cm98_reset1;
    wire [15:0] u0_m0_wo0_cm98_ia;
    wire [0:0] u0_m0_wo0_cm98_aa;
    wire [0:0] u0_m0_wo0_cm98_ab;
    wire [15:0] u0_m0_wo0_cm98_iq;
    wire [15:0] u0_m0_wo0_cm98_q;
    reg [0:0] u0_m0_wo0_dec99_q;
    reg [0:0] u0_m0_wo0_dec99_e;
    wire [0:0] u0_m0_wo0_dec99_c;
    wire u0_m0_wo0_cm99_reset0;
    wire u0_m0_wo0_cm99_ena_NotRstA;
    wire u0_m0_wo0_cm99_reset1;
    wire [15:0] u0_m0_wo0_cm99_ia;
    wire [0:0] u0_m0_wo0_cm99_aa;
    wire [0:0] u0_m0_wo0_cm99_ab;
    wire [15:0] u0_m0_wo0_cm99_iq;
    wire [15:0] u0_m0_wo0_cm99_q;
    reg [0:0] u0_m0_wo0_dec100_q;
    reg [0:0] u0_m0_wo0_dec100_e;
    wire [0:0] u0_m0_wo0_dec100_c;
    wire u0_m0_wo0_cm100_reset0;
    wire u0_m0_wo0_cm100_ena_NotRstA;
    wire u0_m0_wo0_cm100_reset1;
    wire [15:0] u0_m0_wo0_cm100_ia;
    wire [0:0] u0_m0_wo0_cm100_aa;
    wire [0:0] u0_m0_wo0_cm100_ab;
    wire [15:0] u0_m0_wo0_cm100_iq;
    wire [15:0] u0_m0_wo0_cm100_q;
    reg [0:0] u0_m0_wo0_dec101_q;
    reg [0:0] u0_m0_wo0_dec101_e;
    wire [0:0] u0_m0_wo0_dec101_c;
    wire u0_m0_wo0_cm101_reset0;
    wire u0_m0_wo0_cm101_ena_NotRstA;
    wire u0_m0_wo0_cm101_reset1;
    wire [15:0] u0_m0_wo0_cm101_ia;
    wire [0:0] u0_m0_wo0_cm101_aa;
    wire [0:0] u0_m0_wo0_cm101_ab;
    wire [15:0] u0_m0_wo0_cm101_iq;
    wire [15:0] u0_m0_wo0_cm101_q;
    reg [0:0] u0_m0_wo0_dec102_q;
    reg [0:0] u0_m0_wo0_dec102_e;
    wire [0:0] u0_m0_wo0_dec102_c;
    wire u0_m0_wo0_cm102_reset0;
    wire u0_m0_wo0_cm102_ena_NotRstA;
    wire u0_m0_wo0_cm102_reset1;
    wire [15:0] u0_m0_wo0_cm102_ia;
    wire [0:0] u0_m0_wo0_cm102_aa;
    wire [0:0] u0_m0_wo0_cm102_ab;
    wire [15:0] u0_m0_wo0_cm102_iq;
    wire [15:0] u0_m0_wo0_cm102_q;
    reg [0:0] u0_m0_wo0_dec103_q;
    reg [0:0] u0_m0_wo0_dec103_e;
    wire [0:0] u0_m0_wo0_dec103_c;
    wire u0_m0_wo0_cm103_reset0;
    wire u0_m0_wo0_cm103_ena_NotRstA;
    wire u0_m0_wo0_cm103_reset1;
    wire [15:0] u0_m0_wo0_cm103_ia;
    wire [0:0] u0_m0_wo0_cm103_aa;
    wire [0:0] u0_m0_wo0_cm103_ab;
    wire [15:0] u0_m0_wo0_cm103_iq;
    wire [15:0] u0_m0_wo0_cm103_q;
    reg [0:0] u0_m0_wo0_dec104_q;
    reg [0:0] u0_m0_wo0_dec104_e;
    wire [0:0] u0_m0_wo0_dec104_c;
    wire u0_m0_wo0_cm104_reset0;
    wire u0_m0_wo0_cm104_ena_NotRstA;
    wire u0_m0_wo0_cm104_reset1;
    wire [15:0] u0_m0_wo0_cm104_ia;
    wire [0:0] u0_m0_wo0_cm104_aa;
    wire [0:0] u0_m0_wo0_cm104_ab;
    wire [15:0] u0_m0_wo0_cm104_iq;
    wire [15:0] u0_m0_wo0_cm104_q;
    reg [0:0] u0_m0_wo0_dec105_q;
    reg [0:0] u0_m0_wo0_dec105_e;
    wire [0:0] u0_m0_wo0_dec105_c;
    wire u0_m0_wo0_cm105_reset0;
    wire u0_m0_wo0_cm105_ena_NotRstA;
    wire u0_m0_wo0_cm105_reset1;
    wire [15:0] u0_m0_wo0_cm105_ia;
    wire [0:0] u0_m0_wo0_cm105_aa;
    wire [0:0] u0_m0_wo0_cm105_ab;
    wire [15:0] u0_m0_wo0_cm105_iq;
    wire [15:0] u0_m0_wo0_cm105_q;
    reg [0:0] u0_m0_wo0_dec106_q;
    reg [0:0] u0_m0_wo0_dec106_e;
    wire [0:0] u0_m0_wo0_dec106_c;
    wire u0_m0_wo0_cm106_reset0;
    wire u0_m0_wo0_cm106_ena_NotRstA;
    wire u0_m0_wo0_cm106_reset1;
    wire [15:0] u0_m0_wo0_cm106_ia;
    wire [0:0] u0_m0_wo0_cm106_aa;
    wire [0:0] u0_m0_wo0_cm106_ab;
    wire [15:0] u0_m0_wo0_cm106_iq;
    wire [15:0] u0_m0_wo0_cm106_q;
    reg [0:0] u0_m0_wo0_dec107_q;
    reg [0:0] u0_m0_wo0_dec107_e;
    wire [0:0] u0_m0_wo0_dec107_c;
    wire u0_m0_wo0_cm107_reset0;
    wire u0_m0_wo0_cm107_ena_NotRstA;
    wire u0_m0_wo0_cm107_reset1;
    wire [15:0] u0_m0_wo0_cm107_ia;
    wire [0:0] u0_m0_wo0_cm107_aa;
    wire [0:0] u0_m0_wo0_cm107_ab;
    wire [15:0] u0_m0_wo0_cm107_iq;
    wire [15:0] u0_m0_wo0_cm107_q;
    reg [0:0] u0_m0_wo0_dec108_q;
    reg [0:0] u0_m0_wo0_dec108_e;
    wire [0:0] u0_m0_wo0_dec108_c;
    wire u0_m0_wo0_cm108_reset0;
    wire u0_m0_wo0_cm108_ena_NotRstA;
    wire u0_m0_wo0_cm108_reset1;
    wire [15:0] u0_m0_wo0_cm108_ia;
    wire [0:0] u0_m0_wo0_cm108_aa;
    wire [0:0] u0_m0_wo0_cm108_ab;
    wire [15:0] u0_m0_wo0_cm108_iq;
    wire [15:0] u0_m0_wo0_cm108_q;
    reg [0:0] u0_m0_wo0_dec109_q;
    reg [0:0] u0_m0_wo0_dec109_e;
    wire [0:0] u0_m0_wo0_dec109_c;
    wire u0_m0_wo0_cm109_reset0;
    wire u0_m0_wo0_cm109_ena_NotRstA;
    wire u0_m0_wo0_cm109_reset1;
    wire [15:0] u0_m0_wo0_cm109_ia;
    wire [0:0] u0_m0_wo0_cm109_aa;
    wire [0:0] u0_m0_wo0_cm109_ab;
    wire [15:0] u0_m0_wo0_cm109_iq;
    wire [15:0] u0_m0_wo0_cm109_q;
    reg [0:0] u0_m0_wo0_dec110_q;
    reg [0:0] u0_m0_wo0_dec110_e;
    wire [0:0] u0_m0_wo0_dec110_c;
    wire u0_m0_wo0_cm110_reset0;
    wire u0_m0_wo0_cm110_ena_NotRstA;
    wire u0_m0_wo0_cm110_reset1;
    wire [15:0] u0_m0_wo0_cm110_ia;
    wire [0:0] u0_m0_wo0_cm110_aa;
    wire [0:0] u0_m0_wo0_cm110_ab;
    wire [15:0] u0_m0_wo0_cm110_iq;
    wire [15:0] u0_m0_wo0_cm110_q;
    reg [0:0] u0_m0_wo0_dec111_q;
    reg [0:0] u0_m0_wo0_dec111_e;
    wire [0:0] u0_m0_wo0_dec111_c;
    wire u0_m0_wo0_cm111_reset0;
    wire u0_m0_wo0_cm111_ena_NotRstA;
    wire u0_m0_wo0_cm111_reset1;
    wire [15:0] u0_m0_wo0_cm111_ia;
    wire [0:0] u0_m0_wo0_cm111_aa;
    wire [0:0] u0_m0_wo0_cm111_ab;
    wire [15:0] u0_m0_wo0_cm111_iq;
    wire [15:0] u0_m0_wo0_cm111_q;
    reg [0:0] u0_m0_wo0_dec112_q;
    reg [0:0] u0_m0_wo0_dec112_e;
    wire [0:0] u0_m0_wo0_dec112_c;
    wire u0_m0_wo0_cm112_reset0;
    wire u0_m0_wo0_cm112_ena_NotRstA;
    wire u0_m0_wo0_cm112_reset1;
    wire [15:0] u0_m0_wo0_cm112_ia;
    wire [0:0] u0_m0_wo0_cm112_aa;
    wire [0:0] u0_m0_wo0_cm112_ab;
    wire [15:0] u0_m0_wo0_cm112_iq;
    wire [15:0] u0_m0_wo0_cm112_q;
    reg [0:0] u0_m0_wo0_dec113_q;
    reg [0:0] u0_m0_wo0_dec113_e;
    wire [0:0] u0_m0_wo0_dec113_c;
    wire u0_m0_wo0_cm113_reset0;
    wire u0_m0_wo0_cm113_ena_NotRstA;
    wire u0_m0_wo0_cm113_reset1;
    wire [15:0] u0_m0_wo0_cm113_ia;
    wire [0:0] u0_m0_wo0_cm113_aa;
    wire [0:0] u0_m0_wo0_cm113_ab;
    wire [15:0] u0_m0_wo0_cm113_iq;
    wire [15:0] u0_m0_wo0_cm113_q;
    reg [0:0] u0_m0_wo0_dec114_q;
    reg [0:0] u0_m0_wo0_dec114_e;
    wire [0:0] u0_m0_wo0_dec114_c;
    wire u0_m0_wo0_cm114_reset0;
    wire u0_m0_wo0_cm114_ena_NotRstA;
    wire u0_m0_wo0_cm114_reset1;
    wire [15:0] u0_m0_wo0_cm114_ia;
    wire [0:0] u0_m0_wo0_cm114_aa;
    wire [0:0] u0_m0_wo0_cm114_ab;
    wire [15:0] u0_m0_wo0_cm114_iq;
    wire [15:0] u0_m0_wo0_cm114_q;
    reg [0:0] u0_m0_wo0_dec115_q;
    reg [0:0] u0_m0_wo0_dec115_e;
    wire [0:0] u0_m0_wo0_dec115_c;
    wire u0_m0_wo0_cm115_reset0;
    wire u0_m0_wo0_cm115_ena_NotRstA;
    wire u0_m0_wo0_cm115_reset1;
    wire [15:0] u0_m0_wo0_cm115_ia;
    wire [0:0] u0_m0_wo0_cm115_aa;
    wire [0:0] u0_m0_wo0_cm115_ab;
    wire [15:0] u0_m0_wo0_cm115_iq;
    wire [15:0] u0_m0_wo0_cm115_q;
    reg [0:0] u0_m0_wo0_dec116_q;
    reg [0:0] u0_m0_wo0_dec116_e;
    wire [0:0] u0_m0_wo0_dec116_c;
    wire u0_m0_wo0_cm116_reset0;
    wire u0_m0_wo0_cm116_ena_NotRstA;
    wire u0_m0_wo0_cm116_reset1;
    wire [15:0] u0_m0_wo0_cm116_ia;
    wire [0:0] u0_m0_wo0_cm116_aa;
    wire [0:0] u0_m0_wo0_cm116_ab;
    wire [15:0] u0_m0_wo0_cm116_iq;
    wire [15:0] u0_m0_wo0_cm116_q;
    reg [0:0] u0_m0_wo0_dec117_q;
    reg [0:0] u0_m0_wo0_dec117_e;
    wire [0:0] u0_m0_wo0_dec117_c;
    wire u0_m0_wo0_cm117_reset0;
    wire u0_m0_wo0_cm117_ena_NotRstA;
    wire u0_m0_wo0_cm117_reset1;
    wire [15:0] u0_m0_wo0_cm117_ia;
    wire [0:0] u0_m0_wo0_cm117_aa;
    wire [0:0] u0_m0_wo0_cm117_ab;
    wire [15:0] u0_m0_wo0_cm117_iq;
    wire [15:0] u0_m0_wo0_cm117_q;
    reg [0:0] u0_m0_wo0_dec118_q;
    reg [0:0] u0_m0_wo0_dec118_e;
    wire [0:0] u0_m0_wo0_dec118_c;
    wire u0_m0_wo0_cm118_reset0;
    wire u0_m0_wo0_cm118_ena_NotRstA;
    wire u0_m0_wo0_cm118_reset1;
    wire [15:0] u0_m0_wo0_cm118_ia;
    wire [0:0] u0_m0_wo0_cm118_aa;
    wire [0:0] u0_m0_wo0_cm118_ab;
    wire [15:0] u0_m0_wo0_cm118_iq;
    wire [15:0] u0_m0_wo0_cm118_q;
    reg [0:0] u0_m0_wo0_dec119_q;
    reg [0:0] u0_m0_wo0_dec119_e;
    wire [0:0] u0_m0_wo0_dec119_c;
    wire u0_m0_wo0_cm119_reset0;
    wire u0_m0_wo0_cm119_ena_NotRstA;
    wire u0_m0_wo0_cm119_reset1;
    wire [15:0] u0_m0_wo0_cm119_ia;
    wire [0:0] u0_m0_wo0_cm119_aa;
    wire [0:0] u0_m0_wo0_cm119_ab;
    wire [15:0] u0_m0_wo0_cm119_iq;
    wire [15:0] u0_m0_wo0_cm119_q;
    reg [0:0] u0_m0_wo0_dec120_q;
    reg [0:0] u0_m0_wo0_dec120_e;
    wire [0:0] u0_m0_wo0_dec120_c;
    wire u0_m0_wo0_cm120_reset0;
    wire u0_m0_wo0_cm120_ena_NotRstA;
    wire u0_m0_wo0_cm120_reset1;
    wire [15:0] u0_m0_wo0_cm120_ia;
    wire [0:0] u0_m0_wo0_cm120_aa;
    wire [0:0] u0_m0_wo0_cm120_ab;
    wire [15:0] u0_m0_wo0_cm120_iq;
    wire [15:0] u0_m0_wo0_cm120_q;
    reg [0:0] u0_m0_wo0_dec121_q;
    reg [0:0] u0_m0_wo0_dec121_e;
    wire [0:0] u0_m0_wo0_dec121_c;
    wire u0_m0_wo0_cm121_reset0;
    wire u0_m0_wo0_cm121_ena_NotRstA;
    wire u0_m0_wo0_cm121_reset1;
    wire [15:0] u0_m0_wo0_cm121_ia;
    wire [0:0] u0_m0_wo0_cm121_aa;
    wire [0:0] u0_m0_wo0_cm121_ab;
    wire [15:0] u0_m0_wo0_cm121_iq;
    wire [15:0] u0_m0_wo0_cm121_q;
    reg [0:0] u0_m0_wo0_dec122_q;
    reg [0:0] u0_m0_wo0_dec122_e;
    wire [0:0] u0_m0_wo0_dec122_c;
    wire u0_m0_wo0_cm122_reset0;
    wire u0_m0_wo0_cm122_ena_NotRstA;
    wire u0_m0_wo0_cm122_reset1;
    wire [15:0] u0_m0_wo0_cm122_ia;
    wire [0:0] u0_m0_wo0_cm122_aa;
    wire [0:0] u0_m0_wo0_cm122_ab;
    wire [15:0] u0_m0_wo0_cm122_iq;
    wire [15:0] u0_m0_wo0_cm122_q;
    reg [0:0] u0_m0_wo0_dec123_q;
    reg [0:0] u0_m0_wo0_dec123_e;
    wire [0:0] u0_m0_wo0_dec123_c;
    wire u0_m0_wo0_cm123_reset0;
    wire u0_m0_wo0_cm123_ena_NotRstA;
    wire u0_m0_wo0_cm123_reset1;
    wire [15:0] u0_m0_wo0_cm123_ia;
    wire [0:0] u0_m0_wo0_cm123_aa;
    wire [0:0] u0_m0_wo0_cm123_ab;
    wire [15:0] u0_m0_wo0_cm123_iq;
    wire [15:0] u0_m0_wo0_cm123_q;
    reg [0:0] u0_m0_wo0_dec124_q;
    reg [0:0] u0_m0_wo0_dec124_e;
    wire [0:0] u0_m0_wo0_dec124_c;
    wire u0_m0_wo0_cm124_reset0;
    wire u0_m0_wo0_cm124_ena_NotRstA;
    wire u0_m0_wo0_cm124_reset1;
    wire [15:0] u0_m0_wo0_cm124_ia;
    wire [0:0] u0_m0_wo0_cm124_aa;
    wire [0:0] u0_m0_wo0_cm124_ab;
    wire [15:0] u0_m0_wo0_cm124_iq;
    wire [15:0] u0_m0_wo0_cm124_q;
    reg [0:0] u0_m0_wo0_dec125_q;
    reg [0:0] u0_m0_wo0_dec125_e;
    wire [0:0] u0_m0_wo0_dec125_c;
    wire u0_m0_wo0_cm125_reset0;
    wire u0_m0_wo0_cm125_ena_NotRstA;
    wire u0_m0_wo0_cm125_reset1;
    wire [15:0] u0_m0_wo0_cm125_ia;
    wire [0:0] u0_m0_wo0_cm125_aa;
    wire [0:0] u0_m0_wo0_cm125_ab;
    wire [15:0] u0_m0_wo0_cm125_iq;
    wire [15:0] u0_m0_wo0_cm125_q;
    reg [0:0] u0_m0_wo0_dec126_q;
    reg [0:0] u0_m0_wo0_dec126_e;
    wire [0:0] u0_m0_wo0_dec126_c;
    wire u0_m0_wo0_cm126_reset0;
    wire u0_m0_wo0_cm126_ena_NotRstA;
    wire u0_m0_wo0_cm126_reset1;
    wire [15:0] u0_m0_wo0_cm126_ia;
    wire [0:0] u0_m0_wo0_cm126_aa;
    wire [0:0] u0_m0_wo0_cm126_ab;
    wire [15:0] u0_m0_wo0_cm126_iq;
    wire [15:0] u0_m0_wo0_cm126_q;
    reg [0:0] u0_m0_wo0_dec127_q;
    reg [0:0] u0_m0_wo0_dec127_e;
    wire [0:0] u0_m0_wo0_dec127_c;
    wire u0_m0_wo0_cm127_reset0;
    wire u0_m0_wo0_cm127_ena_NotRstA;
    wire u0_m0_wo0_cm127_reset1;
    wire [15:0] u0_m0_wo0_cm127_ia;
    wire [0:0] u0_m0_wo0_cm127_aa;
    wire [0:0] u0_m0_wo0_cm127_ab;
    wire [15:0] u0_m0_wo0_cm127_iq;
    wire [15:0] u0_m0_wo0_cm127_q;
    reg [0:0] u0_m0_wo0_dec128_q;
    reg [0:0] u0_m0_wo0_dec128_e;
    wire [0:0] u0_m0_wo0_dec128_c;
    wire u0_m0_wo0_cm128_reset0;
    wire u0_m0_wo0_cm128_ena_NotRstA;
    wire u0_m0_wo0_cm128_reset1;
    wire [15:0] u0_m0_wo0_cm128_ia;
    wire [0:0] u0_m0_wo0_cm128_aa;
    wire [0:0] u0_m0_wo0_cm128_ab;
    wire [15:0] u0_m0_wo0_cm128_iq;
    wire [15:0] u0_m0_wo0_cm128_q;
    reg [0:0] u0_m0_wo0_dec129_q;
    reg [0:0] u0_m0_wo0_dec129_e;
    wire [0:0] u0_m0_wo0_dec129_c;
    wire u0_m0_wo0_cm129_reset0;
    wire u0_m0_wo0_cm129_ena_NotRstA;
    wire u0_m0_wo0_cm129_reset1;
    wire [15:0] u0_m0_wo0_cm129_ia;
    wire [0:0] u0_m0_wo0_cm129_aa;
    wire [0:0] u0_m0_wo0_cm129_ab;
    wire [15:0] u0_m0_wo0_cm129_iq;
    wire [15:0] u0_m0_wo0_cm129_q;
    reg [0:0] u0_m0_wo0_dec130_q;
    reg [0:0] u0_m0_wo0_dec130_e;
    wire [0:0] u0_m0_wo0_dec130_c;
    wire u0_m0_wo0_cm130_reset0;
    wire u0_m0_wo0_cm130_ena_NotRstA;
    wire u0_m0_wo0_cm130_reset1;
    wire [15:0] u0_m0_wo0_cm130_ia;
    wire [0:0] u0_m0_wo0_cm130_aa;
    wire [0:0] u0_m0_wo0_cm130_ab;
    wire [15:0] u0_m0_wo0_cm130_iq;
    wire [15:0] u0_m0_wo0_cm130_q;
    reg [0:0] u0_m0_wo0_dec131_q;
    reg [0:0] u0_m0_wo0_dec131_e;
    wire [0:0] u0_m0_wo0_dec131_c;
    wire u0_m0_wo0_cm131_reset0;
    wire u0_m0_wo0_cm131_ena_NotRstA;
    wire u0_m0_wo0_cm131_reset1;
    wire [15:0] u0_m0_wo0_cm131_ia;
    wire [0:0] u0_m0_wo0_cm131_aa;
    wire [0:0] u0_m0_wo0_cm131_ab;
    wire [15:0] u0_m0_wo0_cm131_iq;
    wire [15:0] u0_m0_wo0_cm131_q;
    reg [0:0] u0_m0_wo0_dec132_q;
    reg [0:0] u0_m0_wo0_dec132_e;
    wire [0:0] u0_m0_wo0_dec132_c;
    wire u0_m0_wo0_cm132_reset0;
    wire u0_m0_wo0_cm132_ena_NotRstA;
    wire u0_m0_wo0_cm132_reset1;
    wire [15:0] u0_m0_wo0_cm132_ia;
    wire [0:0] u0_m0_wo0_cm132_aa;
    wire [0:0] u0_m0_wo0_cm132_ab;
    wire [15:0] u0_m0_wo0_cm132_iq;
    wire [15:0] u0_m0_wo0_cm132_q;
    reg [0:0] u0_m0_wo0_dec133_q;
    reg [0:0] u0_m0_wo0_dec133_e;
    wire [0:0] u0_m0_wo0_dec133_c;
    wire u0_m0_wo0_cm133_reset0;
    wire u0_m0_wo0_cm133_ena_NotRstA;
    wire u0_m0_wo0_cm133_reset1;
    wire [15:0] u0_m0_wo0_cm133_ia;
    wire [0:0] u0_m0_wo0_cm133_aa;
    wire [0:0] u0_m0_wo0_cm133_ab;
    wire [15:0] u0_m0_wo0_cm133_iq;
    wire [15:0] u0_m0_wo0_cm133_q;
    reg [0:0] u0_m0_wo0_dec134_q;
    reg [0:0] u0_m0_wo0_dec134_e;
    wire [0:0] u0_m0_wo0_dec134_c;
    wire u0_m0_wo0_cm134_reset0;
    wire u0_m0_wo0_cm134_ena_NotRstA;
    wire u0_m0_wo0_cm134_reset1;
    wire [15:0] u0_m0_wo0_cm134_ia;
    wire [0:0] u0_m0_wo0_cm134_aa;
    wire [0:0] u0_m0_wo0_cm134_ab;
    wire [15:0] u0_m0_wo0_cm134_iq;
    wire [15:0] u0_m0_wo0_cm134_q;
    reg [0:0] u0_m0_wo0_dec135_q;
    reg [0:0] u0_m0_wo0_dec135_e;
    wire [0:0] u0_m0_wo0_dec135_c;
    wire u0_m0_wo0_cm135_reset0;
    wire u0_m0_wo0_cm135_ena_NotRstA;
    wire u0_m0_wo0_cm135_reset1;
    wire [15:0] u0_m0_wo0_cm135_ia;
    wire [0:0] u0_m0_wo0_cm135_aa;
    wire [0:0] u0_m0_wo0_cm135_ab;
    wire [15:0] u0_m0_wo0_cm135_iq;
    wire [15:0] u0_m0_wo0_cm135_q;
    reg [0:0] u0_m0_wo0_dec136_q;
    reg [0:0] u0_m0_wo0_dec136_e;
    wire [0:0] u0_m0_wo0_dec136_c;
    wire u0_m0_wo0_cm136_reset0;
    wire u0_m0_wo0_cm136_ena_NotRstA;
    wire u0_m0_wo0_cm136_reset1;
    wire [15:0] u0_m0_wo0_cm136_ia;
    wire [0:0] u0_m0_wo0_cm136_aa;
    wire [0:0] u0_m0_wo0_cm136_ab;
    wire [15:0] u0_m0_wo0_cm136_iq;
    wire [15:0] u0_m0_wo0_cm136_q;
    reg [0:0] u0_m0_wo0_dec137_q;
    reg [0:0] u0_m0_wo0_dec137_e;
    wire [0:0] u0_m0_wo0_dec137_c;
    wire u0_m0_wo0_cm137_reset0;
    wire u0_m0_wo0_cm137_ena_NotRstA;
    wire u0_m0_wo0_cm137_reset1;
    wire [15:0] u0_m0_wo0_cm137_ia;
    wire [0:0] u0_m0_wo0_cm137_aa;
    wire [0:0] u0_m0_wo0_cm137_ab;
    wire [15:0] u0_m0_wo0_cm137_iq;
    wire [15:0] u0_m0_wo0_cm137_q;
    reg [0:0] u0_m0_wo0_dec138_q;
    reg [0:0] u0_m0_wo0_dec138_e;
    wire [0:0] u0_m0_wo0_dec138_c;
    wire u0_m0_wo0_cm138_reset0;
    wire u0_m0_wo0_cm138_ena_NotRstA;
    wire u0_m0_wo0_cm138_reset1;
    wire [15:0] u0_m0_wo0_cm138_ia;
    wire [0:0] u0_m0_wo0_cm138_aa;
    wire [0:0] u0_m0_wo0_cm138_ab;
    wire [15:0] u0_m0_wo0_cm138_iq;
    wire [15:0] u0_m0_wo0_cm138_q;
    reg [0:0] u0_m0_wo0_dec139_q;
    reg [0:0] u0_m0_wo0_dec139_e;
    wire [0:0] u0_m0_wo0_dec139_c;
    wire u0_m0_wo0_cm139_reset0;
    wire u0_m0_wo0_cm139_ena_NotRstA;
    wire u0_m0_wo0_cm139_reset1;
    wire [15:0] u0_m0_wo0_cm139_ia;
    wire [0:0] u0_m0_wo0_cm139_aa;
    wire [0:0] u0_m0_wo0_cm139_ab;
    wire [15:0] u0_m0_wo0_cm139_iq;
    wire [15:0] u0_m0_wo0_cm139_q;
    reg [0:0] u0_m0_wo0_dec140_q;
    reg [0:0] u0_m0_wo0_dec140_e;
    wire [0:0] u0_m0_wo0_dec140_c;
    wire u0_m0_wo0_cm140_reset0;
    wire u0_m0_wo0_cm140_ena_NotRstA;
    wire u0_m0_wo0_cm140_reset1;
    wire [15:0] u0_m0_wo0_cm140_ia;
    wire [0:0] u0_m0_wo0_cm140_aa;
    wire [0:0] u0_m0_wo0_cm140_ab;
    wire [15:0] u0_m0_wo0_cm140_iq;
    wire [15:0] u0_m0_wo0_cm140_q;
    reg [0:0] u0_m0_wo0_dec141_q;
    reg [0:0] u0_m0_wo0_dec141_e;
    wire [0:0] u0_m0_wo0_dec141_c;
    wire u0_m0_wo0_cm141_reset0;
    wire u0_m0_wo0_cm141_ena_NotRstA;
    wire u0_m0_wo0_cm141_reset1;
    wire [15:0] u0_m0_wo0_cm141_ia;
    wire [0:0] u0_m0_wo0_cm141_aa;
    wire [0:0] u0_m0_wo0_cm141_ab;
    wire [15:0] u0_m0_wo0_cm141_iq;
    wire [15:0] u0_m0_wo0_cm141_q;
    reg [0:0] u0_m0_wo0_dec142_q;
    reg [0:0] u0_m0_wo0_dec142_e;
    wire [0:0] u0_m0_wo0_dec142_c;
    wire u0_m0_wo0_cm142_reset0;
    wire u0_m0_wo0_cm142_ena_NotRstA;
    wire u0_m0_wo0_cm142_reset1;
    wire [15:0] u0_m0_wo0_cm142_ia;
    wire [0:0] u0_m0_wo0_cm142_aa;
    wire [0:0] u0_m0_wo0_cm142_ab;
    wire [15:0] u0_m0_wo0_cm142_iq;
    wire [15:0] u0_m0_wo0_cm142_q;
    reg [0:0] u0_m0_wo0_dec143_q;
    reg [0:0] u0_m0_wo0_dec143_e;
    wire [0:0] u0_m0_wo0_dec143_c;
    wire u0_m0_wo0_cm143_reset0;
    wire u0_m0_wo0_cm143_ena_NotRstA;
    wire u0_m0_wo0_cm143_reset1;
    wire [15:0] u0_m0_wo0_cm143_ia;
    wire [0:0] u0_m0_wo0_cm143_aa;
    wire [0:0] u0_m0_wo0_cm143_ab;
    wire [15:0] u0_m0_wo0_cm143_iq;
    wire [15:0] u0_m0_wo0_cm143_q;
    reg [0:0] u0_m0_wo0_dec144_q;
    reg [0:0] u0_m0_wo0_dec144_e;
    wire [0:0] u0_m0_wo0_dec144_c;
    wire u0_m0_wo0_cm144_reset0;
    wire u0_m0_wo0_cm144_ena_NotRstA;
    wire u0_m0_wo0_cm144_reset1;
    wire [15:0] u0_m0_wo0_cm144_ia;
    wire [0:0] u0_m0_wo0_cm144_aa;
    wire [0:0] u0_m0_wo0_cm144_ab;
    wire [15:0] u0_m0_wo0_cm144_iq;
    wire [15:0] u0_m0_wo0_cm144_q;
    reg [0:0] u0_m0_wo0_dec145_q;
    reg [0:0] u0_m0_wo0_dec145_e;
    wire [0:0] u0_m0_wo0_dec145_c;
    wire u0_m0_wo0_cm145_reset0;
    wire u0_m0_wo0_cm145_ena_NotRstA;
    wire u0_m0_wo0_cm145_reset1;
    wire [15:0] u0_m0_wo0_cm145_ia;
    wire [0:0] u0_m0_wo0_cm145_aa;
    wire [0:0] u0_m0_wo0_cm145_ab;
    wire [15:0] u0_m0_wo0_cm145_iq;
    wire [15:0] u0_m0_wo0_cm145_q;
    reg [0:0] u0_m0_wo0_dec146_q;
    reg [0:0] u0_m0_wo0_dec146_e;
    wire [0:0] u0_m0_wo0_dec146_c;
    wire u0_m0_wo0_cm146_reset0;
    wire u0_m0_wo0_cm146_ena_NotRstA;
    wire u0_m0_wo0_cm146_reset1;
    wire [15:0] u0_m0_wo0_cm146_ia;
    wire [0:0] u0_m0_wo0_cm146_aa;
    wire [0:0] u0_m0_wo0_cm146_ab;
    wire [15:0] u0_m0_wo0_cm146_iq;
    wire [15:0] u0_m0_wo0_cm146_q;
    reg [0:0] u0_m0_wo0_dec147_q;
    reg [0:0] u0_m0_wo0_dec147_e;
    wire [0:0] u0_m0_wo0_dec147_c;
    wire u0_m0_wo0_cm147_reset0;
    wire u0_m0_wo0_cm147_ena_NotRstA;
    wire u0_m0_wo0_cm147_reset1;
    wire [15:0] u0_m0_wo0_cm147_ia;
    wire [0:0] u0_m0_wo0_cm147_aa;
    wire [0:0] u0_m0_wo0_cm147_ab;
    wire [15:0] u0_m0_wo0_cm147_iq;
    wire [15:0] u0_m0_wo0_cm147_q;
    reg [0:0] u0_m0_wo0_dec148_q;
    reg [0:0] u0_m0_wo0_dec148_e;
    wire [0:0] u0_m0_wo0_dec148_c;
    wire u0_m0_wo0_cm148_reset0;
    wire u0_m0_wo0_cm148_ena_NotRstA;
    wire u0_m0_wo0_cm148_reset1;
    wire [15:0] u0_m0_wo0_cm148_ia;
    wire [0:0] u0_m0_wo0_cm148_aa;
    wire [0:0] u0_m0_wo0_cm148_ab;
    wire [15:0] u0_m0_wo0_cm148_iq;
    wire [15:0] u0_m0_wo0_cm148_q;
    reg [0:0] u0_m0_wo0_dec149_q;
    reg [0:0] u0_m0_wo0_dec149_e;
    wire [0:0] u0_m0_wo0_dec149_c;
    wire u0_m0_wo0_cm149_reset0;
    wire u0_m0_wo0_cm149_ena_NotRstA;
    wire u0_m0_wo0_cm149_reset1;
    wire [15:0] u0_m0_wo0_cm149_ia;
    wire [0:0] u0_m0_wo0_cm149_aa;
    wire [0:0] u0_m0_wo0_cm149_ab;
    wire [15:0] u0_m0_wo0_cm149_iq;
    wire [15:0] u0_m0_wo0_cm149_q;
    reg [0:0] u0_m0_wo0_dec150_q;
    reg [0:0] u0_m0_wo0_dec150_e;
    wire [0:0] u0_m0_wo0_dec150_c;
    wire u0_m0_wo0_cm150_reset0;
    wire u0_m0_wo0_cm150_ena_NotRstA;
    wire u0_m0_wo0_cm150_reset1;
    wire [15:0] u0_m0_wo0_cm150_ia;
    wire [0:0] u0_m0_wo0_cm150_aa;
    wire [0:0] u0_m0_wo0_cm150_ab;
    wire [15:0] u0_m0_wo0_cm150_iq;
    wire [15:0] u0_m0_wo0_cm150_q;
    reg [0:0] u0_m0_wo0_dec151_q;
    reg [0:0] u0_m0_wo0_dec151_e;
    wire [0:0] u0_m0_wo0_dec151_c;
    wire u0_m0_wo0_cm151_reset0;
    wire u0_m0_wo0_cm151_ena_NotRstA;
    wire u0_m0_wo0_cm151_reset1;
    wire [15:0] u0_m0_wo0_cm151_ia;
    wire [0:0] u0_m0_wo0_cm151_aa;
    wire [0:0] u0_m0_wo0_cm151_ab;
    wire [15:0] u0_m0_wo0_cm151_iq;
    wire [15:0] u0_m0_wo0_cm151_q;
    reg [0:0] u0_m0_wo0_dec152_q;
    reg [0:0] u0_m0_wo0_dec152_e;
    wire [0:0] u0_m0_wo0_dec152_c;
    wire u0_m0_wo0_cm152_reset0;
    wire u0_m0_wo0_cm152_ena_NotRstA;
    wire u0_m0_wo0_cm152_reset1;
    wire [15:0] u0_m0_wo0_cm152_ia;
    wire [0:0] u0_m0_wo0_cm152_aa;
    wire [0:0] u0_m0_wo0_cm152_ab;
    wire [15:0] u0_m0_wo0_cm152_iq;
    wire [15:0] u0_m0_wo0_cm152_q;
    reg [0:0] u0_m0_wo0_dec153_q;
    reg [0:0] u0_m0_wo0_dec153_e;
    wire [0:0] u0_m0_wo0_dec153_c;
    wire u0_m0_wo0_cm153_reset0;
    wire u0_m0_wo0_cm153_ena_NotRstA;
    wire u0_m0_wo0_cm153_reset1;
    wire [15:0] u0_m0_wo0_cm153_ia;
    wire [0:0] u0_m0_wo0_cm153_aa;
    wire [0:0] u0_m0_wo0_cm153_ab;
    wire [15:0] u0_m0_wo0_cm153_iq;
    wire [15:0] u0_m0_wo0_cm153_q;
    reg [0:0] u0_m0_wo0_dec154_q;
    reg [0:0] u0_m0_wo0_dec154_e;
    wire [0:0] u0_m0_wo0_dec154_c;
    wire u0_m0_wo0_cm154_reset0;
    wire u0_m0_wo0_cm154_ena_NotRstA;
    wire u0_m0_wo0_cm154_reset1;
    wire [15:0] u0_m0_wo0_cm154_ia;
    wire [0:0] u0_m0_wo0_cm154_aa;
    wire [0:0] u0_m0_wo0_cm154_ab;
    wire [15:0] u0_m0_wo0_cm154_iq;
    wire [15:0] u0_m0_wo0_cm154_q;
    reg [0:0] u0_m0_wo0_dec155_q;
    reg [0:0] u0_m0_wo0_dec155_e;
    wire [0:0] u0_m0_wo0_dec155_c;
    wire u0_m0_wo0_cm155_reset0;
    wire u0_m0_wo0_cm155_ena_NotRstA;
    wire u0_m0_wo0_cm155_reset1;
    wire [15:0] u0_m0_wo0_cm155_ia;
    wire [0:0] u0_m0_wo0_cm155_aa;
    wire [0:0] u0_m0_wo0_cm155_ab;
    wire [15:0] u0_m0_wo0_cm155_iq;
    wire [15:0] u0_m0_wo0_cm155_q;
    reg [0:0] u0_m0_wo0_oseq_gated_reg_q;
    reg [0:0] d_out0_m0_wo0_assign_id3_q_26_q;
    wire [2:0] outchan_q;
    (* preserve_syn_only *) reg [1:0] outchan_i;
    wire u0_m0_wo0_mtree_madd2_77_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_77_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_77_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_77_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_77_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_77_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_77_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_77_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_77_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_77_cma_q;
    wire u0_m0_wo0_mtree_madd2_77_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_77_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_77_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_77_cma_q_21_q;
    wire u0_m0_wo0_mtree_madd2_76_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_76_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_76_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_76_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_76_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_76_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_76_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_76_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_76_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_76_cma_q;
    wire u0_m0_wo0_mtree_madd2_76_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_76_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_76_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_76_cma_q_21_q;
    wire u0_m0_wo0_mtree_madd2_75_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_75_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_75_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_75_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_75_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_75_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_75_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_75_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_75_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_75_cma_q;
    wire u0_m0_wo0_mtree_madd2_75_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_75_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_75_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_75_cma_q_20_q;
    wire u0_m0_wo0_mtree_madd2_74_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_74_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_74_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_74_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_74_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_74_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_74_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_74_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_74_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_74_cma_q;
    wire u0_m0_wo0_mtree_madd2_74_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_74_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_74_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_74_cma_q_20_q;
    wire u0_m0_wo0_mtree_madd2_73_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_73_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_73_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_73_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_73_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_73_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_73_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_73_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_73_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_73_cma_q;
    wire u0_m0_wo0_mtree_madd2_73_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_73_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_73_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_73_cma_q_20_q;
    wire u0_m0_wo0_mtree_madd2_72_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_72_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_72_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_72_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_72_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_72_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_72_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_72_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_72_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_72_cma_q;
    wire u0_m0_wo0_mtree_madd2_72_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_72_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_72_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_72_cma_q_20_q;
    wire u0_m0_wo0_mtree_madd2_71_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_71_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_71_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_71_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_71_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_71_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_71_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_71_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_71_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_71_cma_q;
    wire u0_m0_wo0_mtree_madd2_71_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_71_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_71_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_71_cma_q_20_q;
    wire u0_m0_wo0_mtree_madd2_70_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_70_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_70_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_70_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_70_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_70_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_70_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_70_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_70_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_70_cma_q;
    wire u0_m0_wo0_mtree_madd2_70_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_70_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_70_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_70_cma_q_20_q;
    wire u0_m0_wo0_mtree_madd2_69_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_69_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_69_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_69_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_69_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_69_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_69_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_69_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_69_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_69_cma_q;
    wire u0_m0_wo0_mtree_madd2_69_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_69_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_69_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_69_cma_q_20_q;
    wire u0_m0_wo0_mtree_madd2_68_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_68_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_68_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_68_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_68_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_68_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_68_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_68_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_68_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_68_cma_q;
    wire u0_m0_wo0_mtree_madd2_68_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_68_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_68_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_68_cma_q_20_q;
    wire u0_m0_wo0_mtree_madd2_67_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_67_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_67_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_67_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_67_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_67_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_67_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_67_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_67_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_67_cma_q;
    wire u0_m0_wo0_mtree_madd2_67_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_67_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_67_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_67_cma_q_20_q;
    wire u0_m0_wo0_mtree_madd2_66_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_66_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_66_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_66_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_66_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_66_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_66_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_66_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_66_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_66_cma_q;
    wire u0_m0_wo0_mtree_madd2_66_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_66_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_66_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_66_cma_q_20_q;
    wire u0_m0_wo0_mtree_madd2_65_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_65_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_65_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_65_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_65_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_65_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_65_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_65_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_65_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_65_cma_q;
    wire u0_m0_wo0_mtree_madd2_65_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_65_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_65_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_65_cma_q_20_q;
    wire u0_m0_wo0_mtree_madd2_64_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_64_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_64_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_64_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_64_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_64_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_64_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_64_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_64_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_64_cma_q;
    wire u0_m0_wo0_mtree_madd2_64_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_64_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_64_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_64_cma_q_20_q;
    wire u0_m0_wo0_mtree_madd2_63_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_63_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_63_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_63_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_63_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_63_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_63_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_63_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_63_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_63_cma_q;
    wire u0_m0_wo0_mtree_madd2_63_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_63_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_63_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_63_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_62_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_62_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_62_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_62_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_62_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_62_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_62_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_62_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_62_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_62_cma_q;
    wire u0_m0_wo0_mtree_madd2_62_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_62_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_62_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_62_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_61_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_61_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_61_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_61_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_61_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_61_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_61_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_61_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_61_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_61_cma_q;
    wire u0_m0_wo0_mtree_madd2_61_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_61_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_61_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_61_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_60_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_60_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_60_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_60_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_60_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_60_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_60_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_60_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_60_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_60_cma_q;
    wire u0_m0_wo0_mtree_madd2_60_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_60_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_60_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_60_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_59_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_59_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_59_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_59_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_59_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_59_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_59_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_59_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_59_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_59_cma_q;
    wire u0_m0_wo0_mtree_madd2_59_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_59_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_59_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_59_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_58_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_58_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_58_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_58_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_58_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_58_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_58_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_58_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_58_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_58_cma_q;
    wire u0_m0_wo0_mtree_madd2_58_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_58_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_58_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_58_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_57_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_57_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_57_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_57_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_57_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_57_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_57_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_57_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_57_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_57_cma_q;
    wire u0_m0_wo0_mtree_madd2_57_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_57_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_57_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_57_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_56_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_56_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_56_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_56_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_56_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_56_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_56_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_56_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_56_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_56_cma_q;
    wire u0_m0_wo0_mtree_madd2_56_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_56_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_56_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_56_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_55_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_55_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_55_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_55_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_55_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_55_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_55_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_55_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_55_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_55_cma_q;
    wire u0_m0_wo0_mtree_madd2_55_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_55_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_55_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_55_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_54_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_54_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_54_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_54_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_54_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_54_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_54_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_54_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_54_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_54_cma_q;
    wire u0_m0_wo0_mtree_madd2_54_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_54_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_54_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_54_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_53_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_53_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_53_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_53_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_53_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_53_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_53_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_53_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_53_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_53_cma_q;
    wire u0_m0_wo0_mtree_madd2_53_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_53_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_53_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_53_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_52_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_52_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_52_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_52_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_52_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_52_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_52_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_52_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_52_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_52_cma_q;
    wire u0_m0_wo0_mtree_madd2_52_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_52_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_52_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_52_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_51_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_51_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_51_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_51_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_51_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_51_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_51_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_51_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_51_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_51_cma_q;
    wire u0_m0_wo0_mtree_madd2_51_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_51_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_51_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_51_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_50_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_50_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_50_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_50_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_50_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_50_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_50_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_50_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_50_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_50_cma_q;
    wire u0_m0_wo0_mtree_madd2_50_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_50_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_50_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_50_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_49_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_49_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_49_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_49_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_49_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_49_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_49_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_49_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_49_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_49_cma_q;
    wire u0_m0_wo0_mtree_madd2_49_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_49_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_49_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_49_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_48_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_48_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_48_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_48_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_48_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_48_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_48_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_48_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_48_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_48_cma_q;
    wire u0_m0_wo0_mtree_madd2_48_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_48_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_48_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_48_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_47_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_47_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_47_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_47_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_47_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_47_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_47_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_47_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_47_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_47_cma_q;
    wire u0_m0_wo0_mtree_madd2_47_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_47_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_47_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_47_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_46_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_46_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_46_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_46_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_46_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_46_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_46_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_46_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_46_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_46_cma_q;
    wire u0_m0_wo0_mtree_madd2_46_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_46_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_46_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_46_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_45_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_45_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_45_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_45_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_45_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_45_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_45_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_45_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_45_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_45_cma_q;
    wire u0_m0_wo0_mtree_madd2_45_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_45_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_45_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_45_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_44_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_44_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_44_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_44_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_44_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_44_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_44_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_44_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_44_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_44_cma_q;
    wire u0_m0_wo0_mtree_madd2_44_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_44_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_44_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_44_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_43_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_43_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_43_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_43_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_43_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_43_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_43_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_43_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_43_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_43_cma_q;
    wire u0_m0_wo0_mtree_madd2_43_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_43_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_43_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_43_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_42_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_42_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_42_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_42_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_42_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_42_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_42_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_42_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_42_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_42_cma_q;
    wire u0_m0_wo0_mtree_madd2_42_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_42_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_42_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_42_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_41_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_41_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_41_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_41_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_41_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_41_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_41_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_41_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_41_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_41_cma_q;
    wire u0_m0_wo0_mtree_madd2_41_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_41_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_41_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_41_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_40_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_40_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_40_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_40_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_40_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_40_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_40_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_40_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_40_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_40_cma_q;
    wire u0_m0_wo0_mtree_madd2_40_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_40_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_40_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_40_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_39_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_39_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_39_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_39_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_39_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_39_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_39_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_39_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_39_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_39_cma_q;
    wire u0_m0_wo0_mtree_madd2_39_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_39_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_39_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_39_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_38_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_38_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_38_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_38_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_38_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_38_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_38_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_38_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_38_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_38_cma_q;
    wire u0_m0_wo0_mtree_madd2_38_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_38_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_38_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_38_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_37_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_37_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_37_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_37_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_37_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_37_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_37_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_37_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_37_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_37_cma_q;
    wire u0_m0_wo0_mtree_madd2_37_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_37_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_37_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_37_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_36_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_36_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_36_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_36_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_36_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_36_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_36_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_36_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_36_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_36_cma_q;
    wire u0_m0_wo0_mtree_madd2_36_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_36_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_36_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_36_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_35_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_35_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_35_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_35_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_35_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_35_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_35_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_35_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_35_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_35_cma_q;
    wire u0_m0_wo0_mtree_madd2_35_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_35_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_35_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_35_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_34_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_34_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_34_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_34_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_34_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_34_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_34_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_34_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_34_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_34_cma_q;
    wire u0_m0_wo0_mtree_madd2_34_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_34_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_34_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_34_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_33_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_33_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_33_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_33_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_33_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_33_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_33_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_33_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_33_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_33_cma_q;
    wire u0_m0_wo0_mtree_madd2_33_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_33_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_33_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_33_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_32_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_32_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_32_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_32_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_32_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_32_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_32_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_32_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_32_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_32_cma_q;
    wire u0_m0_wo0_mtree_madd2_32_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_32_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_32_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_32_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_31_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_31_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_31_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_31_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_31_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_31_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_31_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_31_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_31_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_31_cma_q;
    wire u0_m0_wo0_mtree_madd2_31_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_31_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_31_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_31_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_30_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_30_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_30_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_30_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_30_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_30_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_30_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_30_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_30_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_30_cma_q;
    wire u0_m0_wo0_mtree_madd2_30_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_30_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_30_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_30_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_29_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_29_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_29_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_29_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_29_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_29_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_29_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_29_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_29_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_29_cma_q;
    wire u0_m0_wo0_mtree_madd2_29_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_29_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_29_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_29_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_28_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_28_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_28_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_28_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_28_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_28_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_28_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_28_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_28_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_28_cma_q;
    wire u0_m0_wo0_mtree_madd2_28_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_28_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_28_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_28_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_27_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_27_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_27_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_27_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_27_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_27_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_27_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_27_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_27_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_27_cma_q;
    wire u0_m0_wo0_mtree_madd2_27_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_27_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_27_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_27_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_26_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_26_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_26_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_26_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_26_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_26_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_26_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_26_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_26_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_26_cma_q;
    wire u0_m0_wo0_mtree_madd2_26_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_26_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_26_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_26_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_25_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_25_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_25_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_25_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_25_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_25_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_25_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_25_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_25_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_25_cma_q;
    wire u0_m0_wo0_mtree_madd2_25_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_25_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_25_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_25_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_24_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_24_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_24_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_24_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_24_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_24_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_24_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_24_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_24_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_24_cma_q;
    wire u0_m0_wo0_mtree_madd2_24_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_24_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_24_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_24_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_23_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_23_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_23_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_23_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_23_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_23_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_23_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_23_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_23_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_23_cma_q;
    wire u0_m0_wo0_mtree_madd2_23_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_23_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_23_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_23_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_22_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_22_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_22_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_22_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_22_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_22_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_22_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_22_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_22_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_22_cma_q;
    wire u0_m0_wo0_mtree_madd2_22_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_22_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_22_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_22_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_21_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_21_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_21_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_21_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_21_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_21_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_21_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_21_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_21_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_21_cma_q;
    wire u0_m0_wo0_mtree_madd2_21_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_21_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_21_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_21_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_20_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_20_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_20_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_20_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_20_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_20_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_20_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_20_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_20_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_20_cma_q;
    wire u0_m0_wo0_mtree_madd2_20_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_20_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_20_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_20_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_19_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_19_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_19_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_19_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_19_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_19_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_19_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_19_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_19_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_19_cma_q;
    wire u0_m0_wo0_mtree_madd2_19_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_19_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_19_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_19_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_18_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_18_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_18_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_18_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_18_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_18_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_18_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_18_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_18_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_18_cma_q;
    wire u0_m0_wo0_mtree_madd2_18_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_18_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_18_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_18_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_17_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_17_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_17_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_17_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_17_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_17_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_17_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_17_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_17_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_17_cma_q;
    wire u0_m0_wo0_mtree_madd2_17_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_17_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_17_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_17_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_16_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_16_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_16_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_16_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_16_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_16_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_16_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_16_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_16_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_16_cma_q;
    wire u0_m0_wo0_mtree_madd2_16_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_16_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_16_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_16_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_15_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_15_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_15_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_15_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_15_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_15_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_15_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_15_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_15_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_15_cma_q;
    wire u0_m0_wo0_mtree_madd2_15_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_15_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_15_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_15_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_14_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_14_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_14_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_14_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_14_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_14_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_14_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_14_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_14_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_14_cma_q;
    wire u0_m0_wo0_mtree_madd2_14_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_14_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_14_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_14_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_13_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_13_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_13_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_13_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_13_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_13_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_13_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_13_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_13_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_13_cma_q;
    wire u0_m0_wo0_mtree_madd2_13_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_13_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_13_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_13_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_12_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_12_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_12_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_12_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_12_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_12_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_12_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_12_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_12_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_12_cma_q;
    wire u0_m0_wo0_mtree_madd2_12_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_12_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_12_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_12_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_11_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_11_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_11_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_11_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_11_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_11_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_11_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_11_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_11_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_11_cma_q;
    wire u0_m0_wo0_mtree_madd2_11_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_11_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_11_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_11_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_10_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_10_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_10_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_10_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_10_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_10_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_10_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_10_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_10_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_10_cma_q;
    wire u0_m0_wo0_mtree_madd2_10_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_10_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_10_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_10_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_9_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_9_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_9_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_9_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_9_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_9_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_9_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_9_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_9_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_9_cma_q;
    wire u0_m0_wo0_mtree_madd2_9_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_9_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_9_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_9_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_8_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_8_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_8_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_8_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_8_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_8_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_8_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_8_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_8_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_8_cma_q;
    wire u0_m0_wo0_mtree_madd2_8_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_8_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_8_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_8_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_7_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_7_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_7_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_7_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_7_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_7_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_7_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_7_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_7_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_7_cma_q;
    wire u0_m0_wo0_mtree_madd2_7_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_7_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_7_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_7_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_6_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_6_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_6_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_6_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_6_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_6_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_6_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_6_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_6_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_6_cma_q;
    wire u0_m0_wo0_mtree_madd2_6_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_6_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_6_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_6_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_5_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_5_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_5_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_5_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_5_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_5_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_5_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_5_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_5_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_5_cma_q;
    wire u0_m0_wo0_mtree_madd2_5_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_5_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_5_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_5_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_4_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_4_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_4_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_4_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_4_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_4_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_4_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_4_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_4_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_4_cma_q;
    wire u0_m0_wo0_mtree_madd2_4_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_4_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_4_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_4_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_3_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_3_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_3_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_3_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_3_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_3_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_3_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_3_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_3_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_3_cma_q;
    wire u0_m0_wo0_mtree_madd2_3_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_3_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_3_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_3_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_2_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_2_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_2_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_2_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_2_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_2_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_2_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_2_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_2_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_2_cma_q;
    wire u0_m0_wo0_mtree_madd2_2_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_2_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_2_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_2_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_1_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_1_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_1_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_1_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_1_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_1_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_1_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_1_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_1_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_1_cma_q;
    wire u0_m0_wo0_mtree_madd2_1_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_1_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_1_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_1_cma_q_18_q;
    wire u0_m0_wo0_mtree_madd2_0_cma_reset;
    wire [15:0] u0_m0_wo0_mtree_madd2_0_cma_a0;
    wire [15:0] u0_m0_wo0_mtree_madd2_0_cma_b0;
    wire [15:0] u0_m0_wo0_mtree_madd2_0_cma_c0;
    wire [15:0] u0_m0_wo0_mtree_madd2_0_cma_a1;
    wire [15:0] u0_m0_wo0_mtree_madd2_0_cma_b1;
    wire [15:0] u0_m0_wo0_mtree_madd2_0_cma_c1;
    wire [33:0] u0_m0_wo0_mtree_madd2_0_cma_s0;
    wire [33:0] u0_m0_wo0_mtree_madd2_0_cma_qq0;
    reg [33:0] u0_m0_wo0_mtree_madd2_0_cma_q;
    wire u0_m0_wo0_mtree_madd2_0_cma_ena0;
    wire u0_m0_wo0_mtree_madd2_0_cma_ena1;
    wire u0_m0_wo0_mtree_madd2_0_cma_ena2;
    reg [33:0] d_u0_m0_wo0_mtree_madd2_0_cma_q_18_q;
    wire [20:0] u0_m0_wo0_mtree_add0_0_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_0_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_0_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_0_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_0_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_0_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_0_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_0_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_0_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_0_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_1_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_1_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_1_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_1_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_1_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_1_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_1_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_1_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_1_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_1_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_2_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_2_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_2_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_2_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_2_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_2_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_2_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_2_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_2_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_2_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_3_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_3_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_3_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_3_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_3_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_3_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_3_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_3_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_3_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_3_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_4_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_4_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_4_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_4_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_4_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_4_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_4_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_4_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_4_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_4_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_5_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_5_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_5_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_5_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_5_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_5_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_5_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_5_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_5_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_5_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_6_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_6_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_6_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_6_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_6_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_6_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_6_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_6_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_6_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_6_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_7_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_7_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_7_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_7_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_7_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_7_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_7_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_7_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_7_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_7_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_8_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_8_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_8_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_8_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_8_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_8_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_8_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_8_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_8_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_8_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_9_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_9_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_9_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_9_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_9_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_9_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_9_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_9_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_9_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_9_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_10_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_10_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_10_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_10_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_10_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_10_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_10_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_10_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_10_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_10_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_11_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_11_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_11_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_11_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_11_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_11_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_11_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_11_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_11_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_11_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_12_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_12_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_12_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_12_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_12_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_12_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_12_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_12_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_12_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_12_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_13_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_13_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_13_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_13_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_13_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_13_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_13_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_13_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_13_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_13_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_14_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_14_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_14_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_14_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_14_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_14_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_14_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_14_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_14_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_14_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_15_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_15_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_15_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_15_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_15_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_15_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_15_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_15_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_15_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_15_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_16_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_16_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_16_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_16_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_16_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_16_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_16_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_16_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_16_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_16_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_17_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_17_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_17_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_17_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_17_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_17_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_17_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_17_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_17_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_17_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_18_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_18_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_18_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_18_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_18_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_18_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_18_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_18_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_18_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_18_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_19_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_19_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_19_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_19_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_19_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_19_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_19_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_19_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_19_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_19_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_20_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_20_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_20_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_20_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_20_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_20_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_20_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_20_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_20_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_20_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_21_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_21_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_21_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_21_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_21_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_21_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_21_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_21_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_21_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_21_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_22_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_22_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_22_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_22_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_22_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_22_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_22_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_22_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_22_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_22_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_23_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_23_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_23_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_23_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_23_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_23_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_23_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_23_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_23_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_23_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_24_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_24_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_24_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_24_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_24_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_24_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_24_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_24_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_24_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_24_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_25_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_25_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_25_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_25_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_25_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_25_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_25_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_25_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_25_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_25_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_26_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_26_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_26_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_26_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_26_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_26_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_26_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_26_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_26_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_26_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_27_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_27_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_27_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_27_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_27_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_27_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_27_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_27_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_27_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_27_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_28_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_28_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_28_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_28_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_28_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_28_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_28_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_28_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_28_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_28_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_29_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_29_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_29_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_29_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_29_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_29_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_29_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_29_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_29_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_29_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_30_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_30_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_30_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_30_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_30_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_30_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_30_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_30_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_30_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_30_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_31_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_31_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_31_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_31_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_31_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_31_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_31_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_31_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_31_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_31_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_32_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_32_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_32_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_32_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_32_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_32_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_32_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_32_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_32_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_32_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_33_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_33_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_33_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_33_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_33_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_33_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_33_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_33_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_33_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_33_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_34_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_34_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_34_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_34_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_34_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_34_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_34_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_34_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_34_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_34_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_35_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_35_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_35_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_35_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_35_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_35_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_35_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_35_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_35_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_35_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_36_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_36_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_36_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_36_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_36_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_36_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_36_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_36_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_36_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_36_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_37_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_37_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_37_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_37_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_37_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_37_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_37_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_37_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_37_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_37_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add0_38_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add0_38_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add0_38_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_38_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add0_38_p1_of_2_q;
    wire [16:0] u0_m0_wo0_mtree_add0_38_p2_of_2_a;
    wire [16:0] u0_m0_wo0_mtree_add0_38_p2_of_2_b;
    logic [16:0] u0_m0_wo0_mtree_add0_38_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add0_38_p2_of_2_cin;
    wire [14:0] u0_m0_wo0_mtree_add0_38_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add1_0_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add1_0_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add1_0_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_0_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add1_0_p1_of_2_q;
    wire [17:0] u0_m0_wo0_mtree_add1_0_p2_of_2_a;
    wire [17:0] u0_m0_wo0_mtree_add1_0_p2_of_2_b;
    logic [17:0] u0_m0_wo0_mtree_add1_0_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_0_p2_of_2_cin;
    wire [15:0] u0_m0_wo0_mtree_add1_0_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add1_1_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add1_1_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add1_1_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_1_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add1_1_p1_of_2_q;
    wire [17:0] u0_m0_wo0_mtree_add1_1_p2_of_2_a;
    wire [17:0] u0_m0_wo0_mtree_add1_1_p2_of_2_b;
    logic [17:0] u0_m0_wo0_mtree_add1_1_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_1_p2_of_2_cin;
    wire [15:0] u0_m0_wo0_mtree_add1_1_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add1_2_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add1_2_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add1_2_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_2_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add1_2_p1_of_2_q;
    wire [17:0] u0_m0_wo0_mtree_add1_2_p2_of_2_a;
    wire [17:0] u0_m0_wo0_mtree_add1_2_p2_of_2_b;
    logic [17:0] u0_m0_wo0_mtree_add1_2_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_2_p2_of_2_cin;
    wire [15:0] u0_m0_wo0_mtree_add1_2_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add1_3_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add1_3_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add1_3_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_3_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add1_3_p1_of_2_q;
    wire [17:0] u0_m0_wo0_mtree_add1_3_p2_of_2_a;
    wire [17:0] u0_m0_wo0_mtree_add1_3_p2_of_2_b;
    logic [17:0] u0_m0_wo0_mtree_add1_3_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_3_p2_of_2_cin;
    wire [15:0] u0_m0_wo0_mtree_add1_3_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add1_4_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add1_4_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add1_4_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_4_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add1_4_p1_of_2_q;
    wire [17:0] u0_m0_wo0_mtree_add1_4_p2_of_2_a;
    wire [17:0] u0_m0_wo0_mtree_add1_4_p2_of_2_b;
    logic [17:0] u0_m0_wo0_mtree_add1_4_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_4_p2_of_2_cin;
    wire [15:0] u0_m0_wo0_mtree_add1_4_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add1_5_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add1_5_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add1_5_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_5_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add1_5_p1_of_2_q;
    wire [17:0] u0_m0_wo0_mtree_add1_5_p2_of_2_a;
    wire [17:0] u0_m0_wo0_mtree_add1_5_p2_of_2_b;
    logic [17:0] u0_m0_wo0_mtree_add1_5_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_5_p2_of_2_cin;
    wire [15:0] u0_m0_wo0_mtree_add1_5_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add1_6_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add1_6_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add1_6_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_6_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add1_6_p1_of_2_q;
    wire [17:0] u0_m0_wo0_mtree_add1_6_p2_of_2_a;
    wire [17:0] u0_m0_wo0_mtree_add1_6_p2_of_2_b;
    logic [17:0] u0_m0_wo0_mtree_add1_6_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_6_p2_of_2_cin;
    wire [15:0] u0_m0_wo0_mtree_add1_6_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add1_7_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add1_7_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add1_7_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_7_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add1_7_p1_of_2_q;
    wire [17:0] u0_m0_wo0_mtree_add1_7_p2_of_2_a;
    wire [17:0] u0_m0_wo0_mtree_add1_7_p2_of_2_b;
    logic [17:0] u0_m0_wo0_mtree_add1_7_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_7_p2_of_2_cin;
    wire [15:0] u0_m0_wo0_mtree_add1_7_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add1_8_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add1_8_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add1_8_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_8_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add1_8_p1_of_2_q;
    wire [17:0] u0_m0_wo0_mtree_add1_8_p2_of_2_a;
    wire [17:0] u0_m0_wo0_mtree_add1_8_p2_of_2_b;
    logic [17:0] u0_m0_wo0_mtree_add1_8_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_8_p2_of_2_cin;
    wire [15:0] u0_m0_wo0_mtree_add1_8_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add1_9_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add1_9_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add1_9_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_9_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add1_9_p1_of_2_q;
    wire [17:0] u0_m0_wo0_mtree_add1_9_p2_of_2_a;
    wire [17:0] u0_m0_wo0_mtree_add1_9_p2_of_2_b;
    logic [17:0] u0_m0_wo0_mtree_add1_9_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_9_p2_of_2_cin;
    wire [15:0] u0_m0_wo0_mtree_add1_9_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add1_10_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add1_10_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add1_10_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_10_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add1_10_p1_of_2_q;
    wire [17:0] u0_m0_wo0_mtree_add1_10_p2_of_2_a;
    wire [17:0] u0_m0_wo0_mtree_add1_10_p2_of_2_b;
    logic [17:0] u0_m0_wo0_mtree_add1_10_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_10_p2_of_2_cin;
    wire [15:0] u0_m0_wo0_mtree_add1_10_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add1_11_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add1_11_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add1_11_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_11_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add1_11_p1_of_2_q;
    wire [17:0] u0_m0_wo0_mtree_add1_11_p2_of_2_a;
    wire [17:0] u0_m0_wo0_mtree_add1_11_p2_of_2_b;
    logic [17:0] u0_m0_wo0_mtree_add1_11_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_11_p2_of_2_cin;
    wire [15:0] u0_m0_wo0_mtree_add1_11_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add1_12_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add1_12_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add1_12_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_12_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add1_12_p1_of_2_q;
    wire [17:0] u0_m0_wo0_mtree_add1_12_p2_of_2_a;
    wire [17:0] u0_m0_wo0_mtree_add1_12_p2_of_2_b;
    logic [17:0] u0_m0_wo0_mtree_add1_12_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_12_p2_of_2_cin;
    wire [15:0] u0_m0_wo0_mtree_add1_12_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add1_13_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add1_13_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add1_13_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_13_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add1_13_p1_of_2_q;
    wire [17:0] u0_m0_wo0_mtree_add1_13_p2_of_2_a;
    wire [17:0] u0_m0_wo0_mtree_add1_13_p2_of_2_b;
    logic [17:0] u0_m0_wo0_mtree_add1_13_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_13_p2_of_2_cin;
    wire [15:0] u0_m0_wo0_mtree_add1_13_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add1_14_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add1_14_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add1_14_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_14_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add1_14_p1_of_2_q;
    wire [17:0] u0_m0_wo0_mtree_add1_14_p2_of_2_a;
    wire [17:0] u0_m0_wo0_mtree_add1_14_p2_of_2_b;
    logic [17:0] u0_m0_wo0_mtree_add1_14_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_14_p2_of_2_cin;
    wire [15:0] u0_m0_wo0_mtree_add1_14_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add1_15_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add1_15_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add1_15_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_15_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add1_15_p1_of_2_q;
    wire [17:0] u0_m0_wo0_mtree_add1_15_p2_of_2_a;
    wire [17:0] u0_m0_wo0_mtree_add1_15_p2_of_2_b;
    logic [17:0] u0_m0_wo0_mtree_add1_15_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_15_p2_of_2_cin;
    wire [15:0] u0_m0_wo0_mtree_add1_15_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add1_16_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add1_16_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add1_16_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_16_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add1_16_p1_of_2_q;
    wire [17:0] u0_m0_wo0_mtree_add1_16_p2_of_2_a;
    wire [17:0] u0_m0_wo0_mtree_add1_16_p2_of_2_b;
    logic [17:0] u0_m0_wo0_mtree_add1_16_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_16_p2_of_2_cin;
    wire [15:0] u0_m0_wo0_mtree_add1_16_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add1_17_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add1_17_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add1_17_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_17_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add1_17_p1_of_2_q;
    wire [17:0] u0_m0_wo0_mtree_add1_17_p2_of_2_a;
    wire [17:0] u0_m0_wo0_mtree_add1_17_p2_of_2_b;
    logic [17:0] u0_m0_wo0_mtree_add1_17_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_17_p2_of_2_cin;
    wire [15:0] u0_m0_wo0_mtree_add1_17_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add1_18_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add1_18_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add1_18_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_18_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add1_18_p1_of_2_q;
    wire [17:0] u0_m0_wo0_mtree_add1_18_p2_of_2_a;
    wire [17:0] u0_m0_wo0_mtree_add1_18_p2_of_2_b;
    logic [17:0] u0_m0_wo0_mtree_add1_18_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add1_18_p2_of_2_cin;
    wire [15:0] u0_m0_wo0_mtree_add1_18_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add2_0_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add2_0_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add2_0_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add2_0_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add2_0_p1_of_2_q;
    wire [18:0] u0_m0_wo0_mtree_add2_0_p2_of_2_a;
    wire [18:0] u0_m0_wo0_mtree_add2_0_p2_of_2_b;
    logic [18:0] u0_m0_wo0_mtree_add2_0_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add2_0_p2_of_2_cin;
    wire [16:0] u0_m0_wo0_mtree_add2_0_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add2_1_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add2_1_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add2_1_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add2_1_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add2_1_p1_of_2_q;
    wire [18:0] u0_m0_wo0_mtree_add2_1_p2_of_2_a;
    wire [18:0] u0_m0_wo0_mtree_add2_1_p2_of_2_b;
    logic [18:0] u0_m0_wo0_mtree_add2_1_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add2_1_p2_of_2_cin;
    wire [16:0] u0_m0_wo0_mtree_add2_1_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add2_2_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add2_2_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add2_2_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add2_2_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add2_2_p1_of_2_q;
    wire [18:0] u0_m0_wo0_mtree_add2_2_p2_of_2_a;
    wire [18:0] u0_m0_wo0_mtree_add2_2_p2_of_2_b;
    logic [18:0] u0_m0_wo0_mtree_add2_2_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add2_2_p2_of_2_cin;
    wire [16:0] u0_m0_wo0_mtree_add2_2_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add2_3_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add2_3_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add2_3_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add2_3_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add2_3_p1_of_2_q;
    wire [18:0] u0_m0_wo0_mtree_add2_3_p2_of_2_a;
    wire [18:0] u0_m0_wo0_mtree_add2_3_p2_of_2_b;
    logic [18:0] u0_m0_wo0_mtree_add2_3_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add2_3_p2_of_2_cin;
    wire [16:0] u0_m0_wo0_mtree_add2_3_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add2_4_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add2_4_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add2_4_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add2_4_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add2_4_p1_of_2_q;
    wire [18:0] u0_m0_wo0_mtree_add2_4_p2_of_2_a;
    wire [18:0] u0_m0_wo0_mtree_add2_4_p2_of_2_b;
    logic [18:0] u0_m0_wo0_mtree_add2_4_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add2_4_p2_of_2_cin;
    wire [16:0] u0_m0_wo0_mtree_add2_4_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add2_5_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add2_5_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add2_5_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add2_5_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add2_5_p1_of_2_q;
    wire [18:0] u0_m0_wo0_mtree_add2_5_p2_of_2_a;
    wire [18:0] u0_m0_wo0_mtree_add2_5_p2_of_2_b;
    logic [18:0] u0_m0_wo0_mtree_add2_5_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add2_5_p2_of_2_cin;
    wire [16:0] u0_m0_wo0_mtree_add2_5_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add2_6_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add2_6_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add2_6_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add2_6_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add2_6_p1_of_2_q;
    wire [18:0] u0_m0_wo0_mtree_add2_6_p2_of_2_a;
    wire [18:0] u0_m0_wo0_mtree_add2_6_p2_of_2_b;
    logic [18:0] u0_m0_wo0_mtree_add2_6_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add2_6_p2_of_2_cin;
    wire [16:0] u0_m0_wo0_mtree_add2_6_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add2_7_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add2_7_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add2_7_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add2_7_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add2_7_p1_of_2_q;
    wire [18:0] u0_m0_wo0_mtree_add2_7_p2_of_2_a;
    wire [18:0] u0_m0_wo0_mtree_add2_7_p2_of_2_b;
    logic [18:0] u0_m0_wo0_mtree_add2_7_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add2_7_p2_of_2_cin;
    wire [16:0] u0_m0_wo0_mtree_add2_7_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add2_8_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add2_8_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add2_8_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add2_8_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add2_8_p1_of_2_q;
    wire [18:0] u0_m0_wo0_mtree_add2_8_p2_of_2_a;
    wire [18:0] u0_m0_wo0_mtree_add2_8_p2_of_2_b;
    logic [18:0] u0_m0_wo0_mtree_add2_8_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add2_8_p2_of_2_cin;
    wire [16:0] u0_m0_wo0_mtree_add2_8_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add2_9_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add2_9_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add2_9_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add2_9_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add2_9_p1_of_2_q;
    wire [18:0] u0_m0_wo0_mtree_add2_9_p2_of_2_a;
    wire [18:0] u0_m0_wo0_mtree_add2_9_p2_of_2_b;
    logic [18:0] u0_m0_wo0_mtree_add2_9_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add2_9_p2_of_2_cin;
    wire [16:0] u0_m0_wo0_mtree_add2_9_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add3_0_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add3_0_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add3_0_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add3_0_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add3_0_p1_of_2_q;
    wire [19:0] u0_m0_wo0_mtree_add3_0_p2_of_2_a;
    wire [19:0] u0_m0_wo0_mtree_add3_0_p2_of_2_b;
    logic [19:0] u0_m0_wo0_mtree_add3_0_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add3_0_p2_of_2_cin;
    wire [17:0] u0_m0_wo0_mtree_add3_0_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add3_1_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add3_1_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add3_1_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add3_1_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add3_1_p1_of_2_q;
    wire [19:0] u0_m0_wo0_mtree_add3_1_p2_of_2_a;
    wire [19:0] u0_m0_wo0_mtree_add3_1_p2_of_2_b;
    logic [19:0] u0_m0_wo0_mtree_add3_1_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add3_1_p2_of_2_cin;
    wire [17:0] u0_m0_wo0_mtree_add3_1_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add3_2_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add3_2_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add3_2_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add3_2_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add3_2_p1_of_2_q;
    wire [19:0] u0_m0_wo0_mtree_add3_2_p2_of_2_a;
    wire [19:0] u0_m0_wo0_mtree_add3_2_p2_of_2_b;
    logic [19:0] u0_m0_wo0_mtree_add3_2_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add3_2_p2_of_2_cin;
    wire [17:0] u0_m0_wo0_mtree_add3_2_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add3_3_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add3_3_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add3_3_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add3_3_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add3_3_p1_of_2_q;
    wire [19:0] u0_m0_wo0_mtree_add3_3_p2_of_2_a;
    wire [19:0] u0_m0_wo0_mtree_add3_3_p2_of_2_b;
    logic [19:0] u0_m0_wo0_mtree_add3_3_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add3_3_p2_of_2_cin;
    wire [17:0] u0_m0_wo0_mtree_add3_3_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add3_4_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add3_4_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add3_4_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add3_4_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add3_4_p1_of_2_q;
    wire [19:0] u0_m0_wo0_mtree_add3_4_p2_of_2_a;
    wire [19:0] u0_m0_wo0_mtree_add3_4_p2_of_2_b;
    logic [19:0] u0_m0_wo0_mtree_add3_4_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add3_4_p2_of_2_cin;
    wire [17:0] u0_m0_wo0_mtree_add3_4_p2_of_2_q;
    reg [17:0] d_u0_m0_wo0_mtree_add3_4_p2_of_2_q_25_q;
    wire [20:0] u0_m0_wo0_mtree_add4_0_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add4_0_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add4_0_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add4_0_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add4_0_p1_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add4_0_p2_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add4_0_p2_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add4_0_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add4_0_p2_of_2_cin;
    wire [18:0] u0_m0_wo0_mtree_add4_0_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add4_1_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add4_1_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add4_1_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add4_1_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add4_1_p1_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add4_1_p2_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add4_1_p2_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add4_1_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add4_1_p2_of_2_cin;
    wire [18:0] u0_m0_wo0_mtree_add4_1_p2_of_2_q;
    wire [20:0] u0_m0_wo0_mtree_add5_0_p1_of_2_a;
    wire [20:0] u0_m0_wo0_mtree_add5_0_p1_of_2_b;
    logic [20:0] u0_m0_wo0_mtree_add5_0_p1_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add5_0_p1_of_2_c;
    wire [19:0] u0_m0_wo0_mtree_add5_0_p1_of_2_q;
    wire [21:0] u0_m0_wo0_mtree_add5_0_p2_of_2_a;
    wire [21:0] u0_m0_wo0_mtree_add5_0_p2_of_2_b;
    logic [21:0] u0_m0_wo0_mtree_add5_0_p2_of_2_o;
    wire [0:0] u0_m0_wo0_mtree_add5_0_p2_of_2_cin;
    wire [19:0] u0_m0_wo0_mtree_add5_0_p2_of_2_q;
    reg [19:0] d_u0_m0_wo0_mtree_add5_0_p2_of_2_q_25_q;
    wire [20:0] u0_m0_wo0_mtree_add6_0_p1_of_3_a;
    wire [20:0] u0_m0_wo0_mtree_add6_0_p1_of_3_b;
    logic [20:0] u0_m0_wo0_mtree_add6_0_p1_of_3_o;
    wire [0:0] u0_m0_wo0_mtree_add6_0_p1_of_3_c;
    wire [19:0] u0_m0_wo0_mtree_add6_0_p1_of_3_q;
    reg [19:0] d_u0_m0_wo0_mtree_add6_0_p1_of_3_q_26_q;
    reg [19:0] d_u0_m0_wo0_mtree_add6_0_p1_of_3_q_26_delay_0;
    wire [21:0] u0_m0_wo0_mtree_add6_0_p2_of_3_a;
    wire [21:0] u0_m0_wo0_mtree_add6_0_p2_of_3_b;
    logic [21:0] u0_m0_wo0_mtree_add6_0_p2_of_3_o;
    wire [0:0] u0_m0_wo0_mtree_add6_0_p2_of_3_cin;
    wire [0:0] u0_m0_wo0_mtree_add6_0_p2_of_3_c;
    wire [19:0] u0_m0_wo0_mtree_add6_0_p2_of_3_q;
    reg [19:0] d_u0_m0_wo0_mtree_add6_0_p2_of_3_q_26_q;
    wire [2:0] u0_m0_wo0_mtree_add6_0_p3_of_3_a;
    wire [2:0] u0_m0_wo0_mtree_add6_0_p3_of_3_b;
    logic [2:0] u0_m0_wo0_mtree_add6_0_p3_of_3_o;
    wire [0:0] u0_m0_wo0_mtree_add6_0_p3_of_3_cin;
    wire [0:0] u0_m0_wo0_mtree_add6_0_p3_of_3_q;
    reg [15:0] d_bank_u0_m0_wi0_wo0_bit_select_merged_c_12_q;
    reg [15:0] d_bank_u0_m0_wi0_wo0_bit_select_merged_c_12_delay_0;
    wire u0_m0_wo0_wi0_r0_delayr1_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr1_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr1_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr1_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr1_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr1_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr1_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr1_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr1_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr1_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr1_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr1_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr1_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr1_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr5_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr5_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr5_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr5_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr5_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr5_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr5_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr5_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr5_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr5_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr5_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr5_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr5_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr5_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr9_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr9_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr9_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr9_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr9_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr9_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr9_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr9_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr9_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr9_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr9_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr9_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr9_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr9_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr13_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr13_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr13_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr13_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr13_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr13_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr13_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr13_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr13_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr13_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr13_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr13_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr13_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr13_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr17_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr17_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr17_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr17_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr17_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr17_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr17_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr17_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr17_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr17_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr17_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr17_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr17_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr17_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr21_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr21_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr21_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr21_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr21_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr21_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr21_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr21_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr21_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr21_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr21_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr21_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr21_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr21_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr25_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr25_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr25_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr25_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr25_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr25_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr25_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr25_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr25_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr25_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr25_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr25_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr25_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr25_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr29_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr29_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr29_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr29_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr29_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr29_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr29_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr29_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr29_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr29_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr29_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr29_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr29_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr29_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr33_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr33_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr33_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr33_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr33_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr33_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr33_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr33_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr33_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr33_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr33_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr33_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr33_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr33_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr37_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr37_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr37_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr37_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr37_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr37_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr37_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr37_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr37_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr37_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr37_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr37_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr37_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr37_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr41_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr41_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr41_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr41_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr41_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr41_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr41_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr41_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr41_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr41_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr41_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr41_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr41_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr41_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr45_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr45_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr45_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr45_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr45_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr45_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr45_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr45_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr45_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr45_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr45_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr45_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr45_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr45_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr49_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr49_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr49_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr49_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr49_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr49_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr49_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr49_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr49_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr49_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr49_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr49_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr49_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr49_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr53_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr53_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr53_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr53_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr53_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr53_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr53_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr53_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr53_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr53_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr53_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr53_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr53_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr53_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr57_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr57_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr57_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr57_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr57_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr57_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr57_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr57_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr57_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr57_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr57_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr57_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr57_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr57_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr61_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr61_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr61_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr61_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr61_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr61_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr61_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr61_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr61_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr61_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr61_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr61_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr61_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr61_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr65_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr65_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr65_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr65_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr65_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr65_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr65_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr65_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr65_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr65_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr65_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr65_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr65_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr65_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr69_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr69_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr69_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr69_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr69_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr69_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr69_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr69_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr69_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr69_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr69_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr69_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr69_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr69_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr73_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr73_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr73_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr73_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr73_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr73_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr73_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr73_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr73_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr73_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr73_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr73_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr73_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr73_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr77_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr77_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr77_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr77_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr77_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr77_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr77_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr77_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr77_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr77_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr77_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr77_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr77_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr77_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr81_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr81_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr81_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr81_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr81_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr81_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr81_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr81_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr81_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr81_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr81_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr81_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr81_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr81_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr85_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr85_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr85_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr85_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr85_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr85_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr85_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr85_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr85_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr85_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr85_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr85_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr85_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr85_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr89_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr89_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr89_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr89_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr89_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr89_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr89_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr89_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr89_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr89_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr89_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr89_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr89_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr89_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr93_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr93_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr93_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr93_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr93_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr93_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr93_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr93_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr93_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr93_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr93_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr93_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr93_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr93_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr97_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr97_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr97_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr97_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr97_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr97_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr97_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr97_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr97_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr97_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr97_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr97_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr97_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr97_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr101_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr101_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr101_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr101_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr101_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr101_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr101_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr101_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr101_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr101_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr101_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr101_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr101_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr101_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr105_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr105_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr105_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr105_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr105_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr105_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr105_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr105_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr105_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr105_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr105_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr105_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr105_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr105_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr109_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr109_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr109_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr109_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr109_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr109_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr109_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr109_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr109_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr109_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr109_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr109_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr109_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr109_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr113_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr113_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr113_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr113_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr113_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr113_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr113_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr113_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr113_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr113_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr113_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr113_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr113_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr113_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr117_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr117_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr117_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr117_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr117_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr117_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr117_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr117_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr117_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr117_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr117_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr117_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr117_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr117_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr121_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr121_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr121_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr121_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr121_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr121_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr121_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr121_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr121_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr121_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr121_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr121_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr121_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr121_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr125_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr125_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr125_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr125_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr125_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr125_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr125_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr125_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr125_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr125_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr125_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr125_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr125_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr125_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr129_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr129_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr129_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr129_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr129_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr129_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr129_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr129_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr129_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr129_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr129_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr129_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr129_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr129_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr133_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr133_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr133_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr133_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr133_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr133_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr133_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr133_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr133_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr133_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr133_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr133_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr133_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr133_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr137_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr137_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr137_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr137_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr137_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr137_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr137_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr137_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr137_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr137_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr137_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr137_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr137_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr137_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr141_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr141_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr141_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr141_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr141_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr141_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr141_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr141_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr141_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr141_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr141_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr141_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr141_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr141_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr145_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr145_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr145_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr145_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr145_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr145_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr145_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr145_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr145_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr145_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr145_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr145_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr145_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr145_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr149_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr149_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr149_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr149_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr149_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr149_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr149_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr149_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr149_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr149_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr149_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr149_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr149_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr149_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr153_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr153_mem_ena_OrRstB;
    wire [47:0] u0_m0_wo0_wi0_r0_delayr153_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr153_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr153_mem_ab;
    wire [47:0] u0_m0_wo0_wi0_r0_delayr153_mem_iq;
    wire [47:0] u0_m0_wo0_wi0_r0_delayr153_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr153_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr153_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr153_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr153_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr153_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr153_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr153_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr157_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr157_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr157_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr157_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr157_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr157_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr157_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr157_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr157_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr157_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr157_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr157_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr157_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr157_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr161_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr161_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr161_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr161_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr161_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr161_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr161_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr161_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr161_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr161_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr161_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr161_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr161_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr161_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr165_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr165_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr165_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr165_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr165_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr165_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr165_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr165_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr165_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr165_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr165_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr165_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr165_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr165_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr169_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr169_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr169_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr169_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr169_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr169_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr169_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr169_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr169_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr169_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr169_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr169_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr169_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr169_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr173_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr173_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr173_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr173_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr173_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr173_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr173_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr173_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr173_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr173_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr173_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr173_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr173_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr173_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr177_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr177_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr177_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr177_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr177_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr177_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr177_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr177_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr177_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr177_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr177_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr177_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr177_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr177_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr181_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr181_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr181_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr181_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr181_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr181_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr181_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr181_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr181_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr181_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr181_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr181_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr181_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr181_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr185_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr185_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr185_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr185_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr185_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr185_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr185_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr185_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr185_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr185_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr185_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr185_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr185_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr185_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr189_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr189_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr189_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr189_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr189_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr189_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr189_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr189_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr189_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr189_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr189_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr189_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr189_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr189_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr193_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr193_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr193_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr193_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr193_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr193_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr193_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr193_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr193_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr193_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr193_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr193_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr193_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr193_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr197_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr197_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr197_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr197_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr197_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr197_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr197_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr197_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr197_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr197_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr197_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr197_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr197_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr197_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr201_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr201_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr201_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr201_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr201_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr201_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr201_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr201_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr201_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr201_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr201_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr201_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr201_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr201_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr205_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr205_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr205_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr205_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr205_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr205_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr205_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr205_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr205_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr205_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr205_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr205_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr205_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr205_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr209_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr209_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr209_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr209_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr209_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr209_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr209_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr209_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr209_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr209_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr209_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr209_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr209_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr209_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr213_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr213_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr213_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr213_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr213_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr213_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr213_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr213_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr213_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr213_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr213_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr213_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr213_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr213_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr217_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr217_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr217_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr217_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr217_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr217_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr217_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr217_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr217_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr217_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr217_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr217_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr217_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr217_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr221_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr221_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr221_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr221_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr221_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr221_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr221_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr221_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr221_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr221_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr221_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr221_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr221_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr221_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr225_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr225_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr225_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr225_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr225_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr225_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr225_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr225_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr225_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr225_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr225_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr225_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr225_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr225_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr229_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr229_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr229_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr229_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr229_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr229_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr229_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr229_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr229_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr229_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr229_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr229_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr229_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr229_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr233_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr233_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr233_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr233_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr233_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr233_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr233_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr233_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr233_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr233_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr233_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr233_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr233_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr233_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr237_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr237_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr237_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr237_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr237_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr237_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr237_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr237_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr237_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr237_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr237_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr237_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr237_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr237_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr241_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr241_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr241_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr241_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr241_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr241_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr241_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr241_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr241_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr241_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr241_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr241_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr241_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr241_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr245_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr245_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr245_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr245_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr245_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr245_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr245_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr245_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr245_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr245_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr245_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr245_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr245_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr245_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr249_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr249_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr249_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr249_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr249_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr249_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr249_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr249_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr249_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr249_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr249_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr249_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr249_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr249_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr253_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr253_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr253_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr253_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr253_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr253_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr253_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr253_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr253_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr253_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr253_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr253_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr253_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr253_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr257_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr257_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr257_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr257_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr257_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr257_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr257_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr257_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr257_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr257_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr257_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr257_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr257_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr257_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr261_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr261_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr261_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr261_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr261_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr261_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr261_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr261_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr261_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr261_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr261_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr261_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr261_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr261_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr265_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr265_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr265_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr265_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr265_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr265_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr265_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr265_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr265_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr265_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr265_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr265_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr265_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr265_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr269_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr269_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr269_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr269_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr269_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr269_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr269_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr269_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr269_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr269_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr269_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr269_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr269_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr269_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr273_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr273_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr273_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr273_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr273_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr273_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr273_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr273_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr273_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr273_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr273_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr273_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr273_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr273_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr277_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr277_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr277_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr277_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr277_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr277_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr277_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr277_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr277_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr277_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr277_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr277_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr277_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr277_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr281_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr281_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr281_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr281_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr281_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr281_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr281_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr281_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr281_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr281_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr281_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr281_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr281_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr281_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr285_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr285_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr285_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr285_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr285_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr285_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr285_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr285_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr285_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr285_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr285_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr285_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr285_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr285_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr289_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr289_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr289_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr289_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr289_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr289_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr289_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr289_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr289_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr289_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr289_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr289_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr289_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr289_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr293_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr293_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr293_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr293_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr293_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr293_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr293_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr293_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr293_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr293_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr293_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr293_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr293_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr293_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr297_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr297_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr297_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr297_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr297_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr297_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr297_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr297_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr297_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr297_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr297_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr297_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr297_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr297_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr301_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr301_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr301_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr301_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr301_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr301_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr301_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr301_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr301_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr301_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr301_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr301_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr301_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr301_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr305_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr305_mem_ena_OrRstB;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr305_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr305_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr305_mem_ab;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr305_mem_iq;
    wire [63:0] u0_m0_wo0_wi0_r0_delayr305_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr305_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr305_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr305_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr305_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr305_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr305_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr305_sticky_ena_q;
    wire u0_m0_wo0_wi0_r0_delayr309_mem_reset0;
    wire u0_m0_wo0_wi0_r0_delayr309_mem_ena_OrRstB;
    wire [47:0] u0_m0_wo0_wi0_r0_delayr309_mem_ia;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr309_mem_aa;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr309_mem_ab;
    wire [47:0] u0_m0_wo0_wi0_r0_delayr309_mem_iq;
    wire [47:0] u0_m0_wo0_wi0_r0_delayr309_mem_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr309_rdcnt_q;
    (* preserve_syn_only *) reg [1:0] u0_m0_wo0_wi0_r0_delayr309_rdcnt_i;
    (* preserve_syn_only *) reg u0_m0_wo0_wi0_r0_delayr309_rdcnt_eq;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr309_wraddr_q;
    wire [1:0] u0_m0_wo0_wi0_r0_delayr309_mem_last_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr309_cmpReg_q;
    (* preserve_syn_only *) reg [0:0] u0_m0_wo0_wi0_r0_delayr309_sticky_ena_q;
    wire [0:0] rblookup_read_hit_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr1_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr1_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr1_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr1_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr1_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr1_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr5_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr5_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr5_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr5_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr5_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr5_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr9_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr9_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr9_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr9_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr9_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr9_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr13_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr13_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr13_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr13_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr13_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr13_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr17_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr17_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr17_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr17_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr17_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr17_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr21_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr21_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr21_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr21_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr21_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr21_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr25_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr25_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr25_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr25_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr25_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr25_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr29_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr29_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr29_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr29_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr29_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr29_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr33_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr33_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr33_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr33_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr33_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr33_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr37_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr37_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr37_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr37_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr37_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr37_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr41_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr41_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr41_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr41_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr41_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr41_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr45_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr45_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr45_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr45_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr45_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr45_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr49_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr49_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr49_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr49_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr49_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr49_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr53_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr53_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr53_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr53_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr53_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr53_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr57_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr57_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr57_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr57_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr57_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr57_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr61_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr61_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr61_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr61_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr61_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr61_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr65_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr65_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr65_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr65_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr65_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr65_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr69_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr69_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr69_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr69_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr69_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr69_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr73_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr73_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr73_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr73_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr73_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr73_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr77_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr77_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr77_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr77_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr77_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr77_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr81_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr81_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr81_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr81_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr81_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr81_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr85_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr85_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr85_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr85_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr85_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr85_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr89_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr89_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr89_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr89_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr89_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr89_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr93_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr93_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr93_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr93_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr93_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr93_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr97_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr97_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr97_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr97_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr97_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr97_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr101_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr101_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr101_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr101_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr101_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr101_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr105_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr105_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr105_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr105_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr105_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr105_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr109_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr109_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr109_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr109_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr109_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr109_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr113_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr113_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr113_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr113_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr113_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr113_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr117_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr117_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr117_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr117_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr117_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr117_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr121_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr121_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr121_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr121_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr121_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr121_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr125_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr125_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr125_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr125_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr125_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr125_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr129_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr129_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr129_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr129_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr129_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr129_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr133_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr133_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr133_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr133_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr133_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr133_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr137_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr137_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr137_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr137_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr137_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr137_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr141_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr141_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr141_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr141_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr141_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr141_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr145_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr145_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr145_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr145_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr145_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr145_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr149_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr149_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr149_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr149_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr149_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr149_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr153_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr153_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr153_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr153_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr153_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr153_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr157_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr157_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr157_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr157_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr157_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr157_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr161_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr161_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr161_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr161_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr161_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr161_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr165_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr165_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr165_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr165_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr165_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr165_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr169_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr169_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr169_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr169_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr169_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr169_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr173_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr173_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr173_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr173_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr173_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr173_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr177_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr177_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr177_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr177_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr177_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr177_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr181_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr181_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr181_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr181_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr181_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr181_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr185_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr185_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr185_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr185_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr185_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr185_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr189_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr189_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr189_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr189_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr189_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr189_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr193_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr193_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr193_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr193_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr193_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr193_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr197_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr197_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr197_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr197_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr197_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr197_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr201_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr201_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr201_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr201_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr201_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr201_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr205_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr205_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr205_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr205_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr205_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr205_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr209_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr209_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr209_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr209_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr209_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr209_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr213_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr213_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr213_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr213_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr213_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr213_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr217_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr217_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr217_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr217_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr217_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr217_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr221_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr221_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr221_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr221_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr221_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr221_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr225_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr225_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr225_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr225_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr225_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr225_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr229_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr229_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr229_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr229_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr229_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr229_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr233_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr233_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr233_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr233_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr233_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr233_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr237_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr237_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr237_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr237_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr237_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr237_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr241_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr241_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr241_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr241_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr241_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr241_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr245_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr245_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr245_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr245_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr245_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr245_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr249_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr249_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr249_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr249_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr249_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr249_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr253_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr253_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr253_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr253_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr253_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr253_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr257_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr257_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr257_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr257_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr257_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr257_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr261_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr261_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr261_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr261_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr261_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr261_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr265_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr265_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr265_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr265_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr265_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr265_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr269_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr269_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr269_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr269_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr269_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr269_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr273_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr273_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr273_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr273_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr273_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr273_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr277_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr277_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr277_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr277_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr277_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr277_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr281_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr281_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr281_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr281_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr281_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr281_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr285_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr285_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr285_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr285_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr285_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr285_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr289_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr289_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr289_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr289_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr289_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr289_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr293_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr293_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr293_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr293_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr293_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr293_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr297_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr297_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr297_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr297_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr297_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr297_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr301_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr301_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr301_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr301_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr301_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr301_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr305_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr305_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr305_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr305_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr305_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr305_enaAnd_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr309_rdmux_s;
    reg [1:0] u0_m0_wo0_wi0_r0_delayr309_rdmux_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr309_cmp_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr309_notEnable_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr309_nor_q;
    wire [0:0] u0_m0_wo0_wi0_r0_delayr309_enaAnd_q;
    wire [16:0] xIn_bankIn_0_q;
    wire [31:0] rmPad_sel_b;
    wire [19:0] u0_m0_wo0_mtree_add0_38_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_38_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_38_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_38_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_38_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_38_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_37_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_37_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_37_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_37_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_37_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_37_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_36_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_36_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_36_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_36_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_36_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_36_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_35_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_35_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_35_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_35_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_35_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_35_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_34_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_34_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_34_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_34_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_34_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_34_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_33_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_33_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_33_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_33_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_33_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_33_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_32_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_32_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_32_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_32_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_32_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_32_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_31_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_31_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_31_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_31_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_31_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_31_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_30_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_30_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_30_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_30_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_30_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_30_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_29_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_29_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_29_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_29_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_29_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_29_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_28_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_28_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_28_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_28_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_28_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_28_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_27_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_27_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_27_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_27_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_27_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_27_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_26_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_26_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_26_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_26_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_26_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_26_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_25_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_25_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_25_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_25_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_25_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_25_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_24_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_24_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_24_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_24_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_24_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_24_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_23_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_23_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_23_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_23_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_23_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_23_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_22_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_22_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_22_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_22_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_22_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_22_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_21_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_21_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_21_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_21_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_21_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_21_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_20_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_20_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_20_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_20_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_20_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_20_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_19_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_19_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_19_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_19_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_19_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_19_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_18_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_18_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_18_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_18_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_18_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_18_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_17_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_17_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_17_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_17_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_17_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_17_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_16_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_16_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_16_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_16_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_16_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_16_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_15_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_15_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_15_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_15_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_15_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_15_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_14_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_14_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_14_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_14_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_14_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_14_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_13_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_13_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_13_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_13_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_13_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_13_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_12_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_12_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_12_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_12_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_12_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_12_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_11_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_11_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_11_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_11_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_11_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_11_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_10_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_10_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_10_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_10_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_10_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_10_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_9_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_9_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_9_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_9_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_9_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_9_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_8_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_8_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_8_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_8_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_8_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_8_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_7_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_7_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_7_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_7_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_7_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_7_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_6_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_6_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_6_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_6_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_6_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_6_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_5_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_5_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_5_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_5_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_5_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_5_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_4_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_4_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_4_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_4_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_4_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_4_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_3_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_3_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_3_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_3_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_3_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_3_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_2_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_2_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_2_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_2_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_2_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_2_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_1_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_1_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_1_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_1_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_1_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_1_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_0_BitSelect_for_b_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_0_BitSelect_for_b_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_0_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add0_0_BitSelect_for_a_tessel0_0_b;
    wire [13:0] u0_m0_wo0_mtree_add0_0_BitSelect_for_a_tessel1_0_b;
    wire [0:0] u0_m0_wo0_mtree_add0_0_BitSelect_for_a_tessel1_1_b;
    wire [0:0] u0_m0_wo0_mtree_add1_0_BitSelect_for_a_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_0_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_0_BitSelect_for_b_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_0_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_1_BitSelect_for_a_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_1_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_1_BitSelect_for_b_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_1_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_2_BitSelect_for_a_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_2_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_2_BitSelect_for_b_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_2_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_3_BitSelect_for_a_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_3_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_3_BitSelect_for_b_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_3_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_4_BitSelect_for_a_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_4_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_4_BitSelect_for_b_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_4_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_5_BitSelect_for_a_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_5_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_5_BitSelect_for_b_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_5_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_6_BitSelect_for_a_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_6_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_6_BitSelect_for_b_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_6_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_7_BitSelect_for_a_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_7_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_7_BitSelect_for_b_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_7_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_8_BitSelect_for_a_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_8_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_8_BitSelect_for_b_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_8_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_9_BitSelect_for_a_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_9_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_9_BitSelect_for_b_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_9_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_10_BitSelect_for_a_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_10_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_10_BitSelect_for_b_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_10_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_11_BitSelect_for_a_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_11_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_11_BitSelect_for_b_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_11_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_12_BitSelect_for_a_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_12_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_12_BitSelect_for_b_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_12_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_13_BitSelect_for_a_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_13_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_13_BitSelect_for_b_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_13_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_14_BitSelect_for_a_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_14_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_14_BitSelect_for_b_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_14_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_15_BitSelect_for_a_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_15_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_15_BitSelect_for_b_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_15_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_16_BitSelect_for_a_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_16_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_16_BitSelect_for_b_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_16_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_17_BitSelect_for_a_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_17_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_17_BitSelect_for_b_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_17_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_18_BitSelect_for_a_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_18_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add1_18_BitSelect_for_b_tessel1_1_b;
    wire [15:0] u0_m0_wo0_mtree_add1_18_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add2_9_BitSelect_for_b_tessel1_1_b;
    wire [16:0] u0_m0_wo0_mtree_add2_9_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add2_0_BitSelect_for_a_tessel1_1_b;
    wire [16:0] u0_m0_wo0_mtree_add2_0_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add2_0_BitSelect_for_b_tessel1_1_b;
    wire [16:0] u0_m0_wo0_mtree_add2_0_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add2_1_BitSelect_for_a_tessel1_1_b;
    wire [16:0] u0_m0_wo0_mtree_add2_1_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add2_1_BitSelect_for_b_tessel1_1_b;
    wire [16:0] u0_m0_wo0_mtree_add2_1_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add2_2_BitSelect_for_a_tessel1_1_b;
    wire [16:0] u0_m0_wo0_mtree_add2_2_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add2_2_BitSelect_for_b_tessel1_1_b;
    wire [16:0] u0_m0_wo0_mtree_add2_2_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add2_3_BitSelect_for_a_tessel1_1_b;
    wire [16:0] u0_m0_wo0_mtree_add2_3_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add2_3_BitSelect_for_b_tessel1_1_b;
    wire [16:0] u0_m0_wo0_mtree_add2_3_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add2_4_BitSelect_for_a_tessel1_1_b;
    wire [16:0] u0_m0_wo0_mtree_add2_4_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add2_4_BitSelect_for_b_tessel1_1_b;
    wire [16:0] u0_m0_wo0_mtree_add2_4_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add2_5_BitSelect_for_a_tessel1_1_b;
    wire [16:0] u0_m0_wo0_mtree_add2_5_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add2_5_BitSelect_for_b_tessel1_1_b;
    wire [16:0] u0_m0_wo0_mtree_add2_5_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add2_6_BitSelect_for_a_tessel1_1_b;
    wire [16:0] u0_m0_wo0_mtree_add2_6_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add2_6_BitSelect_for_b_tessel1_1_b;
    wire [16:0] u0_m0_wo0_mtree_add2_6_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add2_7_BitSelect_for_a_tessel1_1_b;
    wire [16:0] u0_m0_wo0_mtree_add2_7_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add2_7_BitSelect_for_b_tessel1_1_b;
    wire [16:0] u0_m0_wo0_mtree_add2_7_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add2_8_BitSelect_for_a_tessel1_1_b;
    wire [16:0] u0_m0_wo0_mtree_add2_8_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add2_8_BitSelect_for_b_tessel1_1_b;
    wire [16:0] u0_m0_wo0_mtree_add2_8_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add2_9_BitSelect_for_a_tessel1_1_b;
    wire [16:0] u0_m0_wo0_mtree_add2_9_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add3_0_BitSelect_for_a_tessel1_1_b;
    wire [17:0] u0_m0_wo0_mtree_add3_0_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add3_0_BitSelect_for_b_tessel1_1_b;
    wire [17:0] u0_m0_wo0_mtree_add3_0_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add3_1_BitSelect_for_a_tessel1_1_b;
    wire [17:0] u0_m0_wo0_mtree_add3_1_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add3_1_BitSelect_for_b_tessel1_1_b;
    wire [17:0] u0_m0_wo0_mtree_add3_1_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add3_2_BitSelect_for_a_tessel1_1_b;
    wire [17:0] u0_m0_wo0_mtree_add3_2_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add3_2_BitSelect_for_b_tessel1_1_b;
    wire [17:0] u0_m0_wo0_mtree_add3_2_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add3_3_BitSelect_for_a_tessel1_1_b;
    wire [17:0] u0_m0_wo0_mtree_add3_3_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add3_3_BitSelect_for_b_tessel1_1_b;
    wire [17:0] u0_m0_wo0_mtree_add3_3_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add3_4_BitSelect_for_a_tessel1_1_b;
    wire [17:0] u0_m0_wo0_mtree_add3_4_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add3_4_BitSelect_for_b_tessel1_1_b;
    wire [17:0] u0_m0_wo0_mtree_add3_4_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add4_0_BitSelect_for_a_tessel1_1_b;
    wire [18:0] u0_m0_wo0_mtree_add4_0_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add4_0_BitSelect_for_b_tessel1_1_b;
    wire [18:0] u0_m0_wo0_mtree_add4_0_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add4_1_BitSelect_for_a_tessel1_1_b;
    wire [18:0] u0_m0_wo0_mtree_add4_1_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add4_1_BitSelect_for_b_tessel1_1_b;
    wire [18:0] u0_m0_wo0_mtree_add4_1_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add6_0_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add6_0_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add6_0_BitSelect_for_b_tessel2_0_b;
    wire [0:0] u0_m0_wo0_mtree_add5_0_BitSelect_for_a_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add5_0_BitSelect_for_a_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add5_0_BitSelect_for_b_tessel1_1_b;
    wire [19:0] u0_m0_wo0_mtree_add5_0_BitSelect_for_b_BitJoin_for_c_q;
    wire [0:0] u0_m0_wo0_mtree_add6_0_BitSelect_for_a_tessel2_0_b;
    wire [40:0] u0_m0_wo0_mtree_add6_0_BitJoin_for_q_q;
    wire [15:0] u0_m0_wo0_wi0_r0_split1_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split1_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split1_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split1_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split5_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split5_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split5_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split5_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split9_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split9_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split9_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split9_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split13_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split13_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split13_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split13_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split17_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split17_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split17_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split17_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split21_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split21_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split21_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split21_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split25_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split25_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split25_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split25_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split29_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split29_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split29_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split29_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split33_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split33_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split33_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split33_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split37_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split37_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split37_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split37_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split41_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split41_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split41_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split41_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split45_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split45_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split45_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split45_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split49_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split49_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split49_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split49_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split53_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split53_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split53_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split53_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split57_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split57_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split57_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split57_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split61_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split61_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split61_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split61_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split65_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split65_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split65_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split65_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split69_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split69_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split69_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split69_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split73_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split73_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split73_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split73_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split77_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split77_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split77_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split77_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split81_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split81_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split81_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split81_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split85_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split85_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split85_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split85_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split89_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split89_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split89_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split89_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split93_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split93_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split93_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split93_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split97_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split97_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split97_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split97_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split101_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split101_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split101_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split101_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split105_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split105_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split105_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split105_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split109_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split109_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split109_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split109_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split113_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split113_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split113_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split113_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split117_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split117_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split117_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split117_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split121_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split121_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split121_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split121_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split125_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split125_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split125_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split125_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split129_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split129_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split129_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split129_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split133_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split133_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split133_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split133_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split137_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split137_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split137_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split137_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split141_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split141_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split141_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split141_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split145_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split145_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split145_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split145_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split149_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split149_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split149_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split149_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split153_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split153_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split153_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split157_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split157_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split157_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split157_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split161_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split161_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split161_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split161_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split165_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split165_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split165_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split165_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split169_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split169_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split169_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split169_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split173_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split173_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split173_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split173_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split177_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split177_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split177_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split177_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split181_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split181_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split181_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split181_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split185_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split185_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split185_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split185_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split189_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split189_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split189_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split189_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split193_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split193_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split193_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split193_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split197_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split197_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split197_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split197_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split201_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split201_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split201_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split201_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split205_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split205_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split205_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split205_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split209_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split209_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split209_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split209_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split213_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split213_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split213_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split213_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split217_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split217_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split217_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split217_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split221_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split221_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split221_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split221_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split225_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split225_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split225_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split225_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split229_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split229_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split229_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split229_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split233_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split233_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split233_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split233_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split237_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split237_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split237_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split237_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split241_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split241_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split241_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split241_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split245_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split245_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split245_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split245_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split249_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split249_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split249_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split249_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split253_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split253_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split253_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split253_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split257_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split257_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split257_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split257_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split261_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split261_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split261_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split261_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split265_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split265_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split265_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split265_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split269_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split269_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split269_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split269_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split273_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split273_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split273_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split273_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split277_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split277_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split277_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split277_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split281_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split281_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split281_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split281_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split285_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split285_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split285_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split285_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split289_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split289_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split289_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split289_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split293_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split293_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split293_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split293_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split297_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split297_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split297_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split297_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split301_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split301_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split301_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split301_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split305_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split305_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split305_d;
    wire [15:0] u0_m0_wo0_wi0_r0_split305_e;
    wire [15:0] u0_m0_wo0_wi0_r0_split309_b;
    wire [15:0] u0_m0_wo0_wi0_r0_split309_c;
    wire [15:0] u0_m0_wo0_wi0_r0_split309_d;
    wire [0:0] bank_u0_m0_wi0_wo0_bit_select_merged_b;
    wire [15:0] bank_u0_m0_wi0_wo0_bit_select_merged_c;
    wire [14:0] u0_m0_wo0_mtree_add0_38_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_38_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_37_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_37_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_36_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_36_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_35_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_35_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_34_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_34_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_33_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_33_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_32_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_32_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_31_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_31_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_30_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_30_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_29_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_29_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_28_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_28_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_27_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_27_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_26_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_26_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_25_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_25_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_24_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_24_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_23_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_23_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_22_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_22_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_21_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_21_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_20_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_20_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_19_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_19_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_18_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_18_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_17_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_17_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_16_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_16_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_15_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_15_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_14_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_14_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_13_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_13_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_12_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_12_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_11_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_11_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_10_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_10_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_9_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_9_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_8_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_8_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_7_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_7_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_6_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_6_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_5_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_5_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_4_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_4_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_3_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_3_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_2_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_2_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_1_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_1_BitSelect_for_a_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_0_BitSelect_for_b_BitJoin_for_c_q;
    wire [14:0] u0_m0_wo0_mtree_add0_0_BitSelect_for_a_BitJoin_for_c_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join1_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join5_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join9_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join13_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join17_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join21_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join25_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join29_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join33_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join37_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join41_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join45_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join49_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join53_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join57_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join61_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join65_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join69_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join73_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join77_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join81_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join85_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join89_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join93_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join97_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join101_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join105_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join109_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join113_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join117_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join121_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join125_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join129_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join133_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join137_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join141_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join145_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join149_q;
    wire [47:0] u0_m0_wo0_wi0_r0_join153_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join157_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join161_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join165_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join169_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join173_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join177_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join181_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join185_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join189_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join193_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join197_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join201_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join205_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join209_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join213_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join217_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join221_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join225_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join229_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join233_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join237_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join241_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join245_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join249_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join253_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join257_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join261_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join265_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join269_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join273_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join277_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join281_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join285_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join289_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join293_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join297_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join301_q;
    wire [63:0] u0_m0_wo0_wi0_r0_join305_q;
    wire [47:0] u0_m0_wo0_wi0_r0_join309_q;

    import ddc_model_DUT_safe_path_ver::safe_path_ver;

    // d_busIn_writedata_11(DELAY,2915)@10 + 1
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            d_busIn_writedata_11_q <= '0;
        end
        else
        begin
            d_busIn_writedata_11_q <= $unsigned(busIn_writedata);
        end
    end

    // rblookup(LOOKUP,5)@10 + 1
    assign rblookup_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            rblookup_q <= $unsigned(9'b000000000);
            rblookup_h <= $unsigned(1'b0);
            rblookup_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110010000 : begin
                                         rblookup_q <= 9'b000000000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110010001 : begin
                                         rblookup_q <= 9'b000000001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110010010 : begin
                                         rblookup_q <= 9'b000000010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110010011 : begin
                                         rblookup_q <= 9'b000000011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110010100 : begin
                                         rblookup_q <= 9'b000000100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110010101 : begin
                                         rblookup_q <= 9'b000000101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110010110 : begin
                                         rblookup_q <= 9'b000000110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110010111 : begin
                                         rblookup_q <= 9'b000000111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110011000 : begin
                                         rblookup_q <= 9'b000001000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110011001 : begin
                                         rblookup_q <= 9'b000001001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110011010 : begin
                                         rblookup_q <= 9'b000001010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110011011 : begin
                                         rblookup_q <= 9'b000001011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110011100 : begin
                                         rblookup_q <= 9'b000001100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110011101 : begin
                                         rblookup_q <= 9'b000001101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110011110 : begin
                                         rblookup_q <= 9'b000001110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110011111 : begin
                                         rblookup_q <= 9'b000001111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110100000 : begin
                                         rblookup_q <= 9'b000010000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110100001 : begin
                                         rblookup_q <= 9'b000010001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110100010 : begin
                                         rblookup_q <= 9'b000010010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110100011 : begin
                                         rblookup_q <= 9'b000010011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110100100 : begin
                                         rblookup_q <= 9'b000010100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110100101 : begin
                                         rblookup_q <= 9'b000010101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110100110 : begin
                                         rblookup_q <= 9'b000010110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110100111 : begin
                                         rblookup_q <= 9'b000010111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110101000 : begin
                                         rblookup_q <= 9'b000011000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110101001 : begin
                                         rblookup_q <= 9'b000011001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110101010 : begin
                                         rblookup_q <= 9'b000011010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110101011 : begin
                                         rblookup_q <= 9'b000011011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110101100 : begin
                                         rblookup_q <= 9'b000011100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110101101 : begin
                                         rblookup_q <= 9'b000011101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110101110 : begin
                                         rblookup_q <= 9'b000011110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110101111 : begin
                                         rblookup_q <= 9'b000011111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110110000 : begin
                                         rblookup_q <= 9'b000100000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110110001 : begin
                                         rblookup_q <= 9'b000100001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110110010 : begin
                                         rblookup_q <= 9'b000100010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110110011 : begin
                                         rblookup_q <= 9'b000100011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110110100 : begin
                                         rblookup_q <= 9'b000100100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110110101 : begin
                                         rblookup_q <= 9'b000100101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110110110 : begin
                                         rblookup_q <= 9'b000100110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110110111 : begin
                                         rblookup_q <= 9'b000100111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110111000 : begin
                                         rblookup_q <= 9'b000101000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110111001 : begin
                                         rblookup_q <= 9'b000101001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110111010 : begin
                                         rblookup_q <= 9'b000101010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110111011 : begin
                                         rblookup_q <= 9'b000101011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110111100 : begin
                                         rblookup_q <= 9'b000101100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110111101 : begin
                                         rblookup_q <= 9'b000101101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110111110 : begin
                                         rblookup_q <= 9'b000101110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000110111111 : begin
                                         rblookup_q <= 9'b000101111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111000000 : begin
                                         rblookup_q <= 9'b000110000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111000001 : begin
                                         rblookup_q <= 9'b000110001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111000010 : begin
                                         rblookup_q <= 9'b000110010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111000011 : begin
                                         rblookup_q <= 9'b000110011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111000100 : begin
                                         rblookup_q <= 9'b000110100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111000101 : begin
                                         rblookup_q <= 9'b000110101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111000110 : begin
                                         rblookup_q <= 9'b000110110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111000111 : begin
                                         rblookup_q <= 9'b000110111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111001000 : begin
                                         rblookup_q <= 9'b000111000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111001001 : begin
                                         rblookup_q <= 9'b000111001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111001010 : begin
                                         rblookup_q <= 9'b000111010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111001011 : begin
                                         rblookup_q <= 9'b000111011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111001100 : begin
                                         rblookup_q <= 9'b000111100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111001101 : begin
                                         rblookup_q <= 9'b000111101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111001110 : begin
                                         rblookup_q <= 9'b000111110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111001111 : begin
                                         rblookup_q <= 9'b000111111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111010000 : begin
                                         rblookup_q <= 9'b001000000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111010001 : begin
                                         rblookup_q <= 9'b001000001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111010010 : begin
                                         rblookup_q <= 9'b001000010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111010011 : begin
                                         rblookup_q <= 9'b001000011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111010100 : begin
                                         rblookup_q <= 9'b001000100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111010101 : begin
                                         rblookup_q <= 9'b001000101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111010110 : begin
                                         rblookup_q <= 9'b001000110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111010111 : begin
                                         rblookup_q <= 9'b001000111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111011000 : begin
                                         rblookup_q <= 9'b001001000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111011001 : begin
                                         rblookup_q <= 9'b001001001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111011010 : begin
                                         rblookup_q <= 9'b001001010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111011011 : begin
                                         rblookup_q <= 9'b001001011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111011100 : begin
                                         rblookup_q <= 9'b001001100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111011101 : begin
                                         rblookup_q <= 9'b001001101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111011110 : begin
                                         rblookup_q <= 9'b001001110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111011111 : begin
                                         rblookup_q <= 9'b001001111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111100000 : begin
                                         rblookup_q <= 9'b001010000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111100001 : begin
                                         rblookup_q <= 9'b001010001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111100010 : begin
                                         rblookup_q <= 9'b001010010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111100011 : begin
                                         rblookup_q <= 9'b001010011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111100100 : begin
                                         rblookup_q <= 9'b001010100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111100101 : begin
                                         rblookup_q <= 9'b001010101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111100110 : begin
                                         rblookup_q <= 9'b001010110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111100111 : begin
                                         rblookup_q <= 9'b001010111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111101000 : begin
                                         rblookup_q <= 9'b001011000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111101001 : begin
                                         rblookup_q <= 9'b001011001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111101010 : begin
                                         rblookup_q <= 9'b001011010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111101011 : begin
                                         rblookup_q <= 9'b001011011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111101100 : begin
                                         rblookup_q <= 9'b001011100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111101101 : begin
                                         rblookup_q <= 9'b001011101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111101110 : begin
                                         rblookup_q <= 9'b001011110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111101111 : begin
                                         rblookup_q <= 9'b001011111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111110000 : begin
                                         rblookup_q <= 9'b001100000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111110001 : begin
                                         rblookup_q <= 9'b001100001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111110010 : begin
                                         rblookup_q <= 9'b001100010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111110011 : begin
                                         rblookup_q <= 9'b001100011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111110100 : begin
                                         rblookup_q <= 9'b001100100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111110101 : begin
                                         rblookup_q <= 9'b001100101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111110110 : begin
                                         rblookup_q <= 9'b001100110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111110111 : begin
                                         rblookup_q <= 9'b001100111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111111000 : begin
                                         rblookup_q <= 9'b001101000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111111001 : begin
                                         rblookup_q <= 9'b001101001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111111010 : begin
                                         rblookup_q <= 9'b001101010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111111011 : begin
                                         rblookup_q <= 9'b001101011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111111100 : begin
                                         rblookup_q <= 9'b001101100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111111101 : begin
                                         rblookup_q <= 9'b001101101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111111110 : begin
                                         rblookup_q <= 9'b001101110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00000111111111 : begin
                                         rblookup_q <= 9'b001101111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000000000 : begin
                                         rblookup_q <= 9'b001110000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000000001 : begin
                                         rblookup_q <= 9'b001110001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000000010 : begin
                                         rblookup_q <= 9'b001110010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000000011 : begin
                                         rblookup_q <= 9'b001110011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000000100 : begin
                                         rblookup_q <= 9'b001110100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000000101 : begin
                                         rblookup_q <= 9'b001110101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000000110 : begin
                                         rblookup_q <= 9'b001110110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000000111 : begin
                                         rblookup_q <= 9'b001110111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000001000 : begin
                                         rblookup_q <= 9'b001111000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000001001 : begin
                                         rblookup_q <= 9'b001111001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000001010 : begin
                                         rblookup_q <= 9'b001111010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000001011 : begin
                                         rblookup_q <= 9'b001111011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000001100 : begin
                                         rblookup_q <= 9'b001111100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000001101 : begin
                                         rblookup_q <= 9'b001111101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000001110 : begin
                                         rblookup_q <= 9'b001111110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000001111 : begin
                                         rblookup_q <= 9'b001111111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000010000 : begin
                                         rblookup_q <= 9'b010000000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000010001 : begin
                                         rblookup_q <= 9'b010000001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000010010 : begin
                                         rblookup_q <= 9'b010000010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000010011 : begin
                                         rblookup_q <= 9'b010000011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000010100 : begin
                                         rblookup_q <= 9'b010000100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000010101 : begin
                                         rblookup_q <= 9'b010000101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000010110 : begin
                                         rblookup_q <= 9'b010000110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000010111 : begin
                                         rblookup_q <= 9'b010000111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000011000 : begin
                                         rblookup_q <= 9'b010001000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000011001 : begin
                                         rblookup_q <= 9'b010001001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000011010 : begin
                                         rblookup_q <= 9'b010001010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000011011 : begin
                                         rblookup_q <= 9'b010001011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000011100 : begin
                                         rblookup_q <= 9'b010001100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000011101 : begin
                                         rblookup_q <= 9'b010001101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000011110 : begin
                                         rblookup_q <= 9'b010001110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000011111 : begin
                                         rblookup_q <= 9'b010001111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000100000 : begin
                                         rblookup_q <= 9'b010010000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000100001 : begin
                                         rblookup_q <= 9'b010010001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000100010 : begin
                                         rblookup_q <= 9'b010010010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000100011 : begin
                                         rblookup_q <= 9'b010010011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000100100 : begin
                                         rblookup_q <= 9'b010010100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000100101 : begin
                                         rblookup_q <= 9'b010010101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000100110 : begin
                                         rblookup_q <= 9'b010010110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000100111 : begin
                                         rblookup_q <= 9'b010010111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000101000 : begin
                                         rblookup_q <= 9'b010011000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000101001 : begin
                                         rblookup_q <= 9'b010011001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000101010 : begin
                                         rblookup_q <= 9'b010011010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000101011 : begin
                                         rblookup_q <= 9'b010011011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000101100 : begin
                                         rblookup_q <= 9'b010011100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000101101 : begin
                                         rblookup_q <= 9'b010011101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000101110 : begin
                                         rblookup_q <= 9'b010011110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000101111 : begin
                                         rblookup_q <= 9'b010011111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000110000 : begin
                                         rblookup_q <= 9'b010100000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000110001 : begin
                                         rblookup_q <= 9'b010100001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000110010 : begin
                                         rblookup_q <= 9'b010100010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000110011 : begin
                                         rblookup_q <= 9'b010100011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000110100 : begin
                                         rblookup_q <= 9'b010100100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000110101 : begin
                                         rblookup_q <= 9'b010100101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000110110 : begin
                                         rblookup_q <= 9'b010100110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000110111 : begin
                                         rblookup_q <= 9'b010100111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000111000 : begin
                                         rblookup_q <= 9'b010101000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000111001 : begin
                                         rblookup_q <= 9'b010101001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000111010 : begin
                                         rblookup_q <= 9'b010101010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000111011 : begin
                                         rblookup_q <= 9'b010101011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000111100 : begin
                                         rblookup_q <= 9'b010101100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000111101 : begin
                                         rblookup_q <= 9'b010101101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000111110 : begin
                                         rblookup_q <= 9'b010101110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001000111111 : begin
                                         rblookup_q <= 9'b010101111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001000000 : begin
                                         rblookup_q <= 9'b010110000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001000001 : begin
                                         rblookup_q <= 9'b010110001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001000010 : begin
                                         rblookup_q <= 9'b010110010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001000011 : begin
                                         rblookup_q <= 9'b010110011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001000100 : begin
                                         rblookup_q <= 9'b010110100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001000101 : begin
                                         rblookup_q <= 9'b010110101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001000110 : begin
                                         rblookup_q <= 9'b010110110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001000111 : begin
                                         rblookup_q <= 9'b010110111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001001000 : begin
                                         rblookup_q <= 9'b010111000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001001001 : begin
                                         rblookup_q <= 9'b010111001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001001010 : begin
                                         rblookup_q <= 9'b010111010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001001011 : begin
                                         rblookup_q <= 9'b010111011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001001100 : begin
                                         rblookup_q <= 9'b010111100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001001101 : begin
                                         rblookup_q <= 9'b010111101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001001110 : begin
                                         rblookup_q <= 9'b010111110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001001111 : begin
                                         rblookup_q <= 9'b010111111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001010000 : begin
                                         rblookup_q <= 9'b011000000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001010001 : begin
                                         rblookup_q <= 9'b011000001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001010010 : begin
                                         rblookup_q <= 9'b011000010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001010011 : begin
                                         rblookup_q <= 9'b011000011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001010100 : begin
                                         rblookup_q <= 9'b011000100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001010101 : begin
                                         rblookup_q <= 9'b011000101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001010110 : begin
                                         rblookup_q <= 9'b011000110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001010111 : begin
                                         rblookup_q <= 9'b011000111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001011000 : begin
                                         rblookup_q <= 9'b011001000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001011001 : begin
                                         rblookup_q <= 9'b011001001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001011010 : begin
                                         rblookup_q <= 9'b011001010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001011011 : begin
                                         rblookup_q <= 9'b011001011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001011100 : begin
                                         rblookup_q <= 9'b011001100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001011101 : begin
                                         rblookup_q <= 9'b011001101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001011110 : begin
                                         rblookup_q <= 9'b011001110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001011111 : begin
                                         rblookup_q <= 9'b011001111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001100000 : begin
                                         rblookup_q <= 9'b011010000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001100001 : begin
                                         rblookup_q <= 9'b011010001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001100010 : begin
                                         rblookup_q <= 9'b011010010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001100011 : begin
                                         rblookup_q <= 9'b011010011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001100100 : begin
                                         rblookup_q <= 9'b011010100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001100101 : begin
                                         rblookup_q <= 9'b011010101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001100110 : begin
                                         rblookup_q <= 9'b011010110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001100111 : begin
                                         rblookup_q <= 9'b011010111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001101000 : begin
                                         rblookup_q <= 9'b011011000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001101001 : begin
                                         rblookup_q <= 9'b011011001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001101010 : begin
                                         rblookup_q <= 9'b011011010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001101011 : begin
                                         rblookup_q <= 9'b011011011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001101100 : begin
                                         rblookup_q <= 9'b011011100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001101101 : begin
                                         rblookup_q <= 9'b011011101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001101110 : begin
                                         rblookup_q <= 9'b011011110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001101111 : begin
                                         rblookup_q <= 9'b011011111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001110000 : begin
                                         rblookup_q <= 9'b011100000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001110001 : begin
                                         rblookup_q <= 9'b011100001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001110010 : begin
                                         rblookup_q <= 9'b011100010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001110011 : begin
                                         rblookup_q <= 9'b011100011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001110100 : begin
                                         rblookup_q <= 9'b011100100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001110101 : begin
                                         rblookup_q <= 9'b011100101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001110110 : begin
                                         rblookup_q <= 9'b011100110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001110111 : begin
                                         rblookup_q <= 9'b011100111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001111000 : begin
                                         rblookup_q <= 9'b011101000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001111001 : begin
                                         rblookup_q <= 9'b011101001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001111010 : begin
                                         rblookup_q <= 9'b011101010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001111011 : begin
                                         rblookup_q <= 9'b011101011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001111100 : begin
                                         rblookup_q <= 9'b011101100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001111101 : begin
                                         rblookup_q <= 9'b011101101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001111110 : begin
                                         rblookup_q <= 9'b011101110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001001111111 : begin
                                         rblookup_q <= 9'b011101111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010000000 : begin
                                         rblookup_q <= 9'b011110000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010000001 : begin
                                         rblookup_q <= 9'b011110001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010000010 : begin
                                         rblookup_q <= 9'b011110010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010000011 : begin
                                         rblookup_q <= 9'b011110011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010000100 : begin
                                         rblookup_q <= 9'b011110100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010000101 : begin
                                         rblookup_q <= 9'b011110101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010000110 : begin
                                         rblookup_q <= 9'b011110110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010000111 : begin
                                         rblookup_q <= 9'b011110111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010001000 : begin
                                         rblookup_q <= 9'b011111000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010001001 : begin
                                         rblookup_q <= 9'b011111001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010001010 : begin
                                         rblookup_q <= 9'b011111010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010001011 : begin
                                         rblookup_q <= 9'b011111011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010001100 : begin
                                         rblookup_q <= 9'b011111100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010001101 : begin
                                         rblookup_q <= 9'b011111101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010001110 : begin
                                         rblookup_q <= 9'b011111110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010001111 : begin
                                         rblookup_q <= 9'b011111111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010010000 : begin
                                         rblookup_q <= 9'b100000000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010010001 : begin
                                         rblookup_q <= 9'b100000001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010010010 : begin
                                         rblookup_q <= 9'b100000010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010010011 : begin
                                         rblookup_q <= 9'b100000011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010010100 : begin
                                         rblookup_q <= 9'b100000100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010010101 : begin
                                         rblookup_q <= 9'b100000101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010010110 : begin
                                         rblookup_q <= 9'b100000110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010010111 : begin
                                         rblookup_q <= 9'b100000111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010011000 : begin
                                         rblookup_q <= 9'b100001000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010011001 : begin
                                         rblookup_q <= 9'b100001001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010011010 : begin
                                         rblookup_q <= 9'b100001010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010011011 : begin
                                         rblookup_q <= 9'b100001011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010011100 : begin
                                         rblookup_q <= 9'b100001100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010011101 : begin
                                         rblookup_q <= 9'b100001101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010011110 : begin
                                         rblookup_q <= 9'b100001110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010011111 : begin
                                         rblookup_q <= 9'b100001111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010100000 : begin
                                         rblookup_q <= 9'b100010000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010100001 : begin
                                         rblookup_q <= 9'b100010001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010100010 : begin
                                         rblookup_q <= 9'b100010010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010100011 : begin
                                         rblookup_q <= 9'b100010011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010100100 : begin
                                         rblookup_q <= 9'b100010100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010100101 : begin
                                         rblookup_q <= 9'b100010101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010100110 : begin
                                         rblookup_q <= 9'b100010110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010100111 : begin
                                         rblookup_q <= 9'b100010111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010101000 : begin
                                         rblookup_q <= 9'b100011000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010101001 : begin
                                         rblookup_q <= 9'b100011001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010101010 : begin
                                         rblookup_q <= 9'b100011010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010101011 : begin
                                         rblookup_q <= 9'b100011011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010101100 : begin
                                         rblookup_q <= 9'b100011100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010101101 : begin
                                         rblookup_q <= 9'b100011101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010101110 : begin
                                         rblookup_q <= 9'b100011110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010101111 : begin
                                         rblookup_q <= 9'b100011111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010110000 : begin
                                         rblookup_q <= 9'b100100000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010110001 : begin
                                         rblookup_q <= 9'b100100001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010110010 : begin
                                         rblookup_q <= 9'b100100010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010110011 : begin
                                         rblookup_q <= 9'b100100011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010110100 : begin
                                         rblookup_q <= 9'b100100100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010110101 : begin
                                         rblookup_q <= 9'b100100101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010110110 : begin
                                         rblookup_q <= 9'b100100110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010110111 : begin
                                         rblookup_q <= 9'b100100111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010111000 : begin
                                         rblookup_q <= 9'b100101000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010111001 : begin
                                         rblookup_q <= 9'b100101001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010111010 : begin
                                         rblookup_q <= 9'b100101010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010111011 : begin
                                         rblookup_q <= 9'b100101011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010111100 : begin
                                         rblookup_q <= 9'b100101100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010111101 : begin
                                         rblookup_q <= 9'b100101101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010111110 : begin
                                         rblookup_q <= 9'b100101110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001010111111 : begin
                                         rblookup_q <= 9'b100101111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001011000000 : begin
                                         rblookup_q <= 9'b100110000;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001011000001 : begin
                                         rblookup_q <= 9'b100110001;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001011000010 : begin
                                         rblookup_q <= 9'b100110010;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001011000011 : begin
                                         rblookup_q <= 9'b100110011;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001011000100 : begin
                                         rblookup_q <= 9'b100110100;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001011000101 : begin
                                         rblookup_q <= 9'b100110101;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001011000110 : begin
                                         rblookup_q <= 9'b100110110;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                14'b00001011000111 : begin
                                         rblookup_q <= 9'b100110111;
                                         rblookup_h <= 1'b1;
                                         rblookup_e <= rblookup_c;
                                     end
                default : begin
                              rblookup_q <= 9'b000000000;
                              rblookup_h <= 1'b0;
                              rblookup_e <= 1'b0;
                          end
            endcase
        end
    end

    // rm(DUALMEM,8)@11 + 2
    assign rm_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign rm_aa = rblookup_q;
    assign rm_ab = rblookup_q;
    assign rm_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(9),
        .numwords_a(312),
        .width_b(16),
        .widthad_b(9),
        .numwords_b(312),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_rm.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) rm_dmem (
        .clocken0(rm_ena_NotRstA),
        .clock0(bus_clk),
        .address_a(rm_aa),
        .data_a(rm_ia),
        .wren_a(rblookup_e[0]),
        .address_b(rm_ab),
        .q_b(rm_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign rm_q = rm_iq[15:0];

    // rmPad_sel(BITSELECT,1211)@13
    assign rmPad_sel_b = $unsigned({{16{rm_q[15]}}, rm_q[15:0]});

    // VCC(CONSTANT,1)@0
    assign VCC_q = $unsigned(1'b1);

    // d_busIn_read_12(DELAY,2916)@10 + 2
    always @ (posedge bus_clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_busIn_read_12_delay_0 <= $unsigned(busIn_read);
            d_busIn_read_12_q <= d_busIn_read_12_delay_0;
        end
    end

    // d_rblookup_h_12(DELAY,2917)@11 + 1
    always @ (posedge bus_clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_rblookup_h_12_q <= $unsigned(rblookup_h);
        end
    end

    // rblookup_read_hit(LOGICAL,6)@12
    assign rblookup_read_hit_q = d_rblookup_h_12_q & d_busIn_read_12_q;

    // rblookup_valid(REG,7)@12 + 1
    always @ (posedge bus_clk)
    begin
        if (0)
        begin
        end
        else
        begin
            rblookup_valid_q <= $unsigned(rblookup_read_hit_q);
        end
    end

    // busOut(BUSOUT,10)@13
    assign busOut_readdatavalid = rblookup_valid_q;
    assign busOut_readdata = rmPad_sel_b;

    // GND(CONSTANT,0)@0
    assign GND_q = $unsigned(1'b0);

    // d_u0_m0_wo0_compute_q_12(DELAY,2919)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_compute_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_compute_q_12_delay_0 <= $unsigned(xIn_v);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_compute_q_12_q <= d_u0_m0_wo0_compute_q_12_delay_0;
        end
    end

    // d_u0_m0_wo0_compute_q_13(DELAY,2920)@12 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_compute_q_13_q <= $unsigned(d_u0_m0_wo0_compute_q_12_q);
        end
    end

    // xIn_bankIn_0(BITJOIN,3)@10
    assign xIn_bankIn_0_q = {bankIn_0, xIn_0};

    // bank_u0_m0_wi0_wo0_bit_select_merged(BITSELECT,2914)@10
    assign bank_u0_m0_wi0_wo0_bit_select_merged_b = $unsigned(xIn_bankIn_0_q[16:16]);
    assign bank_u0_m0_wi0_wo0_bit_select_merged_c = $unsigned(xIn_bankIn_0_q[15:0]);

    // d_u0_m0_wo0_bank_delayr1_q_13(DELAY,2978)@10 + 3
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr1_q_13_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr1_q_13_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr1_q_13_delay_1 <= d_u0_m0_wo0_bank_delayr1_q_13_delay_0;
            d_u0_m0_wo0_bank_delayr1_q_13_q <= d_u0_m0_wo0_bank_delayr1_q_13_delay_1;
        end
    end

    // u0_m0_wo0_dec154(LOOKUP,887)@10 + 1
    assign u0_m0_wo0_dec154_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec154_q <= $unsigned(1'b0);
            u0_m0_wo0_dec154_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000101010 : begin
                                         u0_m0_wo0_dec154_q <= 1'b0;
                                         u0_m0_wo0_dec154_e <= u0_m0_wo0_dec154_c;
                                     end
                14'b00001011000110 : begin
                                         u0_m0_wo0_dec154_q <= 1'b1;
                                         u0_m0_wo0_dec154_e <= u0_m0_wo0_dec154_c;
                                     end
                default : begin
                              u0_m0_wo0_dec154_q <= 1'b0;
                              u0_m0_wo0_dec154_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm154(DUALMEM,889)@13 + 2
    assign u0_m0_wo0_cm154_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm154_aa = u0_m0_wo0_dec154_q;
    assign u0_m0_wo0_cm154_ab = d_u0_m0_wo0_bank_delayr1_q_13_q;
    assign u0_m0_wo0_cm154_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm154.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm154_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm154_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm154_aa),
        .data_a(u0_m0_wo0_cm154_ia),
        .wren_a(u0_m0_wo0_dec154_e[0]),
        .address_b(u0_m0_wo0_cm154_ab),
        .q_b(u0_m0_wo0_cm154_iq),
        .rden_b(d_u0_m0_wo0_compute_q_13_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm154_q = u0_m0_wo0_cm154_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr153_notEnable(LOGICAL,3514)@12
    assign u0_m0_wo0_wi0_r0_delayr153_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr153_nor(LOGICAL,3515)@12
    assign u0_m0_wo0_wi0_r0_delayr153_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr153_notEnable_q | u0_m0_wo0_wi0_r0_delayr153_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr153_mem_last(CONSTANT,3511)
    assign u0_m0_wo0_wi0_r0_delayr153_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr153_cmp(LOGICAL,3512)@12
    assign u0_m0_wo0_wi0_r0_delayr153_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr153_mem_last_q == u0_m0_wo0_wi0_r0_delayr153_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr153_cmpReg(REG,3513)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr153_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr153_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr153_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr153_sticky_ena(REG,3516)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr153_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr153_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr153_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr153_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr153_enaAnd(LOGICAL,3517)@12
    assign u0_m0_wo0_wi0_r0_delayr153_enaAnd_q = u0_m0_wo0_wi0_r0_delayr153_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr153_rdcnt(COUNTER,3508)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr153_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr153_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr153_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr153_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr153_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr153_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr153_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr153_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr153_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr153_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr153_rdcnt_q = u0_m0_wo0_wi0_r0_delayr153_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr153_rdmux(MUX,3509)@12
    assign u0_m0_wo0_wi0_r0_delayr153_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr153_rdmux_s or u0_m0_wo0_wi0_r0_delayr153_wraddr_q or u0_m0_wo0_wi0_r0_delayr153_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr153_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr153_rdmux_q = u0_m0_wo0_wi0_r0_delayr153_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr153_rdmux_q = u0_m0_wo0_wi0_r0_delayr153_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr153_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr149_notEnable(LOGICAL,3503)@12
    assign u0_m0_wo0_wi0_r0_delayr149_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr149_nor(LOGICAL,3504)@12
    assign u0_m0_wo0_wi0_r0_delayr149_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr149_notEnable_q | u0_m0_wo0_wi0_r0_delayr149_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr149_mem_last(CONSTANT,3500)
    assign u0_m0_wo0_wi0_r0_delayr149_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr149_cmp(LOGICAL,3501)@12
    assign u0_m0_wo0_wi0_r0_delayr149_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr149_mem_last_q == u0_m0_wo0_wi0_r0_delayr149_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr149_cmpReg(REG,3502)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr149_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr149_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr149_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr149_sticky_ena(REG,3505)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr149_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr149_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr149_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr149_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr149_enaAnd(LOGICAL,3506)@12
    assign u0_m0_wo0_wi0_r0_delayr149_enaAnd_q = u0_m0_wo0_wi0_r0_delayr149_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr149_rdcnt(COUNTER,3497)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr149_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr149_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr149_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr149_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr149_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr149_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr149_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr149_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr149_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr149_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr149_rdcnt_q = u0_m0_wo0_wi0_r0_delayr149_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr149_rdmux(MUX,3498)@12
    assign u0_m0_wo0_wi0_r0_delayr149_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr149_rdmux_s or u0_m0_wo0_wi0_r0_delayr149_wraddr_q or u0_m0_wo0_wi0_r0_delayr149_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr149_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr149_rdmux_q = u0_m0_wo0_wi0_r0_delayr149_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr149_rdmux_q = u0_m0_wo0_wi0_r0_delayr149_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr149_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr145_notEnable(LOGICAL,3492)@12
    assign u0_m0_wo0_wi0_r0_delayr145_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr145_nor(LOGICAL,3493)@12
    assign u0_m0_wo0_wi0_r0_delayr145_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr145_notEnable_q | u0_m0_wo0_wi0_r0_delayr145_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr145_mem_last(CONSTANT,3489)
    assign u0_m0_wo0_wi0_r0_delayr145_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr145_cmp(LOGICAL,3490)@12
    assign u0_m0_wo0_wi0_r0_delayr145_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr145_mem_last_q == u0_m0_wo0_wi0_r0_delayr145_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr145_cmpReg(REG,3491)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr145_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr145_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr145_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr145_sticky_ena(REG,3494)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr145_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr145_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr145_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr145_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr145_enaAnd(LOGICAL,3495)@12
    assign u0_m0_wo0_wi0_r0_delayr145_enaAnd_q = u0_m0_wo0_wi0_r0_delayr145_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr145_rdcnt(COUNTER,3486)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr145_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr145_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr145_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr145_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr145_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr145_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr145_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr145_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr145_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr145_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr145_rdcnt_q = u0_m0_wo0_wi0_r0_delayr145_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr145_rdmux(MUX,3487)@12
    assign u0_m0_wo0_wi0_r0_delayr145_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr145_rdmux_s or u0_m0_wo0_wi0_r0_delayr145_wraddr_q or u0_m0_wo0_wi0_r0_delayr145_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr145_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr145_rdmux_q = u0_m0_wo0_wi0_r0_delayr145_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr145_rdmux_q = u0_m0_wo0_wi0_r0_delayr145_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr145_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr141_notEnable(LOGICAL,3481)@12
    assign u0_m0_wo0_wi0_r0_delayr141_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr141_nor(LOGICAL,3482)@12
    assign u0_m0_wo0_wi0_r0_delayr141_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr141_notEnable_q | u0_m0_wo0_wi0_r0_delayr141_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr141_mem_last(CONSTANT,3478)
    assign u0_m0_wo0_wi0_r0_delayr141_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr141_cmp(LOGICAL,3479)@12
    assign u0_m0_wo0_wi0_r0_delayr141_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr141_mem_last_q == u0_m0_wo0_wi0_r0_delayr141_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr141_cmpReg(REG,3480)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr141_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr141_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr141_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr141_sticky_ena(REG,3483)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr141_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr141_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr141_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr141_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr141_enaAnd(LOGICAL,3484)@12
    assign u0_m0_wo0_wi0_r0_delayr141_enaAnd_q = u0_m0_wo0_wi0_r0_delayr141_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr141_rdcnt(COUNTER,3475)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr141_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr141_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr141_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr141_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr141_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr141_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr141_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr141_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr141_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr141_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr141_rdcnt_q = u0_m0_wo0_wi0_r0_delayr141_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr141_rdmux(MUX,3476)@12
    assign u0_m0_wo0_wi0_r0_delayr141_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr141_rdmux_s or u0_m0_wo0_wi0_r0_delayr141_wraddr_q or u0_m0_wo0_wi0_r0_delayr141_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr141_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr141_rdmux_q = u0_m0_wo0_wi0_r0_delayr141_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr141_rdmux_q = u0_m0_wo0_wi0_r0_delayr141_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr141_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr137_notEnable(LOGICAL,3470)@12
    assign u0_m0_wo0_wi0_r0_delayr137_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr137_nor(LOGICAL,3471)@12
    assign u0_m0_wo0_wi0_r0_delayr137_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr137_notEnable_q | u0_m0_wo0_wi0_r0_delayr137_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr137_mem_last(CONSTANT,3467)
    assign u0_m0_wo0_wi0_r0_delayr137_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr137_cmp(LOGICAL,3468)@12
    assign u0_m0_wo0_wi0_r0_delayr137_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr137_mem_last_q == u0_m0_wo0_wi0_r0_delayr137_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr137_cmpReg(REG,3469)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr137_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr137_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr137_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr137_sticky_ena(REG,3472)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr137_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr137_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr137_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr137_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr137_enaAnd(LOGICAL,3473)@12
    assign u0_m0_wo0_wi0_r0_delayr137_enaAnd_q = u0_m0_wo0_wi0_r0_delayr137_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr137_rdcnt(COUNTER,3464)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr137_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr137_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr137_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr137_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr137_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr137_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr137_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr137_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr137_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr137_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr137_rdcnt_q = u0_m0_wo0_wi0_r0_delayr137_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr137_rdmux(MUX,3465)@12
    assign u0_m0_wo0_wi0_r0_delayr137_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr137_rdmux_s or u0_m0_wo0_wi0_r0_delayr137_wraddr_q or u0_m0_wo0_wi0_r0_delayr137_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr137_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr137_rdmux_q = u0_m0_wo0_wi0_r0_delayr137_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr137_rdmux_q = u0_m0_wo0_wi0_r0_delayr137_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr137_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr133_notEnable(LOGICAL,3459)@12
    assign u0_m0_wo0_wi0_r0_delayr133_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr133_nor(LOGICAL,3460)@12
    assign u0_m0_wo0_wi0_r0_delayr133_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr133_notEnable_q | u0_m0_wo0_wi0_r0_delayr133_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr133_mem_last(CONSTANT,3456)
    assign u0_m0_wo0_wi0_r0_delayr133_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr133_cmp(LOGICAL,3457)@12
    assign u0_m0_wo0_wi0_r0_delayr133_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr133_mem_last_q == u0_m0_wo0_wi0_r0_delayr133_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr133_cmpReg(REG,3458)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr133_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr133_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr133_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr133_sticky_ena(REG,3461)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr133_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr133_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr133_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr133_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr133_enaAnd(LOGICAL,3462)@12
    assign u0_m0_wo0_wi0_r0_delayr133_enaAnd_q = u0_m0_wo0_wi0_r0_delayr133_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr133_rdcnt(COUNTER,3453)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr133_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr133_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr133_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr133_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr133_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr133_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr133_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr133_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr133_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr133_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr133_rdcnt_q = u0_m0_wo0_wi0_r0_delayr133_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr133_rdmux(MUX,3454)@12
    assign u0_m0_wo0_wi0_r0_delayr133_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr133_rdmux_s or u0_m0_wo0_wi0_r0_delayr133_wraddr_q or u0_m0_wo0_wi0_r0_delayr133_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr133_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr133_rdmux_q = u0_m0_wo0_wi0_r0_delayr133_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr133_rdmux_q = u0_m0_wo0_wi0_r0_delayr133_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr133_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr129_notEnable(LOGICAL,3448)@12
    assign u0_m0_wo0_wi0_r0_delayr129_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr129_nor(LOGICAL,3449)@12
    assign u0_m0_wo0_wi0_r0_delayr129_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr129_notEnable_q | u0_m0_wo0_wi0_r0_delayr129_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr129_mem_last(CONSTANT,3445)
    assign u0_m0_wo0_wi0_r0_delayr129_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr129_cmp(LOGICAL,3446)@12
    assign u0_m0_wo0_wi0_r0_delayr129_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr129_mem_last_q == u0_m0_wo0_wi0_r0_delayr129_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr129_cmpReg(REG,3447)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr129_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr129_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr129_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr129_sticky_ena(REG,3450)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr129_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr129_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr129_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr129_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr129_enaAnd(LOGICAL,3451)@12
    assign u0_m0_wo0_wi0_r0_delayr129_enaAnd_q = u0_m0_wo0_wi0_r0_delayr129_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr129_rdcnt(COUNTER,3442)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr129_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr129_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr129_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr129_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr129_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr129_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr129_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr129_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr129_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr129_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr129_rdcnt_q = u0_m0_wo0_wi0_r0_delayr129_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr129_rdmux(MUX,3443)@12
    assign u0_m0_wo0_wi0_r0_delayr129_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr129_rdmux_s or u0_m0_wo0_wi0_r0_delayr129_wraddr_q or u0_m0_wo0_wi0_r0_delayr129_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr129_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr129_rdmux_q = u0_m0_wo0_wi0_r0_delayr129_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr129_rdmux_q = u0_m0_wo0_wi0_r0_delayr129_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr129_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr125_notEnable(LOGICAL,3437)@12
    assign u0_m0_wo0_wi0_r0_delayr125_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr125_nor(LOGICAL,3438)@12
    assign u0_m0_wo0_wi0_r0_delayr125_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr125_notEnable_q | u0_m0_wo0_wi0_r0_delayr125_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr125_mem_last(CONSTANT,3434)
    assign u0_m0_wo0_wi0_r0_delayr125_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr125_cmp(LOGICAL,3435)@12
    assign u0_m0_wo0_wi0_r0_delayr125_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr125_mem_last_q == u0_m0_wo0_wi0_r0_delayr125_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr125_cmpReg(REG,3436)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr125_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr125_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr125_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr125_sticky_ena(REG,3439)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr125_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr125_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr125_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr125_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr125_enaAnd(LOGICAL,3440)@12
    assign u0_m0_wo0_wi0_r0_delayr125_enaAnd_q = u0_m0_wo0_wi0_r0_delayr125_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr125_rdcnt(COUNTER,3431)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr125_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr125_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr125_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr125_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr125_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr125_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr125_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr125_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr125_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr125_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr125_rdcnt_q = u0_m0_wo0_wi0_r0_delayr125_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr125_rdmux(MUX,3432)@12
    assign u0_m0_wo0_wi0_r0_delayr125_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr125_rdmux_s or u0_m0_wo0_wi0_r0_delayr125_wraddr_q or u0_m0_wo0_wi0_r0_delayr125_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr125_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr125_rdmux_q = u0_m0_wo0_wi0_r0_delayr125_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr125_rdmux_q = u0_m0_wo0_wi0_r0_delayr125_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr125_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr121_notEnable(LOGICAL,3426)@12
    assign u0_m0_wo0_wi0_r0_delayr121_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr121_nor(LOGICAL,3427)@12
    assign u0_m0_wo0_wi0_r0_delayr121_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr121_notEnable_q | u0_m0_wo0_wi0_r0_delayr121_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr121_mem_last(CONSTANT,3423)
    assign u0_m0_wo0_wi0_r0_delayr121_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr121_cmp(LOGICAL,3424)@12
    assign u0_m0_wo0_wi0_r0_delayr121_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr121_mem_last_q == u0_m0_wo0_wi0_r0_delayr121_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr121_cmpReg(REG,3425)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr121_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr121_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr121_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr121_sticky_ena(REG,3428)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr121_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr121_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr121_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr121_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr121_enaAnd(LOGICAL,3429)@12
    assign u0_m0_wo0_wi0_r0_delayr121_enaAnd_q = u0_m0_wo0_wi0_r0_delayr121_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr121_rdcnt(COUNTER,3420)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr121_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr121_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr121_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr121_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr121_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr121_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr121_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr121_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr121_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr121_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr121_rdcnt_q = u0_m0_wo0_wi0_r0_delayr121_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr121_rdmux(MUX,3421)@12
    assign u0_m0_wo0_wi0_r0_delayr121_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr121_rdmux_s or u0_m0_wo0_wi0_r0_delayr121_wraddr_q or u0_m0_wo0_wi0_r0_delayr121_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr121_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr121_rdmux_q = u0_m0_wo0_wi0_r0_delayr121_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr121_rdmux_q = u0_m0_wo0_wi0_r0_delayr121_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr121_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr117_notEnable(LOGICAL,3415)@12
    assign u0_m0_wo0_wi0_r0_delayr117_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr117_nor(LOGICAL,3416)@12
    assign u0_m0_wo0_wi0_r0_delayr117_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr117_notEnable_q | u0_m0_wo0_wi0_r0_delayr117_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr117_mem_last(CONSTANT,3412)
    assign u0_m0_wo0_wi0_r0_delayr117_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr117_cmp(LOGICAL,3413)@12
    assign u0_m0_wo0_wi0_r0_delayr117_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr117_mem_last_q == u0_m0_wo0_wi0_r0_delayr117_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr117_cmpReg(REG,3414)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr117_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr117_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr117_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr117_sticky_ena(REG,3417)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr117_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr117_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr117_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr117_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr117_enaAnd(LOGICAL,3418)@12
    assign u0_m0_wo0_wi0_r0_delayr117_enaAnd_q = u0_m0_wo0_wi0_r0_delayr117_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr117_rdcnt(COUNTER,3409)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr117_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr117_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr117_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr117_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr117_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr117_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr117_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr117_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr117_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr117_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr117_rdcnt_q = u0_m0_wo0_wi0_r0_delayr117_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr117_rdmux(MUX,3410)@12
    assign u0_m0_wo0_wi0_r0_delayr117_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr117_rdmux_s or u0_m0_wo0_wi0_r0_delayr117_wraddr_q or u0_m0_wo0_wi0_r0_delayr117_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr117_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr117_rdmux_q = u0_m0_wo0_wi0_r0_delayr117_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr117_rdmux_q = u0_m0_wo0_wi0_r0_delayr117_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr117_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr113_notEnable(LOGICAL,3404)@12
    assign u0_m0_wo0_wi0_r0_delayr113_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr113_nor(LOGICAL,3405)@12
    assign u0_m0_wo0_wi0_r0_delayr113_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr113_notEnable_q | u0_m0_wo0_wi0_r0_delayr113_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr113_mem_last(CONSTANT,3401)
    assign u0_m0_wo0_wi0_r0_delayr113_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr113_cmp(LOGICAL,3402)@12
    assign u0_m0_wo0_wi0_r0_delayr113_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr113_mem_last_q == u0_m0_wo0_wi0_r0_delayr113_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr113_cmpReg(REG,3403)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr113_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr113_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr113_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr113_sticky_ena(REG,3406)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr113_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr113_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr113_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr113_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr113_enaAnd(LOGICAL,3407)@12
    assign u0_m0_wo0_wi0_r0_delayr113_enaAnd_q = u0_m0_wo0_wi0_r0_delayr113_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr113_rdcnt(COUNTER,3398)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr113_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr113_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr113_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr113_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr113_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr113_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr113_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr113_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr113_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr113_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr113_rdcnt_q = u0_m0_wo0_wi0_r0_delayr113_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr113_rdmux(MUX,3399)@12
    assign u0_m0_wo0_wi0_r0_delayr113_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr113_rdmux_s or u0_m0_wo0_wi0_r0_delayr113_wraddr_q or u0_m0_wo0_wi0_r0_delayr113_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr113_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr113_rdmux_q = u0_m0_wo0_wi0_r0_delayr113_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr113_rdmux_q = u0_m0_wo0_wi0_r0_delayr113_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr113_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr109_notEnable(LOGICAL,3393)@12
    assign u0_m0_wo0_wi0_r0_delayr109_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr109_nor(LOGICAL,3394)@12
    assign u0_m0_wo0_wi0_r0_delayr109_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr109_notEnable_q | u0_m0_wo0_wi0_r0_delayr109_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr109_mem_last(CONSTANT,3390)
    assign u0_m0_wo0_wi0_r0_delayr109_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr109_cmp(LOGICAL,3391)@12
    assign u0_m0_wo0_wi0_r0_delayr109_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr109_mem_last_q == u0_m0_wo0_wi0_r0_delayr109_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr109_cmpReg(REG,3392)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr109_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr109_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr109_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr109_sticky_ena(REG,3395)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr109_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr109_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr109_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr109_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr109_enaAnd(LOGICAL,3396)@12
    assign u0_m0_wo0_wi0_r0_delayr109_enaAnd_q = u0_m0_wo0_wi0_r0_delayr109_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr109_rdcnt(COUNTER,3387)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr109_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr109_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr109_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr109_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr109_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr109_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr109_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr109_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr109_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr109_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr109_rdcnt_q = u0_m0_wo0_wi0_r0_delayr109_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr109_rdmux(MUX,3388)@12
    assign u0_m0_wo0_wi0_r0_delayr109_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr109_rdmux_s or u0_m0_wo0_wi0_r0_delayr109_wraddr_q or u0_m0_wo0_wi0_r0_delayr109_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr109_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr109_rdmux_q = u0_m0_wo0_wi0_r0_delayr109_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr109_rdmux_q = u0_m0_wo0_wi0_r0_delayr109_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr109_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr105_notEnable(LOGICAL,3382)@12
    assign u0_m0_wo0_wi0_r0_delayr105_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr105_nor(LOGICAL,3383)@12
    assign u0_m0_wo0_wi0_r0_delayr105_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr105_notEnable_q | u0_m0_wo0_wi0_r0_delayr105_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr105_mem_last(CONSTANT,3379)
    assign u0_m0_wo0_wi0_r0_delayr105_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr105_cmp(LOGICAL,3380)@12
    assign u0_m0_wo0_wi0_r0_delayr105_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr105_mem_last_q == u0_m0_wo0_wi0_r0_delayr105_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr105_cmpReg(REG,3381)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr105_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr105_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr105_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr105_sticky_ena(REG,3384)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr105_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr105_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr105_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr105_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr105_enaAnd(LOGICAL,3385)@12
    assign u0_m0_wo0_wi0_r0_delayr105_enaAnd_q = u0_m0_wo0_wi0_r0_delayr105_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr105_rdcnt(COUNTER,3376)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr105_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr105_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr105_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr105_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr105_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr105_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr105_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr105_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr105_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr105_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr105_rdcnt_q = u0_m0_wo0_wi0_r0_delayr105_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr105_rdmux(MUX,3377)@12
    assign u0_m0_wo0_wi0_r0_delayr105_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr105_rdmux_s or u0_m0_wo0_wi0_r0_delayr105_wraddr_q or u0_m0_wo0_wi0_r0_delayr105_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr105_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr105_rdmux_q = u0_m0_wo0_wi0_r0_delayr105_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr105_rdmux_q = u0_m0_wo0_wi0_r0_delayr105_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr105_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr101_notEnable(LOGICAL,3371)@12
    assign u0_m0_wo0_wi0_r0_delayr101_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr101_nor(LOGICAL,3372)@12
    assign u0_m0_wo0_wi0_r0_delayr101_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr101_notEnable_q | u0_m0_wo0_wi0_r0_delayr101_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr101_mem_last(CONSTANT,3368)
    assign u0_m0_wo0_wi0_r0_delayr101_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr101_cmp(LOGICAL,3369)@12
    assign u0_m0_wo0_wi0_r0_delayr101_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr101_mem_last_q == u0_m0_wo0_wi0_r0_delayr101_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr101_cmpReg(REG,3370)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr101_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr101_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr101_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr101_sticky_ena(REG,3373)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr101_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr101_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr101_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr101_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr101_enaAnd(LOGICAL,3374)@12
    assign u0_m0_wo0_wi0_r0_delayr101_enaAnd_q = u0_m0_wo0_wi0_r0_delayr101_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr101_rdcnt(COUNTER,3365)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr101_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr101_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr101_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr101_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr101_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr101_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr101_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr101_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr101_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr101_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr101_rdcnt_q = u0_m0_wo0_wi0_r0_delayr101_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr101_rdmux(MUX,3366)@12
    assign u0_m0_wo0_wi0_r0_delayr101_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr101_rdmux_s or u0_m0_wo0_wi0_r0_delayr101_wraddr_q or u0_m0_wo0_wi0_r0_delayr101_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr101_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr101_rdmux_q = u0_m0_wo0_wi0_r0_delayr101_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr101_rdmux_q = u0_m0_wo0_wi0_r0_delayr101_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr101_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr97_notEnable(LOGICAL,3360)@12
    assign u0_m0_wo0_wi0_r0_delayr97_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr97_nor(LOGICAL,3361)@12
    assign u0_m0_wo0_wi0_r0_delayr97_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr97_notEnable_q | u0_m0_wo0_wi0_r0_delayr97_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr97_mem_last(CONSTANT,3357)
    assign u0_m0_wo0_wi0_r0_delayr97_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr97_cmp(LOGICAL,3358)@12
    assign u0_m0_wo0_wi0_r0_delayr97_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr97_mem_last_q == u0_m0_wo0_wi0_r0_delayr97_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr97_cmpReg(REG,3359)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr97_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr97_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr97_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr97_sticky_ena(REG,3362)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr97_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr97_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr97_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr97_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr97_enaAnd(LOGICAL,3363)@12
    assign u0_m0_wo0_wi0_r0_delayr97_enaAnd_q = u0_m0_wo0_wi0_r0_delayr97_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr97_rdcnt(COUNTER,3354)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr97_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr97_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr97_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr97_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr97_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr97_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr97_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr97_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr97_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr97_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr97_rdcnt_q = u0_m0_wo0_wi0_r0_delayr97_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr97_rdmux(MUX,3355)@12
    assign u0_m0_wo0_wi0_r0_delayr97_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr97_rdmux_s or u0_m0_wo0_wi0_r0_delayr97_wraddr_q or u0_m0_wo0_wi0_r0_delayr97_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr97_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr97_rdmux_q = u0_m0_wo0_wi0_r0_delayr97_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr97_rdmux_q = u0_m0_wo0_wi0_r0_delayr97_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr97_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr93_notEnable(LOGICAL,3349)@12
    assign u0_m0_wo0_wi0_r0_delayr93_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr93_nor(LOGICAL,3350)@12
    assign u0_m0_wo0_wi0_r0_delayr93_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr93_notEnable_q | u0_m0_wo0_wi0_r0_delayr93_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr93_mem_last(CONSTANT,3346)
    assign u0_m0_wo0_wi0_r0_delayr93_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr93_cmp(LOGICAL,3347)@12
    assign u0_m0_wo0_wi0_r0_delayr93_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr93_mem_last_q == u0_m0_wo0_wi0_r0_delayr93_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr93_cmpReg(REG,3348)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr93_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr93_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr93_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr93_sticky_ena(REG,3351)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr93_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr93_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr93_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr93_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr93_enaAnd(LOGICAL,3352)@12
    assign u0_m0_wo0_wi0_r0_delayr93_enaAnd_q = u0_m0_wo0_wi0_r0_delayr93_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr93_rdcnt(COUNTER,3343)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr93_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr93_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr93_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr93_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr93_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr93_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr93_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr93_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr93_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr93_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr93_rdcnt_q = u0_m0_wo0_wi0_r0_delayr93_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr93_rdmux(MUX,3344)@12
    assign u0_m0_wo0_wi0_r0_delayr93_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr93_rdmux_s or u0_m0_wo0_wi0_r0_delayr93_wraddr_q or u0_m0_wo0_wi0_r0_delayr93_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr93_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr93_rdmux_q = u0_m0_wo0_wi0_r0_delayr93_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr93_rdmux_q = u0_m0_wo0_wi0_r0_delayr93_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr93_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr89_notEnable(LOGICAL,3338)@12
    assign u0_m0_wo0_wi0_r0_delayr89_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr89_nor(LOGICAL,3339)@12
    assign u0_m0_wo0_wi0_r0_delayr89_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr89_notEnable_q | u0_m0_wo0_wi0_r0_delayr89_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr89_mem_last(CONSTANT,3335)
    assign u0_m0_wo0_wi0_r0_delayr89_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr89_cmp(LOGICAL,3336)@12
    assign u0_m0_wo0_wi0_r0_delayr89_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr89_mem_last_q == u0_m0_wo0_wi0_r0_delayr89_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr89_cmpReg(REG,3337)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr89_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr89_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr89_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr89_sticky_ena(REG,3340)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr89_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr89_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr89_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr89_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr89_enaAnd(LOGICAL,3341)@12
    assign u0_m0_wo0_wi0_r0_delayr89_enaAnd_q = u0_m0_wo0_wi0_r0_delayr89_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr89_rdcnt(COUNTER,3332)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr89_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr89_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr89_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr89_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr89_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr89_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr89_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr89_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr89_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr89_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr89_rdcnt_q = u0_m0_wo0_wi0_r0_delayr89_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr89_rdmux(MUX,3333)@12
    assign u0_m0_wo0_wi0_r0_delayr89_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr89_rdmux_s or u0_m0_wo0_wi0_r0_delayr89_wraddr_q or u0_m0_wo0_wi0_r0_delayr89_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr89_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr89_rdmux_q = u0_m0_wo0_wi0_r0_delayr89_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr89_rdmux_q = u0_m0_wo0_wi0_r0_delayr89_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr89_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr85_notEnable(LOGICAL,3327)@12
    assign u0_m0_wo0_wi0_r0_delayr85_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr85_nor(LOGICAL,3328)@12
    assign u0_m0_wo0_wi0_r0_delayr85_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr85_notEnable_q | u0_m0_wo0_wi0_r0_delayr85_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr85_mem_last(CONSTANT,3324)
    assign u0_m0_wo0_wi0_r0_delayr85_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr85_cmp(LOGICAL,3325)@12
    assign u0_m0_wo0_wi0_r0_delayr85_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr85_mem_last_q == u0_m0_wo0_wi0_r0_delayr85_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr85_cmpReg(REG,3326)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr85_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr85_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr85_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr85_sticky_ena(REG,3329)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr85_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr85_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr85_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr85_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr85_enaAnd(LOGICAL,3330)@12
    assign u0_m0_wo0_wi0_r0_delayr85_enaAnd_q = u0_m0_wo0_wi0_r0_delayr85_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr85_rdcnt(COUNTER,3321)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr85_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr85_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr85_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr85_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr85_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr85_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr85_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr85_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr85_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr85_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr85_rdcnt_q = u0_m0_wo0_wi0_r0_delayr85_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr85_rdmux(MUX,3322)@12
    assign u0_m0_wo0_wi0_r0_delayr85_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr85_rdmux_s or u0_m0_wo0_wi0_r0_delayr85_wraddr_q or u0_m0_wo0_wi0_r0_delayr85_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr85_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr85_rdmux_q = u0_m0_wo0_wi0_r0_delayr85_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr85_rdmux_q = u0_m0_wo0_wi0_r0_delayr85_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr85_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr81_notEnable(LOGICAL,3316)@12
    assign u0_m0_wo0_wi0_r0_delayr81_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr81_nor(LOGICAL,3317)@12
    assign u0_m0_wo0_wi0_r0_delayr81_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr81_notEnable_q | u0_m0_wo0_wi0_r0_delayr81_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr81_mem_last(CONSTANT,3313)
    assign u0_m0_wo0_wi0_r0_delayr81_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr81_cmp(LOGICAL,3314)@12
    assign u0_m0_wo0_wi0_r0_delayr81_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr81_mem_last_q == u0_m0_wo0_wi0_r0_delayr81_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr81_cmpReg(REG,3315)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr81_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr81_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr81_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr81_sticky_ena(REG,3318)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr81_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr81_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr81_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr81_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr81_enaAnd(LOGICAL,3319)@12
    assign u0_m0_wo0_wi0_r0_delayr81_enaAnd_q = u0_m0_wo0_wi0_r0_delayr81_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr81_rdcnt(COUNTER,3310)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr81_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr81_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr81_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr81_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr81_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr81_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr81_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr81_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr81_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr81_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr81_rdcnt_q = u0_m0_wo0_wi0_r0_delayr81_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr81_rdmux(MUX,3311)@12
    assign u0_m0_wo0_wi0_r0_delayr81_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr81_rdmux_s or u0_m0_wo0_wi0_r0_delayr81_wraddr_q or u0_m0_wo0_wi0_r0_delayr81_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr81_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr81_rdmux_q = u0_m0_wo0_wi0_r0_delayr81_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr81_rdmux_q = u0_m0_wo0_wi0_r0_delayr81_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr81_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr77_notEnable(LOGICAL,3305)@12
    assign u0_m0_wo0_wi0_r0_delayr77_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr77_nor(LOGICAL,3306)@12
    assign u0_m0_wo0_wi0_r0_delayr77_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr77_notEnable_q | u0_m0_wo0_wi0_r0_delayr77_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr77_mem_last(CONSTANT,3302)
    assign u0_m0_wo0_wi0_r0_delayr77_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr77_cmp(LOGICAL,3303)@12
    assign u0_m0_wo0_wi0_r0_delayr77_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr77_mem_last_q == u0_m0_wo0_wi0_r0_delayr77_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr77_cmpReg(REG,3304)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr77_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr77_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr77_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr77_sticky_ena(REG,3307)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr77_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr77_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr77_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr77_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr77_enaAnd(LOGICAL,3308)@12
    assign u0_m0_wo0_wi0_r0_delayr77_enaAnd_q = u0_m0_wo0_wi0_r0_delayr77_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr77_rdcnt(COUNTER,3299)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr77_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr77_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr77_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr77_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr77_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr77_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr77_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr77_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr77_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr77_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr77_rdcnt_q = u0_m0_wo0_wi0_r0_delayr77_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr77_rdmux(MUX,3300)@12
    assign u0_m0_wo0_wi0_r0_delayr77_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr77_rdmux_s or u0_m0_wo0_wi0_r0_delayr77_wraddr_q or u0_m0_wo0_wi0_r0_delayr77_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr77_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr77_rdmux_q = u0_m0_wo0_wi0_r0_delayr77_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr77_rdmux_q = u0_m0_wo0_wi0_r0_delayr77_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr77_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr73_notEnable(LOGICAL,3294)@12
    assign u0_m0_wo0_wi0_r0_delayr73_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr73_nor(LOGICAL,3295)@12
    assign u0_m0_wo0_wi0_r0_delayr73_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr73_notEnable_q | u0_m0_wo0_wi0_r0_delayr73_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr73_mem_last(CONSTANT,3291)
    assign u0_m0_wo0_wi0_r0_delayr73_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr73_cmp(LOGICAL,3292)@12
    assign u0_m0_wo0_wi0_r0_delayr73_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr73_mem_last_q == u0_m0_wo0_wi0_r0_delayr73_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr73_cmpReg(REG,3293)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr73_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr73_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr73_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr73_sticky_ena(REG,3296)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr73_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr73_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr73_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr73_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr73_enaAnd(LOGICAL,3297)@12
    assign u0_m0_wo0_wi0_r0_delayr73_enaAnd_q = u0_m0_wo0_wi0_r0_delayr73_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr73_rdcnt(COUNTER,3288)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr73_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr73_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr73_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr73_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr73_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr73_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr73_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr73_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr73_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr73_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr73_rdcnt_q = u0_m0_wo0_wi0_r0_delayr73_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr73_rdmux(MUX,3289)@12
    assign u0_m0_wo0_wi0_r0_delayr73_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr73_rdmux_s or u0_m0_wo0_wi0_r0_delayr73_wraddr_q or u0_m0_wo0_wi0_r0_delayr73_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr73_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr73_rdmux_q = u0_m0_wo0_wi0_r0_delayr73_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr73_rdmux_q = u0_m0_wo0_wi0_r0_delayr73_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr73_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr69_notEnable(LOGICAL,3283)@12
    assign u0_m0_wo0_wi0_r0_delayr69_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr69_nor(LOGICAL,3284)@12
    assign u0_m0_wo0_wi0_r0_delayr69_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr69_notEnable_q | u0_m0_wo0_wi0_r0_delayr69_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr69_mem_last(CONSTANT,3280)
    assign u0_m0_wo0_wi0_r0_delayr69_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr69_cmp(LOGICAL,3281)@12
    assign u0_m0_wo0_wi0_r0_delayr69_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr69_mem_last_q == u0_m0_wo0_wi0_r0_delayr69_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr69_cmpReg(REG,3282)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr69_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr69_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr69_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr69_sticky_ena(REG,3285)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr69_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr69_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr69_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr69_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr69_enaAnd(LOGICAL,3286)@12
    assign u0_m0_wo0_wi0_r0_delayr69_enaAnd_q = u0_m0_wo0_wi0_r0_delayr69_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr69_rdcnt(COUNTER,3277)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr69_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr69_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr69_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr69_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr69_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr69_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr69_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr69_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr69_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr69_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr69_rdcnt_q = u0_m0_wo0_wi0_r0_delayr69_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr69_rdmux(MUX,3278)@12
    assign u0_m0_wo0_wi0_r0_delayr69_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr69_rdmux_s or u0_m0_wo0_wi0_r0_delayr69_wraddr_q or u0_m0_wo0_wi0_r0_delayr69_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr69_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr69_rdmux_q = u0_m0_wo0_wi0_r0_delayr69_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr69_rdmux_q = u0_m0_wo0_wi0_r0_delayr69_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr69_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr65_notEnable(LOGICAL,3272)@12
    assign u0_m0_wo0_wi0_r0_delayr65_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr65_nor(LOGICAL,3273)@12
    assign u0_m0_wo0_wi0_r0_delayr65_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr65_notEnable_q | u0_m0_wo0_wi0_r0_delayr65_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr65_mem_last(CONSTANT,3269)
    assign u0_m0_wo0_wi0_r0_delayr65_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr65_cmp(LOGICAL,3270)@12
    assign u0_m0_wo0_wi0_r0_delayr65_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr65_mem_last_q == u0_m0_wo0_wi0_r0_delayr65_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr65_cmpReg(REG,3271)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr65_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr65_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr65_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr65_sticky_ena(REG,3274)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr65_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr65_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr65_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr65_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr65_enaAnd(LOGICAL,3275)@12
    assign u0_m0_wo0_wi0_r0_delayr65_enaAnd_q = u0_m0_wo0_wi0_r0_delayr65_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr65_rdcnt(COUNTER,3266)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr65_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr65_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr65_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr65_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr65_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr65_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr65_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr65_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr65_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr65_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr65_rdcnt_q = u0_m0_wo0_wi0_r0_delayr65_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr65_rdmux(MUX,3267)@12
    assign u0_m0_wo0_wi0_r0_delayr65_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr65_rdmux_s or u0_m0_wo0_wi0_r0_delayr65_wraddr_q or u0_m0_wo0_wi0_r0_delayr65_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr65_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr65_rdmux_q = u0_m0_wo0_wi0_r0_delayr65_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr65_rdmux_q = u0_m0_wo0_wi0_r0_delayr65_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr65_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr61_notEnable(LOGICAL,3261)@12
    assign u0_m0_wo0_wi0_r0_delayr61_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr61_nor(LOGICAL,3262)@12
    assign u0_m0_wo0_wi0_r0_delayr61_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr61_notEnable_q | u0_m0_wo0_wi0_r0_delayr61_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr61_mem_last(CONSTANT,3258)
    assign u0_m0_wo0_wi0_r0_delayr61_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr61_cmp(LOGICAL,3259)@12
    assign u0_m0_wo0_wi0_r0_delayr61_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr61_mem_last_q == u0_m0_wo0_wi0_r0_delayr61_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr61_cmpReg(REG,3260)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr61_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr61_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr61_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr61_sticky_ena(REG,3263)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr61_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr61_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr61_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr61_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr61_enaAnd(LOGICAL,3264)@12
    assign u0_m0_wo0_wi0_r0_delayr61_enaAnd_q = u0_m0_wo0_wi0_r0_delayr61_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr61_rdcnt(COUNTER,3255)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr61_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr61_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr61_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr61_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr61_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr61_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr61_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr61_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr61_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr61_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr61_rdcnt_q = u0_m0_wo0_wi0_r0_delayr61_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr61_rdmux(MUX,3256)@12
    assign u0_m0_wo0_wi0_r0_delayr61_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr61_rdmux_s or u0_m0_wo0_wi0_r0_delayr61_wraddr_q or u0_m0_wo0_wi0_r0_delayr61_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr61_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr61_rdmux_q = u0_m0_wo0_wi0_r0_delayr61_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr61_rdmux_q = u0_m0_wo0_wi0_r0_delayr61_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr61_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr57_notEnable(LOGICAL,3250)@12
    assign u0_m0_wo0_wi0_r0_delayr57_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr57_nor(LOGICAL,3251)@12
    assign u0_m0_wo0_wi0_r0_delayr57_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr57_notEnable_q | u0_m0_wo0_wi0_r0_delayr57_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr57_mem_last(CONSTANT,3247)
    assign u0_m0_wo0_wi0_r0_delayr57_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr57_cmp(LOGICAL,3248)@12
    assign u0_m0_wo0_wi0_r0_delayr57_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr57_mem_last_q == u0_m0_wo0_wi0_r0_delayr57_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr57_cmpReg(REG,3249)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr57_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr57_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr57_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr57_sticky_ena(REG,3252)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr57_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr57_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr57_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr57_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr57_enaAnd(LOGICAL,3253)@12
    assign u0_m0_wo0_wi0_r0_delayr57_enaAnd_q = u0_m0_wo0_wi0_r0_delayr57_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr57_rdcnt(COUNTER,3244)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr57_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr57_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr57_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr57_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr57_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr57_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr57_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr57_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr57_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr57_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr57_rdcnt_q = u0_m0_wo0_wi0_r0_delayr57_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr57_rdmux(MUX,3245)@12
    assign u0_m0_wo0_wi0_r0_delayr57_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr57_rdmux_s or u0_m0_wo0_wi0_r0_delayr57_wraddr_q or u0_m0_wo0_wi0_r0_delayr57_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr57_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr57_rdmux_q = u0_m0_wo0_wi0_r0_delayr57_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr57_rdmux_q = u0_m0_wo0_wi0_r0_delayr57_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr57_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr53_notEnable(LOGICAL,3239)@12
    assign u0_m0_wo0_wi0_r0_delayr53_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr53_nor(LOGICAL,3240)@12
    assign u0_m0_wo0_wi0_r0_delayr53_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr53_notEnable_q | u0_m0_wo0_wi0_r0_delayr53_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr53_mem_last(CONSTANT,3236)
    assign u0_m0_wo0_wi0_r0_delayr53_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr53_cmp(LOGICAL,3237)@12
    assign u0_m0_wo0_wi0_r0_delayr53_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr53_mem_last_q == u0_m0_wo0_wi0_r0_delayr53_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr53_cmpReg(REG,3238)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr53_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr53_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr53_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr53_sticky_ena(REG,3241)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr53_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr53_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr53_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr53_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr53_enaAnd(LOGICAL,3242)@12
    assign u0_m0_wo0_wi0_r0_delayr53_enaAnd_q = u0_m0_wo0_wi0_r0_delayr53_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr53_rdcnt(COUNTER,3233)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr53_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr53_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr53_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr53_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr53_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr53_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr53_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr53_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr53_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr53_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr53_rdcnt_q = u0_m0_wo0_wi0_r0_delayr53_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr53_rdmux(MUX,3234)@12
    assign u0_m0_wo0_wi0_r0_delayr53_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr53_rdmux_s or u0_m0_wo0_wi0_r0_delayr53_wraddr_q or u0_m0_wo0_wi0_r0_delayr53_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr53_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr53_rdmux_q = u0_m0_wo0_wi0_r0_delayr53_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr53_rdmux_q = u0_m0_wo0_wi0_r0_delayr53_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr53_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr49_notEnable(LOGICAL,3228)@12
    assign u0_m0_wo0_wi0_r0_delayr49_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr49_nor(LOGICAL,3229)@12
    assign u0_m0_wo0_wi0_r0_delayr49_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr49_notEnable_q | u0_m0_wo0_wi0_r0_delayr49_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr49_mem_last(CONSTANT,3225)
    assign u0_m0_wo0_wi0_r0_delayr49_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr49_cmp(LOGICAL,3226)@12
    assign u0_m0_wo0_wi0_r0_delayr49_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr49_mem_last_q == u0_m0_wo0_wi0_r0_delayr49_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr49_cmpReg(REG,3227)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr49_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr49_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr49_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr49_sticky_ena(REG,3230)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr49_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr49_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr49_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr49_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr49_enaAnd(LOGICAL,3231)@12
    assign u0_m0_wo0_wi0_r0_delayr49_enaAnd_q = u0_m0_wo0_wi0_r0_delayr49_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr49_rdcnt(COUNTER,3222)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr49_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr49_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr49_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr49_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr49_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr49_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr49_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr49_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr49_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr49_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr49_rdcnt_q = u0_m0_wo0_wi0_r0_delayr49_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr49_rdmux(MUX,3223)@12
    assign u0_m0_wo0_wi0_r0_delayr49_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr49_rdmux_s or u0_m0_wo0_wi0_r0_delayr49_wraddr_q or u0_m0_wo0_wi0_r0_delayr49_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr49_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr49_rdmux_q = u0_m0_wo0_wi0_r0_delayr49_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr49_rdmux_q = u0_m0_wo0_wi0_r0_delayr49_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr49_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr45_notEnable(LOGICAL,3217)@12
    assign u0_m0_wo0_wi0_r0_delayr45_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr45_nor(LOGICAL,3218)@12
    assign u0_m0_wo0_wi0_r0_delayr45_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr45_notEnable_q | u0_m0_wo0_wi0_r0_delayr45_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr45_mem_last(CONSTANT,3214)
    assign u0_m0_wo0_wi0_r0_delayr45_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr45_cmp(LOGICAL,3215)@12
    assign u0_m0_wo0_wi0_r0_delayr45_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr45_mem_last_q == u0_m0_wo0_wi0_r0_delayr45_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr45_cmpReg(REG,3216)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr45_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr45_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr45_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr45_sticky_ena(REG,3219)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr45_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr45_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr45_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr45_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr45_enaAnd(LOGICAL,3220)@12
    assign u0_m0_wo0_wi0_r0_delayr45_enaAnd_q = u0_m0_wo0_wi0_r0_delayr45_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr45_rdcnt(COUNTER,3211)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr45_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr45_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr45_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr45_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr45_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr45_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr45_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr45_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr45_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr45_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr45_rdcnt_q = u0_m0_wo0_wi0_r0_delayr45_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr45_rdmux(MUX,3212)@12
    assign u0_m0_wo0_wi0_r0_delayr45_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr45_rdmux_s or u0_m0_wo0_wi0_r0_delayr45_wraddr_q or u0_m0_wo0_wi0_r0_delayr45_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr45_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr45_rdmux_q = u0_m0_wo0_wi0_r0_delayr45_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr45_rdmux_q = u0_m0_wo0_wi0_r0_delayr45_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr45_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr41_notEnable(LOGICAL,3206)@12
    assign u0_m0_wo0_wi0_r0_delayr41_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr41_nor(LOGICAL,3207)@12
    assign u0_m0_wo0_wi0_r0_delayr41_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr41_notEnable_q | u0_m0_wo0_wi0_r0_delayr41_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr41_mem_last(CONSTANT,3203)
    assign u0_m0_wo0_wi0_r0_delayr41_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr41_cmp(LOGICAL,3204)@12
    assign u0_m0_wo0_wi0_r0_delayr41_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr41_mem_last_q == u0_m0_wo0_wi0_r0_delayr41_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr41_cmpReg(REG,3205)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr41_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr41_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr41_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr41_sticky_ena(REG,3208)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr41_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr41_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr41_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr41_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr41_enaAnd(LOGICAL,3209)@12
    assign u0_m0_wo0_wi0_r0_delayr41_enaAnd_q = u0_m0_wo0_wi0_r0_delayr41_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr41_rdcnt(COUNTER,3200)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr41_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr41_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr41_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr41_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr41_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr41_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr41_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr41_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr41_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr41_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr41_rdcnt_q = u0_m0_wo0_wi0_r0_delayr41_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr41_rdmux(MUX,3201)@12
    assign u0_m0_wo0_wi0_r0_delayr41_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr41_rdmux_s or u0_m0_wo0_wi0_r0_delayr41_wraddr_q or u0_m0_wo0_wi0_r0_delayr41_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr41_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr41_rdmux_q = u0_m0_wo0_wi0_r0_delayr41_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr41_rdmux_q = u0_m0_wo0_wi0_r0_delayr41_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr41_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr37_notEnable(LOGICAL,3195)@12
    assign u0_m0_wo0_wi0_r0_delayr37_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr37_nor(LOGICAL,3196)@12
    assign u0_m0_wo0_wi0_r0_delayr37_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr37_notEnable_q | u0_m0_wo0_wi0_r0_delayr37_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr37_mem_last(CONSTANT,3192)
    assign u0_m0_wo0_wi0_r0_delayr37_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr37_cmp(LOGICAL,3193)@12
    assign u0_m0_wo0_wi0_r0_delayr37_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr37_mem_last_q == u0_m0_wo0_wi0_r0_delayr37_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr37_cmpReg(REG,3194)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr37_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr37_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr37_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr37_sticky_ena(REG,3197)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr37_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr37_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr37_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr37_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr37_enaAnd(LOGICAL,3198)@12
    assign u0_m0_wo0_wi0_r0_delayr37_enaAnd_q = u0_m0_wo0_wi0_r0_delayr37_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr37_rdcnt(COUNTER,3189)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr37_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr37_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr37_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr37_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr37_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr37_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr37_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr37_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr37_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr37_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr37_rdcnt_q = u0_m0_wo0_wi0_r0_delayr37_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr37_rdmux(MUX,3190)@12
    assign u0_m0_wo0_wi0_r0_delayr37_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr37_rdmux_s or u0_m0_wo0_wi0_r0_delayr37_wraddr_q or u0_m0_wo0_wi0_r0_delayr37_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr37_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr37_rdmux_q = u0_m0_wo0_wi0_r0_delayr37_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr37_rdmux_q = u0_m0_wo0_wi0_r0_delayr37_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr37_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr33_notEnable(LOGICAL,3184)@12
    assign u0_m0_wo0_wi0_r0_delayr33_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr33_nor(LOGICAL,3185)@12
    assign u0_m0_wo0_wi0_r0_delayr33_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr33_notEnable_q | u0_m0_wo0_wi0_r0_delayr33_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr33_mem_last(CONSTANT,3181)
    assign u0_m0_wo0_wi0_r0_delayr33_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr33_cmp(LOGICAL,3182)@12
    assign u0_m0_wo0_wi0_r0_delayr33_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr33_mem_last_q == u0_m0_wo0_wi0_r0_delayr33_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr33_cmpReg(REG,3183)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr33_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr33_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr33_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr33_sticky_ena(REG,3186)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr33_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr33_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr33_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr33_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr33_enaAnd(LOGICAL,3187)@12
    assign u0_m0_wo0_wi0_r0_delayr33_enaAnd_q = u0_m0_wo0_wi0_r0_delayr33_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr33_rdcnt(COUNTER,3178)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr33_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr33_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr33_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr33_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr33_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr33_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr33_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr33_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr33_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr33_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr33_rdcnt_q = u0_m0_wo0_wi0_r0_delayr33_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr33_rdmux(MUX,3179)@12
    assign u0_m0_wo0_wi0_r0_delayr33_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr33_rdmux_s or u0_m0_wo0_wi0_r0_delayr33_wraddr_q or u0_m0_wo0_wi0_r0_delayr33_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr33_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr33_rdmux_q = u0_m0_wo0_wi0_r0_delayr33_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr33_rdmux_q = u0_m0_wo0_wi0_r0_delayr33_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr33_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr29_notEnable(LOGICAL,3173)@12
    assign u0_m0_wo0_wi0_r0_delayr29_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr29_nor(LOGICAL,3174)@12
    assign u0_m0_wo0_wi0_r0_delayr29_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr29_notEnable_q | u0_m0_wo0_wi0_r0_delayr29_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr29_mem_last(CONSTANT,3170)
    assign u0_m0_wo0_wi0_r0_delayr29_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr29_cmp(LOGICAL,3171)@12
    assign u0_m0_wo0_wi0_r0_delayr29_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr29_mem_last_q == u0_m0_wo0_wi0_r0_delayr29_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr29_cmpReg(REG,3172)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr29_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr29_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr29_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr29_sticky_ena(REG,3175)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr29_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr29_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr29_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr29_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr29_enaAnd(LOGICAL,3176)@12
    assign u0_m0_wo0_wi0_r0_delayr29_enaAnd_q = u0_m0_wo0_wi0_r0_delayr29_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr29_rdcnt(COUNTER,3167)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr29_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr29_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr29_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr29_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr29_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr29_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr29_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr29_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr29_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr29_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr29_rdcnt_q = u0_m0_wo0_wi0_r0_delayr29_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr29_rdmux(MUX,3168)@12
    assign u0_m0_wo0_wi0_r0_delayr29_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr29_rdmux_s or u0_m0_wo0_wi0_r0_delayr29_wraddr_q or u0_m0_wo0_wi0_r0_delayr29_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr29_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr29_rdmux_q = u0_m0_wo0_wi0_r0_delayr29_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr29_rdmux_q = u0_m0_wo0_wi0_r0_delayr29_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr29_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr25_notEnable(LOGICAL,3162)@12
    assign u0_m0_wo0_wi0_r0_delayr25_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr25_nor(LOGICAL,3163)@12
    assign u0_m0_wo0_wi0_r0_delayr25_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr25_notEnable_q | u0_m0_wo0_wi0_r0_delayr25_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr25_mem_last(CONSTANT,3159)
    assign u0_m0_wo0_wi0_r0_delayr25_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr25_cmp(LOGICAL,3160)@12
    assign u0_m0_wo0_wi0_r0_delayr25_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr25_mem_last_q == u0_m0_wo0_wi0_r0_delayr25_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr25_cmpReg(REG,3161)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr25_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr25_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr25_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr25_sticky_ena(REG,3164)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr25_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr25_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr25_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr25_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr25_enaAnd(LOGICAL,3165)@12
    assign u0_m0_wo0_wi0_r0_delayr25_enaAnd_q = u0_m0_wo0_wi0_r0_delayr25_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr25_rdcnt(COUNTER,3156)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr25_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr25_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr25_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr25_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr25_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr25_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr25_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr25_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr25_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr25_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr25_rdcnt_q = u0_m0_wo0_wi0_r0_delayr25_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr25_rdmux(MUX,3157)@12
    assign u0_m0_wo0_wi0_r0_delayr25_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr25_rdmux_s or u0_m0_wo0_wi0_r0_delayr25_wraddr_q or u0_m0_wo0_wi0_r0_delayr25_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr25_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr25_rdmux_q = u0_m0_wo0_wi0_r0_delayr25_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr25_rdmux_q = u0_m0_wo0_wi0_r0_delayr25_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr25_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr21_notEnable(LOGICAL,3151)@12
    assign u0_m0_wo0_wi0_r0_delayr21_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr21_nor(LOGICAL,3152)@12
    assign u0_m0_wo0_wi0_r0_delayr21_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr21_notEnable_q | u0_m0_wo0_wi0_r0_delayr21_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr21_mem_last(CONSTANT,3148)
    assign u0_m0_wo0_wi0_r0_delayr21_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr21_cmp(LOGICAL,3149)@12
    assign u0_m0_wo0_wi0_r0_delayr21_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr21_mem_last_q == u0_m0_wo0_wi0_r0_delayr21_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr21_cmpReg(REG,3150)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr21_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr21_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr21_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr21_sticky_ena(REG,3153)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr21_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr21_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr21_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr21_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr21_enaAnd(LOGICAL,3154)@12
    assign u0_m0_wo0_wi0_r0_delayr21_enaAnd_q = u0_m0_wo0_wi0_r0_delayr21_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr21_rdcnt(COUNTER,3145)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr21_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr21_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr21_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr21_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr21_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr21_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr21_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr21_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr21_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr21_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr21_rdcnt_q = u0_m0_wo0_wi0_r0_delayr21_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr21_rdmux(MUX,3146)@12
    assign u0_m0_wo0_wi0_r0_delayr21_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr21_rdmux_s or u0_m0_wo0_wi0_r0_delayr21_wraddr_q or u0_m0_wo0_wi0_r0_delayr21_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr21_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr21_rdmux_q = u0_m0_wo0_wi0_r0_delayr21_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr21_rdmux_q = u0_m0_wo0_wi0_r0_delayr21_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr21_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr17_notEnable(LOGICAL,3140)@12
    assign u0_m0_wo0_wi0_r0_delayr17_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr17_nor(LOGICAL,3141)@12
    assign u0_m0_wo0_wi0_r0_delayr17_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr17_notEnable_q | u0_m0_wo0_wi0_r0_delayr17_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr17_mem_last(CONSTANT,3137)
    assign u0_m0_wo0_wi0_r0_delayr17_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr17_cmp(LOGICAL,3138)@12
    assign u0_m0_wo0_wi0_r0_delayr17_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr17_mem_last_q == u0_m0_wo0_wi0_r0_delayr17_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr17_cmpReg(REG,3139)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr17_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr17_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr17_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr17_sticky_ena(REG,3142)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr17_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr17_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr17_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr17_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr17_enaAnd(LOGICAL,3143)@12
    assign u0_m0_wo0_wi0_r0_delayr17_enaAnd_q = u0_m0_wo0_wi0_r0_delayr17_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr17_rdcnt(COUNTER,3134)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr17_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr17_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr17_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr17_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr17_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr17_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr17_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr17_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr17_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr17_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr17_rdcnt_q = u0_m0_wo0_wi0_r0_delayr17_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr17_rdmux(MUX,3135)@12
    assign u0_m0_wo0_wi0_r0_delayr17_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr17_rdmux_s or u0_m0_wo0_wi0_r0_delayr17_wraddr_q or u0_m0_wo0_wi0_r0_delayr17_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr17_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr17_rdmux_q = u0_m0_wo0_wi0_r0_delayr17_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr17_rdmux_q = u0_m0_wo0_wi0_r0_delayr17_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr17_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr13_notEnable(LOGICAL,3129)@12
    assign u0_m0_wo0_wi0_r0_delayr13_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr13_nor(LOGICAL,3130)@12
    assign u0_m0_wo0_wi0_r0_delayr13_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr13_notEnable_q | u0_m0_wo0_wi0_r0_delayr13_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr13_mem_last(CONSTANT,3126)
    assign u0_m0_wo0_wi0_r0_delayr13_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr13_cmp(LOGICAL,3127)@12
    assign u0_m0_wo0_wi0_r0_delayr13_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr13_mem_last_q == u0_m0_wo0_wi0_r0_delayr13_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr13_cmpReg(REG,3128)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr13_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr13_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr13_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr13_sticky_ena(REG,3131)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr13_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr13_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr13_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr13_enaAnd(LOGICAL,3132)@12
    assign u0_m0_wo0_wi0_r0_delayr13_enaAnd_q = u0_m0_wo0_wi0_r0_delayr13_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr13_rdcnt(COUNTER,3123)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr13_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr13_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr13_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr13_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr13_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr13_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr13_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr13_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr13_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr13_rdcnt_q = u0_m0_wo0_wi0_r0_delayr13_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr13_rdmux(MUX,3124)@12
    assign u0_m0_wo0_wi0_r0_delayr13_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr13_rdmux_s or u0_m0_wo0_wi0_r0_delayr13_wraddr_q or u0_m0_wo0_wi0_r0_delayr13_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr13_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr13_rdmux_q = u0_m0_wo0_wi0_r0_delayr13_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr13_rdmux_q = u0_m0_wo0_wi0_r0_delayr13_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr13_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr9_notEnable(LOGICAL,3118)@12
    assign u0_m0_wo0_wi0_r0_delayr9_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr9_nor(LOGICAL,3119)@12
    assign u0_m0_wo0_wi0_r0_delayr9_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr9_notEnable_q | u0_m0_wo0_wi0_r0_delayr9_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr9_mem_last(CONSTANT,3115)
    assign u0_m0_wo0_wi0_r0_delayr9_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr9_cmp(LOGICAL,3116)@12
    assign u0_m0_wo0_wi0_r0_delayr9_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr9_mem_last_q == u0_m0_wo0_wi0_r0_delayr9_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr9_cmpReg(REG,3117)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr9_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr9_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr9_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr9_sticky_ena(REG,3120)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr9_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr9_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr9_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr9_enaAnd(LOGICAL,3121)@12
    assign u0_m0_wo0_wi0_r0_delayr9_enaAnd_q = u0_m0_wo0_wi0_r0_delayr9_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr9_rdcnt(COUNTER,3112)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr9_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr9_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr9_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr9_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr9_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr9_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr9_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr9_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr9_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr9_rdcnt_q = u0_m0_wo0_wi0_r0_delayr9_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr9_rdmux(MUX,3113)@12
    assign u0_m0_wo0_wi0_r0_delayr9_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr9_rdmux_s or u0_m0_wo0_wi0_r0_delayr9_wraddr_q or u0_m0_wo0_wi0_r0_delayr9_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr9_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr9_rdmux_q = u0_m0_wo0_wi0_r0_delayr9_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr9_rdmux_q = u0_m0_wo0_wi0_r0_delayr9_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr9_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr5_notEnable(LOGICAL,3107)@12
    assign u0_m0_wo0_wi0_r0_delayr5_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr5_nor(LOGICAL,3108)@12
    assign u0_m0_wo0_wi0_r0_delayr5_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr5_notEnable_q | u0_m0_wo0_wi0_r0_delayr5_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr5_mem_last(CONSTANT,3104)
    assign u0_m0_wo0_wi0_r0_delayr5_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr5_cmp(LOGICAL,3105)@12
    assign u0_m0_wo0_wi0_r0_delayr5_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr5_mem_last_q == u0_m0_wo0_wi0_r0_delayr5_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr5_cmpReg(REG,3106)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr5_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr5_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr5_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr5_sticky_ena(REG,3109)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr5_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr5_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr5_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr5_enaAnd(LOGICAL,3110)@12
    assign u0_m0_wo0_wi0_r0_delayr5_enaAnd_q = u0_m0_wo0_wi0_r0_delayr5_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr5_rdcnt(COUNTER,3101)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr5_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr5_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr5_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr5_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr5_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr5_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr5_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr5_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr5_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr5_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr5_rdcnt_q = u0_m0_wo0_wi0_r0_delayr5_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr5_rdmux(MUX,3102)@12
    assign u0_m0_wo0_wi0_r0_delayr5_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr5_rdmux_s or u0_m0_wo0_wi0_r0_delayr5_wraddr_q or u0_m0_wo0_wi0_r0_delayr5_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr5_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr5_rdmux_q = u0_m0_wo0_wi0_r0_delayr5_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr5_rdmux_q = u0_m0_wo0_wi0_r0_delayr5_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr5_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_delayr1_notEnable(LOGICAL,3096)@12
    assign u0_m0_wo0_wi0_r0_delayr1_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr1_nor(LOGICAL,3097)@12
    assign u0_m0_wo0_wi0_r0_delayr1_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr1_notEnable_q | u0_m0_wo0_wi0_r0_delayr1_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr1_mem_last(CONSTANT,3093)
    assign u0_m0_wo0_wi0_r0_delayr1_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr1_cmp(LOGICAL,3094)@12
    assign u0_m0_wo0_wi0_r0_delayr1_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr1_mem_last_q == u0_m0_wo0_wi0_r0_delayr1_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr1_cmpReg(REG,3095)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr1_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr1_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr1_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr1_sticky_ena(REG,3098)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr1_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr1_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr1_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr1_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr1_enaAnd(LOGICAL,3099)@12
    assign u0_m0_wo0_wi0_r0_delayr1_enaAnd_q = u0_m0_wo0_wi0_r0_delayr1_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr1_rdcnt(COUNTER,3090)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr1_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr1_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr1_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr1_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr1_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr1_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr1_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr1_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr1_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr1_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr1_rdcnt_q = u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr1_rdmux(MUX,3091)@12
    assign u0_m0_wo0_wi0_r0_delayr1_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr1_rdmux_s or u0_m0_wo0_wi0_r0_delayr1_wraddr_q or u0_m0_wo0_wi0_r0_delayr1_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr1_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr1_rdmux_q = u0_m0_wo0_wi0_r0_delayr1_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr1_rdmux_q = u0_m0_wo0_wi0_r0_delayr1_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr1_rdmux_q = 2'b0;
        endcase
    end

    // d_bank_u0_m0_wi0_wo0_bit_select_merged_c_12(DELAY,3088)@10 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_bank_u0_m0_wi0_wo0_bit_select_merged_c_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_c);
            d_bank_u0_m0_wi0_wo0_bit_select_merged_c_12_q <= d_bank_u0_m0_wi0_wo0_bit_select_merged_c_12_delay_0;
        end
    end

    // u0_m0_wo0_wi0_r0_join1(BITJOIN,30)@12
    assign u0_m0_wo0_wi0_r0_join1_q = {u0_m0_wo0_wi0_r0_split1_d, u0_m0_wo0_wi0_r0_split1_c, u0_m0_wo0_wi0_r0_split1_b, d_bank_u0_m0_wi0_wo0_bit_select_merged_c_12_q};

    // u0_m0_wo0_wi0_r0_delayr1_wraddr(REG,3092)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr1_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr1_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr1_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr1_mem(DUALMEM,3089)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr1_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join1_q);
    assign u0_m0_wo0_wi0_r0_delayr1_mem_aa = u0_m0_wo0_wi0_r0_delayr1_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr1_mem_ab = u0_m0_wo0_wi0_r0_delayr1_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr1_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr1_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr1_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr1_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr1_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr1_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr1_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr1_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr1_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr1_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr1_mem_q = u0_m0_wo0_wi0_r0_delayr1_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split1(BITSELECT,31)@12
    assign u0_m0_wo0_wi0_r0_split1_b = $unsigned(u0_m0_wo0_wi0_r0_delayr1_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split1_c = $unsigned(u0_m0_wo0_wi0_r0_delayr1_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split1_d = $unsigned(u0_m0_wo0_wi0_r0_delayr1_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split1_e = $unsigned(u0_m0_wo0_wi0_r0_delayr1_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join5(BITJOIN,33)@12
    assign u0_m0_wo0_wi0_r0_join5_q = {u0_m0_wo0_wi0_r0_split5_d, u0_m0_wo0_wi0_r0_split5_c, u0_m0_wo0_wi0_r0_split5_b, u0_m0_wo0_wi0_r0_split1_e};

    // u0_m0_wo0_wi0_r0_delayr5_wraddr(REG,3103)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr5_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr5_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr5_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr5_mem(DUALMEM,3100)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr5_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join5_q);
    assign u0_m0_wo0_wi0_r0_delayr5_mem_aa = u0_m0_wo0_wi0_r0_delayr5_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr5_mem_ab = u0_m0_wo0_wi0_r0_delayr5_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr5_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr5_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr5_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr5_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr5_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr5_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr5_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr5_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr5_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr5_mem_q = u0_m0_wo0_wi0_r0_delayr5_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split5(BITSELECT,34)@12
    assign u0_m0_wo0_wi0_r0_split5_b = $unsigned(u0_m0_wo0_wi0_r0_delayr5_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split5_c = $unsigned(u0_m0_wo0_wi0_r0_delayr5_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split5_d = $unsigned(u0_m0_wo0_wi0_r0_delayr5_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split5_e = $unsigned(u0_m0_wo0_wi0_r0_delayr5_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join9(BITJOIN,36)@12
    assign u0_m0_wo0_wi0_r0_join9_q = {u0_m0_wo0_wi0_r0_split9_d, u0_m0_wo0_wi0_r0_split9_c, u0_m0_wo0_wi0_r0_split9_b, u0_m0_wo0_wi0_r0_split5_e};

    // u0_m0_wo0_wi0_r0_delayr9_wraddr(REG,3114)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr9_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr9_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr9_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr9_mem(DUALMEM,3111)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr9_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join9_q);
    assign u0_m0_wo0_wi0_r0_delayr9_mem_aa = u0_m0_wo0_wi0_r0_delayr9_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr9_mem_ab = u0_m0_wo0_wi0_r0_delayr9_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr9_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr9_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr9_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr9_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr9_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr9_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr9_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr9_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr9_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr9_mem_q = u0_m0_wo0_wi0_r0_delayr9_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split9(BITSELECT,37)@12
    assign u0_m0_wo0_wi0_r0_split9_b = $unsigned(u0_m0_wo0_wi0_r0_delayr9_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split9_c = $unsigned(u0_m0_wo0_wi0_r0_delayr9_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split9_d = $unsigned(u0_m0_wo0_wi0_r0_delayr9_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split9_e = $unsigned(u0_m0_wo0_wi0_r0_delayr9_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join13(BITJOIN,39)@12
    assign u0_m0_wo0_wi0_r0_join13_q = {u0_m0_wo0_wi0_r0_split13_d, u0_m0_wo0_wi0_r0_split13_c, u0_m0_wo0_wi0_r0_split13_b, u0_m0_wo0_wi0_r0_split9_e};

    // u0_m0_wo0_wi0_r0_delayr13_wraddr(REG,3125)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr13_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr13_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr13_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr13_mem(DUALMEM,3122)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr13_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join13_q);
    assign u0_m0_wo0_wi0_r0_delayr13_mem_aa = u0_m0_wo0_wi0_r0_delayr13_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr13_mem_ab = u0_m0_wo0_wi0_r0_delayr13_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr13_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr13_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr13_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr13_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr13_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr13_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr13_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr13_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr13_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr13_mem_q = u0_m0_wo0_wi0_r0_delayr13_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split13(BITSELECT,40)@12
    assign u0_m0_wo0_wi0_r0_split13_b = $unsigned(u0_m0_wo0_wi0_r0_delayr13_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split13_c = $unsigned(u0_m0_wo0_wi0_r0_delayr13_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split13_d = $unsigned(u0_m0_wo0_wi0_r0_delayr13_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split13_e = $unsigned(u0_m0_wo0_wi0_r0_delayr13_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join17(BITJOIN,42)@12
    assign u0_m0_wo0_wi0_r0_join17_q = {u0_m0_wo0_wi0_r0_split17_d, u0_m0_wo0_wi0_r0_split17_c, u0_m0_wo0_wi0_r0_split17_b, u0_m0_wo0_wi0_r0_split13_e};

    // u0_m0_wo0_wi0_r0_delayr17_wraddr(REG,3136)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr17_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr17_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr17_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr17_mem(DUALMEM,3133)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr17_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join17_q);
    assign u0_m0_wo0_wi0_r0_delayr17_mem_aa = u0_m0_wo0_wi0_r0_delayr17_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr17_mem_ab = u0_m0_wo0_wi0_r0_delayr17_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr17_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr17_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr17_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr17_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr17_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr17_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr17_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr17_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr17_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr17_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr17_mem_q = u0_m0_wo0_wi0_r0_delayr17_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split17(BITSELECT,43)@12
    assign u0_m0_wo0_wi0_r0_split17_b = $unsigned(u0_m0_wo0_wi0_r0_delayr17_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split17_c = $unsigned(u0_m0_wo0_wi0_r0_delayr17_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split17_d = $unsigned(u0_m0_wo0_wi0_r0_delayr17_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split17_e = $unsigned(u0_m0_wo0_wi0_r0_delayr17_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join21(BITJOIN,45)@12
    assign u0_m0_wo0_wi0_r0_join21_q = {u0_m0_wo0_wi0_r0_split21_d, u0_m0_wo0_wi0_r0_split21_c, u0_m0_wo0_wi0_r0_split21_b, u0_m0_wo0_wi0_r0_split17_e};

    // u0_m0_wo0_wi0_r0_delayr21_wraddr(REG,3147)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr21_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr21_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr21_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr21_mem(DUALMEM,3144)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr21_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join21_q);
    assign u0_m0_wo0_wi0_r0_delayr21_mem_aa = u0_m0_wo0_wi0_r0_delayr21_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr21_mem_ab = u0_m0_wo0_wi0_r0_delayr21_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr21_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr21_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr21_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr21_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr21_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr21_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr21_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr21_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr21_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr21_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr21_mem_q = u0_m0_wo0_wi0_r0_delayr21_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split21(BITSELECT,46)@12
    assign u0_m0_wo0_wi0_r0_split21_b = $unsigned(u0_m0_wo0_wi0_r0_delayr21_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split21_c = $unsigned(u0_m0_wo0_wi0_r0_delayr21_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split21_d = $unsigned(u0_m0_wo0_wi0_r0_delayr21_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split21_e = $unsigned(u0_m0_wo0_wi0_r0_delayr21_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join25(BITJOIN,48)@12
    assign u0_m0_wo0_wi0_r0_join25_q = {u0_m0_wo0_wi0_r0_split25_d, u0_m0_wo0_wi0_r0_split25_c, u0_m0_wo0_wi0_r0_split25_b, u0_m0_wo0_wi0_r0_split21_e};

    // u0_m0_wo0_wi0_r0_delayr25_wraddr(REG,3158)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr25_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr25_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr25_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr25_mem(DUALMEM,3155)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr25_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join25_q);
    assign u0_m0_wo0_wi0_r0_delayr25_mem_aa = u0_m0_wo0_wi0_r0_delayr25_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr25_mem_ab = u0_m0_wo0_wi0_r0_delayr25_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr25_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr25_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr25_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr25_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr25_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr25_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr25_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr25_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr25_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr25_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr25_mem_q = u0_m0_wo0_wi0_r0_delayr25_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split25(BITSELECT,49)@12
    assign u0_m0_wo0_wi0_r0_split25_b = $unsigned(u0_m0_wo0_wi0_r0_delayr25_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split25_c = $unsigned(u0_m0_wo0_wi0_r0_delayr25_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split25_d = $unsigned(u0_m0_wo0_wi0_r0_delayr25_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split25_e = $unsigned(u0_m0_wo0_wi0_r0_delayr25_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join29(BITJOIN,51)@12
    assign u0_m0_wo0_wi0_r0_join29_q = {u0_m0_wo0_wi0_r0_split29_d, u0_m0_wo0_wi0_r0_split29_c, u0_m0_wo0_wi0_r0_split29_b, u0_m0_wo0_wi0_r0_split25_e};

    // u0_m0_wo0_wi0_r0_delayr29_wraddr(REG,3169)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr29_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr29_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr29_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr29_mem(DUALMEM,3166)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr29_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join29_q);
    assign u0_m0_wo0_wi0_r0_delayr29_mem_aa = u0_m0_wo0_wi0_r0_delayr29_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr29_mem_ab = u0_m0_wo0_wi0_r0_delayr29_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr29_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr29_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr29_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr29_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr29_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr29_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr29_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr29_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr29_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr29_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr29_mem_q = u0_m0_wo0_wi0_r0_delayr29_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split29(BITSELECT,52)@12
    assign u0_m0_wo0_wi0_r0_split29_b = $unsigned(u0_m0_wo0_wi0_r0_delayr29_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split29_c = $unsigned(u0_m0_wo0_wi0_r0_delayr29_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split29_d = $unsigned(u0_m0_wo0_wi0_r0_delayr29_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split29_e = $unsigned(u0_m0_wo0_wi0_r0_delayr29_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join33(BITJOIN,54)@12
    assign u0_m0_wo0_wi0_r0_join33_q = {u0_m0_wo0_wi0_r0_split33_d, u0_m0_wo0_wi0_r0_split33_c, u0_m0_wo0_wi0_r0_split33_b, u0_m0_wo0_wi0_r0_split29_e};

    // u0_m0_wo0_wi0_r0_delayr33_wraddr(REG,3180)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr33_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr33_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr33_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr33_mem(DUALMEM,3177)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr33_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join33_q);
    assign u0_m0_wo0_wi0_r0_delayr33_mem_aa = u0_m0_wo0_wi0_r0_delayr33_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr33_mem_ab = u0_m0_wo0_wi0_r0_delayr33_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr33_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr33_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr33_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr33_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr33_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr33_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr33_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr33_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr33_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr33_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr33_mem_q = u0_m0_wo0_wi0_r0_delayr33_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split33(BITSELECT,55)@12
    assign u0_m0_wo0_wi0_r0_split33_b = $unsigned(u0_m0_wo0_wi0_r0_delayr33_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split33_c = $unsigned(u0_m0_wo0_wi0_r0_delayr33_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split33_d = $unsigned(u0_m0_wo0_wi0_r0_delayr33_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split33_e = $unsigned(u0_m0_wo0_wi0_r0_delayr33_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join37(BITJOIN,57)@12
    assign u0_m0_wo0_wi0_r0_join37_q = {u0_m0_wo0_wi0_r0_split37_d, u0_m0_wo0_wi0_r0_split37_c, u0_m0_wo0_wi0_r0_split37_b, u0_m0_wo0_wi0_r0_split33_e};

    // u0_m0_wo0_wi0_r0_delayr37_wraddr(REG,3191)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr37_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr37_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr37_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr37_mem(DUALMEM,3188)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr37_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join37_q);
    assign u0_m0_wo0_wi0_r0_delayr37_mem_aa = u0_m0_wo0_wi0_r0_delayr37_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr37_mem_ab = u0_m0_wo0_wi0_r0_delayr37_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr37_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr37_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr37_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr37_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr37_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr37_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr37_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr37_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr37_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr37_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr37_mem_q = u0_m0_wo0_wi0_r0_delayr37_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split37(BITSELECT,58)@12
    assign u0_m0_wo0_wi0_r0_split37_b = $unsigned(u0_m0_wo0_wi0_r0_delayr37_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split37_c = $unsigned(u0_m0_wo0_wi0_r0_delayr37_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split37_d = $unsigned(u0_m0_wo0_wi0_r0_delayr37_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split37_e = $unsigned(u0_m0_wo0_wi0_r0_delayr37_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join41(BITJOIN,60)@12
    assign u0_m0_wo0_wi0_r0_join41_q = {u0_m0_wo0_wi0_r0_split41_d, u0_m0_wo0_wi0_r0_split41_c, u0_m0_wo0_wi0_r0_split41_b, u0_m0_wo0_wi0_r0_split37_e};

    // u0_m0_wo0_wi0_r0_delayr41_wraddr(REG,3202)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr41_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr41_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr41_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr41_mem(DUALMEM,3199)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr41_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join41_q);
    assign u0_m0_wo0_wi0_r0_delayr41_mem_aa = u0_m0_wo0_wi0_r0_delayr41_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr41_mem_ab = u0_m0_wo0_wi0_r0_delayr41_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr41_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr41_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr41_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr41_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr41_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr41_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr41_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr41_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr41_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr41_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr41_mem_q = u0_m0_wo0_wi0_r0_delayr41_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split41(BITSELECT,61)@12
    assign u0_m0_wo0_wi0_r0_split41_b = $unsigned(u0_m0_wo0_wi0_r0_delayr41_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split41_c = $unsigned(u0_m0_wo0_wi0_r0_delayr41_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split41_d = $unsigned(u0_m0_wo0_wi0_r0_delayr41_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split41_e = $unsigned(u0_m0_wo0_wi0_r0_delayr41_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join45(BITJOIN,63)@12
    assign u0_m0_wo0_wi0_r0_join45_q = {u0_m0_wo0_wi0_r0_split45_d, u0_m0_wo0_wi0_r0_split45_c, u0_m0_wo0_wi0_r0_split45_b, u0_m0_wo0_wi0_r0_split41_e};

    // u0_m0_wo0_wi0_r0_delayr45_wraddr(REG,3213)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr45_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr45_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr45_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr45_mem(DUALMEM,3210)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr45_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join45_q);
    assign u0_m0_wo0_wi0_r0_delayr45_mem_aa = u0_m0_wo0_wi0_r0_delayr45_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr45_mem_ab = u0_m0_wo0_wi0_r0_delayr45_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr45_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr45_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr45_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr45_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr45_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr45_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr45_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr45_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr45_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr45_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr45_mem_q = u0_m0_wo0_wi0_r0_delayr45_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split45(BITSELECT,64)@12
    assign u0_m0_wo0_wi0_r0_split45_b = $unsigned(u0_m0_wo0_wi0_r0_delayr45_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split45_c = $unsigned(u0_m0_wo0_wi0_r0_delayr45_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split45_d = $unsigned(u0_m0_wo0_wi0_r0_delayr45_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split45_e = $unsigned(u0_m0_wo0_wi0_r0_delayr45_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join49(BITJOIN,66)@12
    assign u0_m0_wo0_wi0_r0_join49_q = {u0_m0_wo0_wi0_r0_split49_d, u0_m0_wo0_wi0_r0_split49_c, u0_m0_wo0_wi0_r0_split49_b, u0_m0_wo0_wi0_r0_split45_e};

    // u0_m0_wo0_wi0_r0_delayr49_wraddr(REG,3224)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr49_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr49_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr49_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr49_mem(DUALMEM,3221)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr49_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join49_q);
    assign u0_m0_wo0_wi0_r0_delayr49_mem_aa = u0_m0_wo0_wi0_r0_delayr49_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr49_mem_ab = u0_m0_wo0_wi0_r0_delayr49_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr49_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr49_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr49_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr49_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr49_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr49_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr49_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr49_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr49_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr49_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr49_mem_q = u0_m0_wo0_wi0_r0_delayr49_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split49(BITSELECT,67)@12
    assign u0_m0_wo0_wi0_r0_split49_b = $unsigned(u0_m0_wo0_wi0_r0_delayr49_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split49_c = $unsigned(u0_m0_wo0_wi0_r0_delayr49_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split49_d = $unsigned(u0_m0_wo0_wi0_r0_delayr49_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split49_e = $unsigned(u0_m0_wo0_wi0_r0_delayr49_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join53(BITJOIN,69)@12
    assign u0_m0_wo0_wi0_r0_join53_q = {u0_m0_wo0_wi0_r0_split53_d, u0_m0_wo0_wi0_r0_split53_c, u0_m0_wo0_wi0_r0_split53_b, u0_m0_wo0_wi0_r0_split49_e};

    // u0_m0_wo0_wi0_r0_delayr53_wraddr(REG,3235)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr53_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr53_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr53_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr53_mem(DUALMEM,3232)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr53_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join53_q);
    assign u0_m0_wo0_wi0_r0_delayr53_mem_aa = u0_m0_wo0_wi0_r0_delayr53_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr53_mem_ab = u0_m0_wo0_wi0_r0_delayr53_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr53_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr53_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr53_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr53_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr53_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr53_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr53_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr53_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr53_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr53_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr53_mem_q = u0_m0_wo0_wi0_r0_delayr53_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split53(BITSELECT,70)@12
    assign u0_m0_wo0_wi0_r0_split53_b = $unsigned(u0_m0_wo0_wi0_r0_delayr53_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split53_c = $unsigned(u0_m0_wo0_wi0_r0_delayr53_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split53_d = $unsigned(u0_m0_wo0_wi0_r0_delayr53_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split53_e = $unsigned(u0_m0_wo0_wi0_r0_delayr53_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join57(BITJOIN,72)@12
    assign u0_m0_wo0_wi0_r0_join57_q = {u0_m0_wo0_wi0_r0_split57_d, u0_m0_wo0_wi0_r0_split57_c, u0_m0_wo0_wi0_r0_split57_b, u0_m0_wo0_wi0_r0_split53_e};

    // u0_m0_wo0_wi0_r0_delayr57_wraddr(REG,3246)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr57_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr57_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr57_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr57_mem(DUALMEM,3243)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr57_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join57_q);
    assign u0_m0_wo0_wi0_r0_delayr57_mem_aa = u0_m0_wo0_wi0_r0_delayr57_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr57_mem_ab = u0_m0_wo0_wi0_r0_delayr57_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr57_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr57_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr57_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr57_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr57_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr57_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr57_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr57_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr57_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr57_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr57_mem_q = u0_m0_wo0_wi0_r0_delayr57_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split57(BITSELECT,73)@12
    assign u0_m0_wo0_wi0_r0_split57_b = $unsigned(u0_m0_wo0_wi0_r0_delayr57_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split57_c = $unsigned(u0_m0_wo0_wi0_r0_delayr57_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split57_d = $unsigned(u0_m0_wo0_wi0_r0_delayr57_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split57_e = $unsigned(u0_m0_wo0_wi0_r0_delayr57_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join61(BITJOIN,75)@12
    assign u0_m0_wo0_wi0_r0_join61_q = {u0_m0_wo0_wi0_r0_split61_d, u0_m0_wo0_wi0_r0_split61_c, u0_m0_wo0_wi0_r0_split61_b, u0_m0_wo0_wi0_r0_split57_e};

    // u0_m0_wo0_wi0_r0_delayr61_wraddr(REG,3257)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr61_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr61_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr61_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr61_mem(DUALMEM,3254)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr61_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join61_q);
    assign u0_m0_wo0_wi0_r0_delayr61_mem_aa = u0_m0_wo0_wi0_r0_delayr61_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr61_mem_ab = u0_m0_wo0_wi0_r0_delayr61_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr61_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr61_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr61_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr61_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr61_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr61_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr61_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr61_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr61_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr61_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr61_mem_q = u0_m0_wo0_wi0_r0_delayr61_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split61(BITSELECT,76)@12
    assign u0_m0_wo0_wi0_r0_split61_b = $unsigned(u0_m0_wo0_wi0_r0_delayr61_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split61_c = $unsigned(u0_m0_wo0_wi0_r0_delayr61_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split61_d = $unsigned(u0_m0_wo0_wi0_r0_delayr61_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split61_e = $unsigned(u0_m0_wo0_wi0_r0_delayr61_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join65(BITJOIN,78)@12
    assign u0_m0_wo0_wi0_r0_join65_q = {u0_m0_wo0_wi0_r0_split65_d, u0_m0_wo0_wi0_r0_split65_c, u0_m0_wo0_wi0_r0_split65_b, u0_m0_wo0_wi0_r0_split61_e};

    // u0_m0_wo0_wi0_r0_delayr65_wraddr(REG,3268)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr65_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr65_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr65_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr65_mem(DUALMEM,3265)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr65_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join65_q);
    assign u0_m0_wo0_wi0_r0_delayr65_mem_aa = u0_m0_wo0_wi0_r0_delayr65_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr65_mem_ab = u0_m0_wo0_wi0_r0_delayr65_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr65_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr65_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr65_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr65_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr65_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr65_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr65_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr65_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr65_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr65_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr65_mem_q = u0_m0_wo0_wi0_r0_delayr65_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split65(BITSELECT,79)@12
    assign u0_m0_wo0_wi0_r0_split65_b = $unsigned(u0_m0_wo0_wi0_r0_delayr65_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split65_c = $unsigned(u0_m0_wo0_wi0_r0_delayr65_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split65_d = $unsigned(u0_m0_wo0_wi0_r0_delayr65_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split65_e = $unsigned(u0_m0_wo0_wi0_r0_delayr65_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join69(BITJOIN,81)@12
    assign u0_m0_wo0_wi0_r0_join69_q = {u0_m0_wo0_wi0_r0_split69_d, u0_m0_wo0_wi0_r0_split69_c, u0_m0_wo0_wi0_r0_split69_b, u0_m0_wo0_wi0_r0_split65_e};

    // u0_m0_wo0_wi0_r0_delayr69_wraddr(REG,3279)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr69_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr69_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr69_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr69_mem(DUALMEM,3276)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr69_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join69_q);
    assign u0_m0_wo0_wi0_r0_delayr69_mem_aa = u0_m0_wo0_wi0_r0_delayr69_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr69_mem_ab = u0_m0_wo0_wi0_r0_delayr69_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr69_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr69_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr69_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr69_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr69_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr69_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr69_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr69_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr69_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr69_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr69_mem_q = u0_m0_wo0_wi0_r0_delayr69_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split69(BITSELECT,82)@12
    assign u0_m0_wo0_wi0_r0_split69_b = $unsigned(u0_m0_wo0_wi0_r0_delayr69_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split69_c = $unsigned(u0_m0_wo0_wi0_r0_delayr69_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split69_d = $unsigned(u0_m0_wo0_wi0_r0_delayr69_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split69_e = $unsigned(u0_m0_wo0_wi0_r0_delayr69_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join73(BITJOIN,84)@12
    assign u0_m0_wo0_wi0_r0_join73_q = {u0_m0_wo0_wi0_r0_split73_d, u0_m0_wo0_wi0_r0_split73_c, u0_m0_wo0_wi0_r0_split73_b, u0_m0_wo0_wi0_r0_split69_e};

    // u0_m0_wo0_wi0_r0_delayr73_wraddr(REG,3290)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr73_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr73_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr73_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr73_mem(DUALMEM,3287)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr73_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join73_q);
    assign u0_m0_wo0_wi0_r0_delayr73_mem_aa = u0_m0_wo0_wi0_r0_delayr73_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr73_mem_ab = u0_m0_wo0_wi0_r0_delayr73_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr73_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr73_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr73_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr73_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr73_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr73_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr73_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr73_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr73_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr73_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr73_mem_q = u0_m0_wo0_wi0_r0_delayr73_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split73(BITSELECT,85)@12
    assign u0_m0_wo0_wi0_r0_split73_b = $unsigned(u0_m0_wo0_wi0_r0_delayr73_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split73_c = $unsigned(u0_m0_wo0_wi0_r0_delayr73_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split73_d = $unsigned(u0_m0_wo0_wi0_r0_delayr73_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split73_e = $unsigned(u0_m0_wo0_wi0_r0_delayr73_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join77(BITJOIN,87)@12
    assign u0_m0_wo0_wi0_r0_join77_q = {u0_m0_wo0_wi0_r0_split77_d, u0_m0_wo0_wi0_r0_split77_c, u0_m0_wo0_wi0_r0_split77_b, u0_m0_wo0_wi0_r0_split73_e};

    // u0_m0_wo0_wi0_r0_delayr77_wraddr(REG,3301)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr77_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr77_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr77_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr77_mem(DUALMEM,3298)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr77_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join77_q);
    assign u0_m0_wo0_wi0_r0_delayr77_mem_aa = u0_m0_wo0_wi0_r0_delayr77_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr77_mem_ab = u0_m0_wo0_wi0_r0_delayr77_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr77_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr77_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr77_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr77_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr77_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr77_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr77_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr77_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr77_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr77_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr77_mem_q = u0_m0_wo0_wi0_r0_delayr77_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split77(BITSELECT,88)@12
    assign u0_m0_wo0_wi0_r0_split77_b = $unsigned(u0_m0_wo0_wi0_r0_delayr77_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split77_c = $unsigned(u0_m0_wo0_wi0_r0_delayr77_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split77_d = $unsigned(u0_m0_wo0_wi0_r0_delayr77_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split77_e = $unsigned(u0_m0_wo0_wi0_r0_delayr77_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join81(BITJOIN,90)@12
    assign u0_m0_wo0_wi0_r0_join81_q = {u0_m0_wo0_wi0_r0_split81_d, u0_m0_wo0_wi0_r0_split81_c, u0_m0_wo0_wi0_r0_split81_b, u0_m0_wo0_wi0_r0_split77_e};

    // u0_m0_wo0_wi0_r0_delayr81_wraddr(REG,3312)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr81_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr81_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr81_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr81_mem(DUALMEM,3309)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr81_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join81_q);
    assign u0_m0_wo0_wi0_r0_delayr81_mem_aa = u0_m0_wo0_wi0_r0_delayr81_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr81_mem_ab = u0_m0_wo0_wi0_r0_delayr81_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr81_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr81_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr81_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr81_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr81_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr81_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr81_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr81_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr81_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr81_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr81_mem_q = u0_m0_wo0_wi0_r0_delayr81_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split81(BITSELECT,91)@12
    assign u0_m0_wo0_wi0_r0_split81_b = $unsigned(u0_m0_wo0_wi0_r0_delayr81_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split81_c = $unsigned(u0_m0_wo0_wi0_r0_delayr81_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split81_d = $unsigned(u0_m0_wo0_wi0_r0_delayr81_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split81_e = $unsigned(u0_m0_wo0_wi0_r0_delayr81_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join85(BITJOIN,93)@12
    assign u0_m0_wo0_wi0_r0_join85_q = {u0_m0_wo0_wi0_r0_split85_d, u0_m0_wo0_wi0_r0_split85_c, u0_m0_wo0_wi0_r0_split85_b, u0_m0_wo0_wi0_r0_split81_e};

    // u0_m0_wo0_wi0_r0_delayr85_wraddr(REG,3323)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr85_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr85_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr85_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr85_mem(DUALMEM,3320)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr85_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join85_q);
    assign u0_m0_wo0_wi0_r0_delayr85_mem_aa = u0_m0_wo0_wi0_r0_delayr85_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr85_mem_ab = u0_m0_wo0_wi0_r0_delayr85_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr85_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr85_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr85_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr85_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr85_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr85_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr85_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr85_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr85_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr85_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr85_mem_q = u0_m0_wo0_wi0_r0_delayr85_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split85(BITSELECT,94)@12
    assign u0_m0_wo0_wi0_r0_split85_b = $unsigned(u0_m0_wo0_wi0_r0_delayr85_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split85_c = $unsigned(u0_m0_wo0_wi0_r0_delayr85_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split85_d = $unsigned(u0_m0_wo0_wi0_r0_delayr85_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split85_e = $unsigned(u0_m0_wo0_wi0_r0_delayr85_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join89(BITJOIN,96)@12
    assign u0_m0_wo0_wi0_r0_join89_q = {u0_m0_wo0_wi0_r0_split89_d, u0_m0_wo0_wi0_r0_split89_c, u0_m0_wo0_wi0_r0_split89_b, u0_m0_wo0_wi0_r0_split85_e};

    // u0_m0_wo0_wi0_r0_delayr89_wraddr(REG,3334)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr89_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr89_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr89_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr89_mem(DUALMEM,3331)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr89_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join89_q);
    assign u0_m0_wo0_wi0_r0_delayr89_mem_aa = u0_m0_wo0_wi0_r0_delayr89_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr89_mem_ab = u0_m0_wo0_wi0_r0_delayr89_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr89_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr89_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr89_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr89_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr89_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr89_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr89_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr89_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr89_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr89_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr89_mem_q = u0_m0_wo0_wi0_r0_delayr89_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split89(BITSELECT,97)@12
    assign u0_m0_wo0_wi0_r0_split89_b = $unsigned(u0_m0_wo0_wi0_r0_delayr89_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split89_c = $unsigned(u0_m0_wo0_wi0_r0_delayr89_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split89_d = $unsigned(u0_m0_wo0_wi0_r0_delayr89_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split89_e = $unsigned(u0_m0_wo0_wi0_r0_delayr89_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join93(BITJOIN,99)@12
    assign u0_m0_wo0_wi0_r0_join93_q = {u0_m0_wo0_wi0_r0_split93_d, u0_m0_wo0_wi0_r0_split93_c, u0_m0_wo0_wi0_r0_split93_b, u0_m0_wo0_wi0_r0_split89_e};

    // u0_m0_wo0_wi0_r0_delayr93_wraddr(REG,3345)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr93_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr93_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr93_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr93_mem(DUALMEM,3342)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr93_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join93_q);
    assign u0_m0_wo0_wi0_r0_delayr93_mem_aa = u0_m0_wo0_wi0_r0_delayr93_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr93_mem_ab = u0_m0_wo0_wi0_r0_delayr93_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr93_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr93_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr93_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr93_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr93_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr93_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr93_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr93_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr93_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr93_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr93_mem_q = u0_m0_wo0_wi0_r0_delayr93_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split93(BITSELECT,100)@12
    assign u0_m0_wo0_wi0_r0_split93_b = $unsigned(u0_m0_wo0_wi0_r0_delayr93_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split93_c = $unsigned(u0_m0_wo0_wi0_r0_delayr93_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split93_d = $unsigned(u0_m0_wo0_wi0_r0_delayr93_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split93_e = $unsigned(u0_m0_wo0_wi0_r0_delayr93_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join97(BITJOIN,102)@12
    assign u0_m0_wo0_wi0_r0_join97_q = {u0_m0_wo0_wi0_r0_split97_d, u0_m0_wo0_wi0_r0_split97_c, u0_m0_wo0_wi0_r0_split97_b, u0_m0_wo0_wi0_r0_split93_e};

    // u0_m0_wo0_wi0_r0_delayr97_wraddr(REG,3356)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr97_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr97_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr97_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr97_mem(DUALMEM,3353)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr97_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join97_q);
    assign u0_m0_wo0_wi0_r0_delayr97_mem_aa = u0_m0_wo0_wi0_r0_delayr97_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr97_mem_ab = u0_m0_wo0_wi0_r0_delayr97_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr97_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr97_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr97_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr97_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr97_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr97_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr97_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr97_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr97_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr97_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr97_mem_q = u0_m0_wo0_wi0_r0_delayr97_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split97(BITSELECT,103)@12
    assign u0_m0_wo0_wi0_r0_split97_b = $unsigned(u0_m0_wo0_wi0_r0_delayr97_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split97_c = $unsigned(u0_m0_wo0_wi0_r0_delayr97_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split97_d = $unsigned(u0_m0_wo0_wi0_r0_delayr97_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split97_e = $unsigned(u0_m0_wo0_wi0_r0_delayr97_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join101(BITJOIN,105)@12
    assign u0_m0_wo0_wi0_r0_join101_q = {u0_m0_wo0_wi0_r0_split101_d, u0_m0_wo0_wi0_r0_split101_c, u0_m0_wo0_wi0_r0_split101_b, u0_m0_wo0_wi0_r0_split97_e};

    // u0_m0_wo0_wi0_r0_delayr101_wraddr(REG,3367)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr101_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr101_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr101_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr101_mem(DUALMEM,3364)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr101_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join101_q);
    assign u0_m0_wo0_wi0_r0_delayr101_mem_aa = u0_m0_wo0_wi0_r0_delayr101_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr101_mem_ab = u0_m0_wo0_wi0_r0_delayr101_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr101_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr101_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr101_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr101_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr101_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr101_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr101_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr101_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr101_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr101_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr101_mem_q = u0_m0_wo0_wi0_r0_delayr101_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split101(BITSELECT,106)@12
    assign u0_m0_wo0_wi0_r0_split101_b = $unsigned(u0_m0_wo0_wi0_r0_delayr101_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split101_c = $unsigned(u0_m0_wo0_wi0_r0_delayr101_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split101_d = $unsigned(u0_m0_wo0_wi0_r0_delayr101_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split101_e = $unsigned(u0_m0_wo0_wi0_r0_delayr101_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join105(BITJOIN,108)@12
    assign u0_m0_wo0_wi0_r0_join105_q = {u0_m0_wo0_wi0_r0_split105_d, u0_m0_wo0_wi0_r0_split105_c, u0_m0_wo0_wi0_r0_split105_b, u0_m0_wo0_wi0_r0_split101_e};

    // u0_m0_wo0_wi0_r0_delayr105_wraddr(REG,3378)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr105_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr105_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr105_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr105_mem(DUALMEM,3375)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr105_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join105_q);
    assign u0_m0_wo0_wi0_r0_delayr105_mem_aa = u0_m0_wo0_wi0_r0_delayr105_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr105_mem_ab = u0_m0_wo0_wi0_r0_delayr105_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr105_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr105_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr105_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr105_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr105_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr105_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr105_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr105_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr105_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr105_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr105_mem_q = u0_m0_wo0_wi0_r0_delayr105_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split105(BITSELECT,109)@12
    assign u0_m0_wo0_wi0_r0_split105_b = $unsigned(u0_m0_wo0_wi0_r0_delayr105_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split105_c = $unsigned(u0_m0_wo0_wi0_r0_delayr105_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split105_d = $unsigned(u0_m0_wo0_wi0_r0_delayr105_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split105_e = $unsigned(u0_m0_wo0_wi0_r0_delayr105_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join109(BITJOIN,111)@12
    assign u0_m0_wo0_wi0_r0_join109_q = {u0_m0_wo0_wi0_r0_split109_d, u0_m0_wo0_wi0_r0_split109_c, u0_m0_wo0_wi0_r0_split109_b, u0_m0_wo0_wi0_r0_split105_e};

    // u0_m0_wo0_wi0_r0_delayr109_wraddr(REG,3389)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr109_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr109_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr109_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr109_mem(DUALMEM,3386)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr109_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join109_q);
    assign u0_m0_wo0_wi0_r0_delayr109_mem_aa = u0_m0_wo0_wi0_r0_delayr109_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr109_mem_ab = u0_m0_wo0_wi0_r0_delayr109_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr109_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr109_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr109_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr109_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr109_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr109_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr109_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr109_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr109_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr109_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr109_mem_q = u0_m0_wo0_wi0_r0_delayr109_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split109(BITSELECT,112)@12
    assign u0_m0_wo0_wi0_r0_split109_b = $unsigned(u0_m0_wo0_wi0_r0_delayr109_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split109_c = $unsigned(u0_m0_wo0_wi0_r0_delayr109_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split109_d = $unsigned(u0_m0_wo0_wi0_r0_delayr109_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split109_e = $unsigned(u0_m0_wo0_wi0_r0_delayr109_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join113(BITJOIN,114)@12
    assign u0_m0_wo0_wi0_r0_join113_q = {u0_m0_wo0_wi0_r0_split113_d, u0_m0_wo0_wi0_r0_split113_c, u0_m0_wo0_wi0_r0_split113_b, u0_m0_wo0_wi0_r0_split109_e};

    // u0_m0_wo0_wi0_r0_delayr113_wraddr(REG,3400)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr113_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr113_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr113_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr113_mem(DUALMEM,3397)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr113_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join113_q);
    assign u0_m0_wo0_wi0_r0_delayr113_mem_aa = u0_m0_wo0_wi0_r0_delayr113_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr113_mem_ab = u0_m0_wo0_wi0_r0_delayr113_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr113_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr113_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr113_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr113_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr113_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr113_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr113_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr113_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr113_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr113_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr113_mem_q = u0_m0_wo0_wi0_r0_delayr113_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split113(BITSELECT,115)@12
    assign u0_m0_wo0_wi0_r0_split113_b = $unsigned(u0_m0_wo0_wi0_r0_delayr113_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split113_c = $unsigned(u0_m0_wo0_wi0_r0_delayr113_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split113_d = $unsigned(u0_m0_wo0_wi0_r0_delayr113_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split113_e = $unsigned(u0_m0_wo0_wi0_r0_delayr113_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join117(BITJOIN,117)@12
    assign u0_m0_wo0_wi0_r0_join117_q = {u0_m0_wo0_wi0_r0_split117_d, u0_m0_wo0_wi0_r0_split117_c, u0_m0_wo0_wi0_r0_split117_b, u0_m0_wo0_wi0_r0_split113_e};

    // u0_m0_wo0_wi0_r0_delayr117_wraddr(REG,3411)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr117_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr117_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr117_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr117_mem(DUALMEM,3408)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr117_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join117_q);
    assign u0_m0_wo0_wi0_r0_delayr117_mem_aa = u0_m0_wo0_wi0_r0_delayr117_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr117_mem_ab = u0_m0_wo0_wi0_r0_delayr117_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr117_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr117_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr117_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr117_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr117_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr117_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr117_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr117_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr117_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr117_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr117_mem_q = u0_m0_wo0_wi0_r0_delayr117_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split117(BITSELECT,118)@12
    assign u0_m0_wo0_wi0_r0_split117_b = $unsigned(u0_m0_wo0_wi0_r0_delayr117_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split117_c = $unsigned(u0_m0_wo0_wi0_r0_delayr117_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split117_d = $unsigned(u0_m0_wo0_wi0_r0_delayr117_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split117_e = $unsigned(u0_m0_wo0_wi0_r0_delayr117_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join121(BITJOIN,120)@12
    assign u0_m0_wo0_wi0_r0_join121_q = {u0_m0_wo0_wi0_r0_split121_d, u0_m0_wo0_wi0_r0_split121_c, u0_m0_wo0_wi0_r0_split121_b, u0_m0_wo0_wi0_r0_split117_e};

    // u0_m0_wo0_wi0_r0_delayr121_wraddr(REG,3422)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr121_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr121_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr121_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr121_mem(DUALMEM,3419)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr121_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join121_q);
    assign u0_m0_wo0_wi0_r0_delayr121_mem_aa = u0_m0_wo0_wi0_r0_delayr121_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr121_mem_ab = u0_m0_wo0_wi0_r0_delayr121_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr121_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr121_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr121_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr121_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr121_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr121_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr121_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr121_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr121_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr121_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr121_mem_q = u0_m0_wo0_wi0_r0_delayr121_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split121(BITSELECT,121)@12
    assign u0_m0_wo0_wi0_r0_split121_b = $unsigned(u0_m0_wo0_wi0_r0_delayr121_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split121_c = $unsigned(u0_m0_wo0_wi0_r0_delayr121_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split121_d = $unsigned(u0_m0_wo0_wi0_r0_delayr121_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split121_e = $unsigned(u0_m0_wo0_wi0_r0_delayr121_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join125(BITJOIN,123)@12
    assign u0_m0_wo0_wi0_r0_join125_q = {u0_m0_wo0_wi0_r0_split125_d, u0_m0_wo0_wi0_r0_split125_c, u0_m0_wo0_wi0_r0_split125_b, u0_m0_wo0_wi0_r0_split121_e};

    // u0_m0_wo0_wi0_r0_delayr125_wraddr(REG,3433)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr125_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr125_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr125_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr125_mem(DUALMEM,3430)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr125_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join125_q);
    assign u0_m0_wo0_wi0_r0_delayr125_mem_aa = u0_m0_wo0_wi0_r0_delayr125_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr125_mem_ab = u0_m0_wo0_wi0_r0_delayr125_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr125_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr125_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr125_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr125_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr125_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr125_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr125_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr125_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr125_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr125_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr125_mem_q = u0_m0_wo0_wi0_r0_delayr125_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split125(BITSELECT,124)@12
    assign u0_m0_wo0_wi0_r0_split125_b = $unsigned(u0_m0_wo0_wi0_r0_delayr125_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split125_c = $unsigned(u0_m0_wo0_wi0_r0_delayr125_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split125_d = $unsigned(u0_m0_wo0_wi0_r0_delayr125_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split125_e = $unsigned(u0_m0_wo0_wi0_r0_delayr125_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join129(BITJOIN,126)@12
    assign u0_m0_wo0_wi0_r0_join129_q = {u0_m0_wo0_wi0_r0_split129_d, u0_m0_wo0_wi0_r0_split129_c, u0_m0_wo0_wi0_r0_split129_b, u0_m0_wo0_wi0_r0_split125_e};

    // u0_m0_wo0_wi0_r0_delayr129_wraddr(REG,3444)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr129_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr129_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr129_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr129_mem(DUALMEM,3441)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr129_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join129_q);
    assign u0_m0_wo0_wi0_r0_delayr129_mem_aa = u0_m0_wo0_wi0_r0_delayr129_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr129_mem_ab = u0_m0_wo0_wi0_r0_delayr129_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr129_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr129_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr129_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr129_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr129_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr129_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr129_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr129_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr129_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr129_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr129_mem_q = u0_m0_wo0_wi0_r0_delayr129_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split129(BITSELECT,127)@12
    assign u0_m0_wo0_wi0_r0_split129_b = $unsigned(u0_m0_wo0_wi0_r0_delayr129_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split129_c = $unsigned(u0_m0_wo0_wi0_r0_delayr129_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split129_d = $unsigned(u0_m0_wo0_wi0_r0_delayr129_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split129_e = $unsigned(u0_m0_wo0_wi0_r0_delayr129_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join133(BITJOIN,129)@12
    assign u0_m0_wo0_wi0_r0_join133_q = {u0_m0_wo0_wi0_r0_split133_d, u0_m0_wo0_wi0_r0_split133_c, u0_m0_wo0_wi0_r0_split133_b, u0_m0_wo0_wi0_r0_split129_e};

    // u0_m0_wo0_wi0_r0_delayr133_wraddr(REG,3455)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr133_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr133_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr133_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr133_mem(DUALMEM,3452)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr133_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join133_q);
    assign u0_m0_wo0_wi0_r0_delayr133_mem_aa = u0_m0_wo0_wi0_r0_delayr133_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr133_mem_ab = u0_m0_wo0_wi0_r0_delayr133_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr133_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr133_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr133_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr133_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr133_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr133_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr133_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr133_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr133_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr133_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr133_mem_q = u0_m0_wo0_wi0_r0_delayr133_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split133(BITSELECT,130)@12
    assign u0_m0_wo0_wi0_r0_split133_b = $unsigned(u0_m0_wo0_wi0_r0_delayr133_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split133_c = $unsigned(u0_m0_wo0_wi0_r0_delayr133_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split133_d = $unsigned(u0_m0_wo0_wi0_r0_delayr133_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split133_e = $unsigned(u0_m0_wo0_wi0_r0_delayr133_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join137(BITJOIN,132)@12
    assign u0_m0_wo0_wi0_r0_join137_q = {u0_m0_wo0_wi0_r0_split137_d, u0_m0_wo0_wi0_r0_split137_c, u0_m0_wo0_wi0_r0_split137_b, u0_m0_wo0_wi0_r0_split133_e};

    // u0_m0_wo0_wi0_r0_delayr137_wraddr(REG,3466)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr137_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr137_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr137_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr137_mem(DUALMEM,3463)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr137_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join137_q);
    assign u0_m0_wo0_wi0_r0_delayr137_mem_aa = u0_m0_wo0_wi0_r0_delayr137_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr137_mem_ab = u0_m0_wo0_wi0_r0_delayr137_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr137_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr137_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr137_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr137_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr137_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr137_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr137_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr137_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr137_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr137_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr137_mem_q = u0_m0_wo0_wi0_r0_delayr137_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split137(BITSELECT,133)@12
    assign u0_m0_wo0_wi0_r0_split137_b = $unsigned(u0_m0_wo0_wi0_r0_delayr137_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split137_c = $unsigned(u0_m0_wo0_wi0_r0_delayr137_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split137_d = $unsigned(u0_m0_wo0_wi0_r0_delayr137_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split137_e = $unsigned(u0_m0_wo0_wi0_r0_delayr137_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join141(BITJOIN,135)@12
    assign u0_m0_wo0_wi0_r0_join141_q = {u0_m0_wo0_wi0_r0_split141_d, u0_m0_wo0_wi0_r0_split141_c, u0_m0_wo0_wi0_r0_split141_b, u0_m0_wo0_wi0_r0_split137_e};

    // u0_m0_wo0_wi0_r0_delayr141_wraddr(REG,3477)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr141_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr141_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr141_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr141_mem(DUALMEM,3474)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr141_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join141_q);
    assign u0_m0_wo0_wi0_r0_delayr141_mem_aa = u0_m0_wo0_wi0_r0_delayr141_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr141_mem_ab = u0_m0_wo0_wi0_r0_delayr141_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr141_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr141_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr141_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr141_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr141_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr141_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr141_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr141_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr141_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr141_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr141_mem_q = u0_m0_wo0_wi0_r0_delayr141_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split141(BITSELECT,136)@12
    assign u0_m0_wo0_wi0_r0_split141_b = $unsigned(u0_m0_wo0_wi0_r0_delayr141_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split141_c = $unsigned(u0_m0_wo0_wi0_r0_delayr141_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split141_d = $unsigned(u0_m0_wo0_wi0_r0_delayr141_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split141_e = $unsigned(u0_m0_wo0_wi0_r0_delayr141_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join145(BITJOIN,138)@12
    assign u0_m0_wo0_wi0_r0_join145_q = {u0_m0_wo0_wi0_r0_split145_d, u0_m0_wo0_wi0_r0_split145_c, u0_m0_wo0_wi0_r0_split145_b, u0_m0_wo0_wi0_r0_split141_e};

    // u0_m0_wo0_wi0_r0_delayr145_wraddr(REG,3488)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr145_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr145_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr145_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr145_mem(DUALMEM,3485)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr145_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join145_q);
    assign u0_m0_wo0_wi0_r0_delayr145_mem_aa = u0_m0_wo0_wi0_r0_delayr145_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr145_mem_ab = u0_m0_wo0_wi0_r0_delayr145_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr145_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr145_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr145_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr145_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr145_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr145_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr145_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr145_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr145_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr145_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr145_mem_q = u0_m0_wo0_wi0_r0_delayr145_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split145(BITSELECT,139)@12
    assign u0_m0_wo0_wi0_r0_split145_b = $unsigned(u0_m0_wo0_wi0_r0_delayr145_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split145_c = $unsigned(u0_m0_wo0_wi0_r0_delayr145_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split145_d = $unsigned(u0_m0_wo0_wi0_r0_delayr145_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split145_e = $unsigned(u0_m0_wo0_wi0_r0_delayr145_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join149(BITJOIN,141)@12
    assign u0_m0_wo0_wi0_r0_join149_q = {u0_m0_wo0_wi0_r0_split149_d, u0_m0_wo0_wi0_r0_split149_c, u0_m0_wo0_wi0_r0_split149_b, u0_m0_wo0_wi0_r0_split145_e};

    // u0_m0_wo0_wi0_r0_delayr149_wraddr(REG,3499)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr149_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr149_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr149_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr149_mem(DUALMEM,3496)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr149_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join149_q);
    assign u0_m0_wo0_wi0_r0_delayr149_mem_aa = u0_m0_wo0_wi0_r0_delayr149_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr149_mem_ab = u0_m0_wo0_wi0_r0_delayr149_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr149_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr149_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr149_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr149_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr149_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr149_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr149_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr149_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr149_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr149_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr149_mem_q = u0_m0_wo0_wi0_r0_delayr149_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split149(BITSELECT,142)@12
    assign u0_m0_wo0_wi0_r0_split149_b = $unsigned(u0_m0_wo0_wi0_r0_delayr149_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split149_c = $unsigned(u0_m0_wo0_wi0_r0_delayr149_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split149_d = $unsigned(u0_m0_wo0_wi0_r0_delayr149_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split149_e = $unsigned(u0_m0_wo0_wi0_r0_delayr149_mem_q[63:48]);

    // u0_m0_wo0_wi0_r0_join153(BITJOIN,144)@12
    assign u0_m0_wo0_wi0_r0_join153_q = {u0_m0_wo0_wi0_r0_split153_c, u0_m0_wo0_wi0_r0_split153_b, u0_m0_wo0_wi0_r0_split149_e};

    // u0_m0_wo0_wi0_r0_delayr153_wraddr(REG,3510)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr153_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr153_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr153_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr153_mem(DUALMEM,3507)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr153_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join153_q);
    assign u0_m0_wo0_wi0_r0_delayr153_mem_aa = u0_m0_wo0_wi0_r0_delayr153_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr153_mem_ab = u0_m0_wo0_wi0_r0_delayr153_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr153_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr153_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr153_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(48),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(48),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr153_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr153_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr153_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr153_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr153_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr153_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr153_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr153_mem_q = u0_m0_wo0_wi0_r0_delayr153_mem_iq[47:0];

    // u0_m0_wo0_wi0_r0_split153(BITSELECT,145)@12
    assign u0_m0_wo0_wi0_r0_split153_b = $unsigned(u0_m0_wo0_wi0_r0_delayr153_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split153_c = $unsigned(u0_m0_wo0_wi0_r0_delayr153_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split153_d = $unsigned(u0_m0_wo0_wi0_r0_delayr153_mem_q[47:32]);

    // d_u0_m0_wo0_wi0_r0_split153_c_15(DELAY,2948)@12 + 3
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split153_c_15_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split153_c);
            d_u0_m0_wo0_wi0_r0_split153_c_15_delay_1 <= d_u0_m0_wo0_wi0_r0_split153_c_15_delay_0;
            d_u0_m0_wo0_wi0_r0_split153_c_15_q <= d_u0_m0_wo0_wi0_r0_split153_c_15_delay_1;
        end
    end

    // u0_m0_wo0_wi0_r0_delayr157_notEnable(LOGICAL,3525)@12
    assign u0_m0_wo0_wi0_r0_delayr157_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr157_nor(LOGICAL,3526)@12
    assign u0_m0_wo0_wi0_r0_delayr157_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr157_notEnable_q | u0_m0_wo0_wi0_r0_delayr157_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr157_mem_last(CONSTANT,3522)
    assign u0_m0_wo0_wi0_r0_delayr157_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr157_cmp(LOGICAL,3523)@12
    assign u0_m0_wo0_wi0_r0_delayr157_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr157_mem_last_q == u0_m0_wo0_wi0_r0_delayr157_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr157_cmpReg(REG,3524)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr157_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr157_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr157_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr157_sticky_ena(REG,3527)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr157_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr157_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr157_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr157_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr157_enaAnd(LOGICAL,3528)@12
    assign u0_m0_wo0_wi0_r0_delayr157_enaAnd_q = u0_m0_wo0_wi0_r0_delayr157_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr157_rdcnt(COUNTER,3519)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr157_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr157_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr157_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr157_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr157_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr157_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr157_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr157_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr157_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr157_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr157_rdcnt_q = u0_m0_wo0_wi0_r0_delayr157_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr157_rdmux(MUX,3520)@12
    assign u0_m0_wo0_wi0_r0_delayr157_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr157_rdmux_s or u0_m0_wo0_wi0_r0_delayr157_wraddr_q or u0_m0_wo0_wi0_r0_delayr157_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr157_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr157_rdmux_q = u0_m0_wo0_wi0_r0_delayr157_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr157_rdmux_q = u0_m0_wo0_wi0_r0_delayr157_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr157_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join157(BITJOIN,148)@12
    assign u0_m0_wo0_wi0_r0_join157_q = {u0_m0_wo0_wi0_r0_split157_d, u0_m0_wo0_wi0_r0_split157_c, u0_m0_wo0_wi0_r0_split157_b, u0_m0_wo0_wi0_r0_split153_d};

    // u0_m0_wo0_wi0_r0_delayr157_wraddr(REG,3521)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr157_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr157_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr157_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr157_mem(DUALMEM,3518)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr157_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join157_q);
    assign u0_m0_wo0_wi0_r0_delayr157_mem_aa = u0_m0_wo0_wi0_r0_delayr157_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr157_mem_ab = u0_m0_wo0_wi0_r0_delayr157_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr157_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr157_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr157_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr157_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr157_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr157_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr157_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr157_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr157_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr157_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr157_mem_q = u0_m0_wo0_wi0_r0_delayr157_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split157(BITSELECT,149)@12
    assign u0_m0_wo0_wi0_r0_split157_b = $unsigned(u0_m0_wo0_wi0_r0_delayr157_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split157_c = $unsigned(u0_m0_wo0_wi0_r0_delayr157_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split157_d = $unsigned(u0_m0_wo0_wi0_r0_delayr157_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split157_e = $unsigned(u0_m0_wo0_wi0_r0_delayr157_mem_q[63:48]);

    // d_u0_m0_wo0_wi0_r0_split157_b_15(DELAY,2950)@12 + 3
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split157_b_15_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split157_b);
            d_u0_m0_wo0_wi0_r0_split157_b_15_delay_1 <= d_u0_m0_wo0_wi0_r0_split157_b_15_delay_0;
            d_u0_m0_wo0_wi0_r0_split157_b_15_q <= d_u0_m0_wo0_wi0_r0_split157_b_15_delay_1;
        end
    end

    // d_u0_m0_wo0_bank_phasedelay0_q_13(DELAY,2977)@10 + 3
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_phasedelay0_q_13_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_phasedelay0_q_13_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_phasedelay0_q_13_delay_1 <= d_u0_m0_wo0_bank_phasedelay0_q_13_delay_0;
            d_u0_m0_wo0_bank_phasedelay0_q_13_q <= d_u0_m0_wo0_bank_phasedelay0_q_13_delay_1;
        end
    end

    // u0_m0_wo0_dec155(LOOKUP,890)@10 + 1
    assign u0_m0_wo0_dec155_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec155_q <= $unsigned(1'b0);
            u0_m0_wo0_dec155_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000101011 : begin
                                         u0_m0_wo0_dec155_q <= 1'b0;
                                         u0_m0_wo0_dec155_e <= u0_m0_wo0_dec155_c;
                                     end
                14'b00001011000111 : begin
                                         u0_m0_wo0_dec155_q <= 1'b1;
                                         u0_m0_wo0_dec155_e <= u0_m0_wo0_dec155_c;
                                     end
                default : begin
                              u0_m0_wo0_dec155_q <= 1'b0;
                              u0_m0_wo0_dec155_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm155(DUALMEM,892)@13 + 2
    assign u0_m0_wo0_cm155_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm155_aa = u0_m0_wo0_dec155_q;
    assign u0_m0_wo0_cm155_ab = d_u0_m0_wo0_bank_phasedelay0_q_13_q;
    assign u0_m0_wo0_cm155_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm155.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm155_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm155_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm155_aa),
        .data_a(u0_m0_wo0_cm155_ia),
        .wren_a(u0_m0_wo0_dec155_e[0]),
        .address_b(u0_m0_wo0_cm155_ab),
        .q_b(u0_m0_wo0_cm155_iq),
        .rden_b(d_u0_m0_wo0_compute_q_13_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm155_q = u0_m0_wo0_cm155_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split153_d_15(DELAY,2949)@12 + 3
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split153_d_15_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split153_d);
            d_u0_m0_wo0_wi0_r0_split153_d_15_delay_1 <= d_u0_m0_wo0_wi0_r0_split153_d_15_delay_0;
            d_u0_m0_wo0_wi0_r0_split153_d_15_q <= d_u0_m0_wo0_wi0_r0_split153_d_15_delay_1;
        end
    end

    // u0_m0_wo0_mtree_madd2_77_cma(CHAINMULTADD,1213)@15 + 5
    assign u0_m0_wo0_mtree_madd2_77_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_77_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_77_cma_ena1 = u0_m0_wo0_mtree_madd2_77_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_77_cma_ena2 = u0_m0_wo0_mtree_madd2_77_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_77_cma_a0 = $unsigned($signed({15'b000000000000000, GND_q[0:0]}));
    assign u0_m0_wo0_mtree_madd2_77_cma_b0 = $unsigned(d_u0_m0_wo0_wi0_r0_split153_d_15_q);
    assign u0_m0_wo0_mtree_madd2_77_cma_c0 = $unsigned(u0_m0_wo0_cm155_q);
    assign u0_m0_wo0_mtree_madd2_77_cma_a1 = $unsigned(d_u0_m0_wo0_wi0_r0_split157_b_15_q);
    assign u0_m0_wo0_mtree_madd2_77_cma_b1 = $unsigned(d_u0_m0_wo0_wi0_r0_split153_c_15_q);
    assign u0_m0_wo0_mtree_madd2_77_cma_c1 = $unsigned(u0_m0_wo0_cm154_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_77_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_77_cma_ena2, u0_m0_wo0_mtree_madd2_77_cma_ena1, u0_m0_wo0_mtree_madd2_77_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_77_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_77_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_77_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_77_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_77_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_77_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_77_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_77_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_77_cma_s0), .xout(u0_m0_wo0_mtree_madd2_77_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_77_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_77_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_38_BitSelect_for_b_tessel0_0(BITSELECT,2524)@20
    assign u0_m0_wo0_mtree_add0_38_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_77_cma_q[19:0]);

    // d_u0_m0_wo0_bank_delayr3_q_13(DELAY,2980)@10 + 3
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr3_q_13_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr3_q_13_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr3_q_13_delay_1 <= d_u0_m0_wo0_bank_delayr3_q_13_delay_0;
            d_u0_m0_wo0_bank_delayr3_q_13_q <= d_u0_m0_wo0_bank_delayr3_q_13_delay_1;
        end
    end

    // u0_m0_wo0_dec152(LOOKUP,881)@10 + 1
    assign u0_m0_wo0_dec152_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec152_q <= $unsigned(1'b0);
            u0_m0_wo0_dec152_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000101000 : begin
                                         u0_m0_wo0_dec152_q <= 1'b0;
                                         u0_m0_wo0_dec152_e <= u0_m0_wo0_dec152_c;
                                     end
                14'b00001011000100 : begin
                                         u0_m0_wo0_dec152_q <= 1'b1;
                                         u0_m0_wo0_dec152_e <= u0_m0_wo0_dec152_c;
                                     end
                default : begin
                              u0_m0_wo0_dec152_q <= 1'b0;
                              u0_m0_wo0_dec152_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm152(DUALMEM,883)@13 + 2
    assign u0_m0_wo0_cm152_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm152_aa = u0_m0_wo0_dec152_q;
    assign u0_m0_wo0_cm152_ab = d_u0_m0_wo0_bank_delayr3_q_13_q;
    assign u0_m0_wo0_cm152_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm152.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm152_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm152_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm152_aa),
        .data_a(u0_m0_wo0_cm152_ia),
        .wren_a(u0_m0_wo0_dec152_e[0]),
        .address_b(u0_m0_wo0_cm152_ab),
        .q_b(u0_m0_wo0_cm152_iq),
        .rden_b(d_u0_m0_wo0_compute_q_13_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm152_q = u0_m0_wo0_cm152_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split149_e_15(DELAY,2946)@12 + 3
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split149_e_15_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split149_e);
            d_u0_m0_wo0_wi0_r0_split149_e_15_delay_1 <= d_u0_m0_wo0_wi0_r0_split149_e_15_delay_0;
            d_u0_m0_wo0_wi0_r0_split149_e_15_q <= d_u0_m0_wo0_wi0_r0_split149_e_15_delay_1;
        end
    end

    // d_u0_m0_wo0_wi0_r0_split157_d_15(DELAY,2952)@12 + 3
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split157_d_15_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split157_d);
            d_u0_m0_wo0_wi0_r0_split157_d_15_delay_1 <= d_u0_m0_wo0_wi0_r0_split157_d_15_delay_0;
            d_u0_m0_wo0_wi0_r0_split157_d_15_q <= d_u0_m0_wo0_wi0_r0_split157_d_15_delay_1;
        end
    end

    // d_u0_m0_wo0_bank_delayr2_q_13(DELAY,2979)@10 + 3
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr2_q_13_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr2_q_13_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr2_q_13_delay_1 <= d_u0_m0_wo0_bank_delayr2_q_13_delay_0;
            d_u0_m0_wo0_bank_delayr2_q_13_q <= d_u0_m0_wo0_bank_delayr2_q_13_delay_1;
        end
    end

    // u0_m0_wo0_dec153(LOOKUP,884)@10 + 1
    assign u0_m0_wo0_dec153_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec153_q <= $unsigned(1'b0);
            u0_m0_wo0_dec153_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000101001 : begin
                                         u0_m0_wo0_dec153_q <= 1'b0;
                                         u0_m0_wo0_dec153_e <= u0_m0_wo0_dec153_c;
                                     end
                14'b00001011000101 : begin
                                         u0_m0_wo0_dec153_q <= 1'b1;
                                         u0_m0_wo0_dec153_e <= u0_m0_wo0_dec153_c;
                                     end
                default : begin
                              u0_m0_wo0_dec153_q <= 1'b0;
                              u0_m0_wo0_dec153_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm153(DUALMEM,886)@13 + 2
    assign u0_m0_wo0_cm153_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm153_aa = u0_m0_wo0_dec153_q;
    assign u0_m0_wo0_cm153_ab = d_u0_m0_wo0_bank_delayr2_q_13_q;
    assign u0_m0_wo0_cm153_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm153.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm153_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm153_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm153_aa),
        .data_a(u0_m0_wo0_cm153_ia),
        .wren_a(u0_m0_wo0_dec153_e[0]),
        .address_b(u0_m0_wo0_cm153_ab),
        .q_b(u0_m0_wo0_cm153_iq),
        .rden_b(d_u0_m0_wo0_compute_q_13_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm153_q = u0_m0_wo0_cm153_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split153_b_15(DELAY,2947)@12 + 3
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split153_b_15_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split153_b);
            d_u0_m0_wo0_wi0_r0_split153_b_15_delay_1 <= d_u0_m0_wo0_wi0_r0_split153_b_15_delay_0;
            d_u0_m0_wo0_wi0_r0_split153_b_15_q <= d_u0_m0_wo0_wi0_r0_split153_b_15_delay_1;
        end
    end

    // d_u0_m0_wo0_wi0_r0_split157_c_15(DELAY,2951)@12 + 3
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split157_c_15_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split157_c);
            d_u0_m0_wo0_wi0_r0_split157_c_15_delay_1 <= d_u0_m0_wo0_wi0_r0_split157_c_15_delay_0;
            d_u0_m0_wo0_wi0_r0_split157_c_15_q <= d_u0_m0_wo0_wi0_r0_split157_c_15_delay_1;
        end
    end

    // u0_m0_wo0_mtree_madd2_76_cma(CHAINMULTADD,1214)@15 + 5
    assign u0_m0_wo0_mtree_madd2_76_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_76_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_76_cma_ena1 = u0_m0_wo0_mtree_madd2_76_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_76_cma_ena2 = u0_m0_wo0_mtree_madd2_76_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_76_cma_a0 = $unsigned(d_u0_m0_wo0_wi0_r0_split157_c_15_q);
    assign u0_m0_wo0_mtree_madd2_76_cma_b0 = $unsigned(d_u0_m0_wo0_wi0_r0_split153_b_15_q);
    assign u0_m0_wo0_mtree_madd2_76_cma_c0 = $unsigned(u0_m0_wo0_cm153_q);
    assign u0_m0_wo0_mtree_madd2_76_cma_a1 = $unsigned(d_u0_m0_wo0_wi0_r0_split157_d_15_q);
    assign u0_m0_wo0_mtree_madd2_76_cma_b1 = $unsigned(d_u0_m0_wo0_wi0_r0_split149_e_15_q);
    assign u0_m0_wo0_mtree_madd2_76_cma_c1 = $unsigned(u0_m0_wo0_cm152_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_76_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_76_cma_ena2, u0_m0_wo0_mtree_madd2_76_cma_ena1, u0_m0_wo0_mtree_madd2_76_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_76_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_76_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_76_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_76_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_76_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_76_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_76_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_76_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_76_cma_s0), .xout(u0_m0_wo0_mtree_madd2_76_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_76_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_76_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_38_BitSelect_for_a_tessel0_0(BITSELECT,2519)@20
    assign u0_m0_wo0_mtree_add0_38_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_76_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_38_p1_of_2(ADD,1717)@20 + 1
    assign u0_m0_wo0_mtree_add0_38_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_38_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_38_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_38_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_38_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_38_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_38_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_38_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_38_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_38_p1_of_2_q = u0_m0_wo0_mtree_add0_38_p1_of_2_o[19:0];

    // d_u0_m0_wo0_bank_delayr5_q_12(DELAY,2982)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr5_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr5_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr5_q_12_q <= d_u0_m0_wo0_bank_delayr5_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec150(LOOKUP,875)@10 + 1
    assign u0_m0_wo0_dec150_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec150_q <= $unsigned(1'b0);
            u0_m0_wo0_dec150_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000100110 : begin
                                         u0_m0_wo0_dec150_q <= 1'b0;
                                         u0_m0_wo0_dec150_e <= u0_m0_wo0_dec150_c;
                                     end
                14'b00001011000010 : begin
                                         u0_m0_wo0_dec150_q <= 1'b1;
                                         u0_m0_wo0_dec150_e <= u0_m0_wo0_dec150_c;
                                     end
                default : begin
                              u0_m0_wo0_dec150_q <= 1'b0;
                              u0_m0_wo0_dec150_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm150(DUALMEM,877)@12 + 2
    assign u0_m0_wo0_cm150_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm150_aa = u0_m0_wo0_dec150_q;
    assign u0_m0_wo0_cm150_ab = d_u0_m0_wo0_bank_delayr5_q_12_q;
    assign u0_m0_wo0_cm150_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm150.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm150_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm150_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm150_aa),
        .data_a(u0_m0_wo0_cm150_ia),
        .wren_a(u0_m0_wo0_dec150_e[0]),
        .address_b(u0_m0_wo0_cm150_ab),
        .q_b(u0_m0_wo0_cm150_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm150_q = u0_m0_wo0_cm150_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split149_c_14(DELAY,2944)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split149_c_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split149_c);
            d_u0_m0_wo0_wi0_r0_split149_c_14_q <= d_u0_m0_wo0_wi0_r0_split149_c_14_delay_0;
        end
    end

    // u0_m0_wo0_wi0_r0_delayr161_notEnable(LOGICAL,3536)@12
    assign u0_m0_wo0_wi0_r0_delayr161_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr161_nor(LOGICAL,3537)@12
    assign u0_m0_wo0_wi0_r0_delayr161_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr161_notEnable_q | u0_m0_wo0_wi0_r0_delayr161_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr161_mem_last(CONSTANT,3533)
    assign u0_m0_wo0_wi0_r0_delayr161_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr161_cmp(LOGICAL,3534)@12
    assign u0_m0_wo0_wi0_r0_delayr161_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr161_mem_last_q == u0_m0_wo0_wi0_r0_delayr161_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr161_cmpReg(REG,3535)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr161_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr161_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr161_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr161_sticky_ena(REG,3538)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr161_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr161_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr161_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr161_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr161_enaAnd(LOGICAL,3539)@12
    assign u0_m0_wo0_wi0_r0_delayr161_enaAnd_q = u0_m0_wo0_wi0_r0_delayr161_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr161_rdcnt(COUNTER,3530)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr161_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr161_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr161_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr161_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr161_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr161_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr161_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr161_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr161_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr161_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr161_rdcnt_q = u0_m0_wo0_wi0_r0_delayr161_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr161_rdmux(MUX,3531)@12
    assign u0_m0_wo0_wi0_r0_delayr161_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr161_rdmux_s or u0_m0_wo0_wi0_r0_delayr161_wraddr_q or u0_m0_wo0_wi0_r0_delayr161_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr161_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr161_rdmux_q = u0_m0_wo0_wi0_r0_delayr161_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr161_rdmux_q = u0_m0_wo0_wi0_r0_delayr161_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr161_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join161(BITJOIN,151)@12
    assign u0_m0_wo0_wi0_r0_join161_q = {u0_m0_wo0_wi0_r0_split161_d, u0_m0_wo0_wi0_r0_split161_c, u0_m0_wo0_wi0_r0_split161_b, u0_m0_wo0_wi0_r0_split157_e};

    // u0_m0_wo0_wi0_r0_delayr161_wraddr(REG,3532)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr161_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr161_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr161_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr161_mem(DUALMEM,3529)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr161_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join161_q);
    assign u0_m0_wo0_wi0_r0_delayr161_mem_aa = u0_m0_wo0_wi0_r0_delayr161_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr161_mem_ab = u0_m0_wo0_wi0_r0_delayr161_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr161_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr161_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr161_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr161_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr161_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr161_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr161_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr161_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr161_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr161_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr161_mem_q = u0_m0_wo0_wi0_r0_delayr161_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split161(BITSELECT,152)@12
    assign u0_m0_wo0_wi0_r0_split161_b = $unsigned(u0_m0_wo0_wi0_r0_delayr161_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split161_c = $unsigned(u0_m0_wo0_wi0_r0_delayr161_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split161_d = $unsigned(u0_m0_wo0_wi0_r0_delayr161_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split161_e = $unsigned(u0_m0_wo0_wi0_r0_delayr161_mem_q[63:48]);

    // d_u0_m0_wo0_wi0_r0_split161_b_14(DELAY,2954)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split161_b_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split161_b);
            d_u0_m0_wo0_wi0_r0_split161_b_14_q <= d_u0_m0_wo0_wi0_r0_split161_b_14_delay_0;
        end
    end

    // d_u0_m0_wo0_bank_delayr4_q_12(DELAY,2981)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr4_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr4_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr4_q_12_q <= d_u0_m0_wo0_bank_delayr4_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec151(LOOKUP,878)@10 + 1
    assign u0_m0_wo0_dec151_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec151_q <= $unsigned(1'b0);
            u0_m0_wo0_dec151_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000100111 : begin
                                         u0_m0_wo0_dec151_q <= 1'b0;
                                         u0_m0_wo0_dec151_e <= u0_m0_wo0_dec151_c;
                                     end
                14'b00001011000011 : begin
                                         u0_m0_wo0_dec151_q <= 1'b1;
                                         u0_m0_wo0_dec151_e <= u0_m0_wo0_dec151_c;
                                     end
                default : begin
                              u0_m0_wo0_dec151_q <= 1'b0;
                              u0_m0_wo0_dec151_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm151(DUALMEM,880)@12 + 2
    assign u0_m0_wo0_cm151_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm151_aa = u0_m0_wo0_dec151_q;
    assign u0_m0_wo0_cm151_ab = d_u0_m0_wo0_bank_delayr4_q_12_q;
    assign u0_m0_wo0_cm151_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm151.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm151_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm151_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm151_aa),
        .data_a(u0_m0_wo0_cm151_ia),
        .wren_a(u0_m0_wo0_dec151_e[0]),
        .address_b(u0_m0_wo0_cm151_ab),
        .q_b(u0_m0_wo0_cm151_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm151_q = u0_m0_wo0_cm151_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split149_d_14(DELAY,2945)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split149_d_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split149_d);
            d_u0_m0_wo0_wi0_r0_split149_d_14_q <= d_u0_m0_wo0_wi0_r0_split149_d_14_delay_0;
        end
    end

    // d_u0_m0_wo0_wi0_r0_split157_e_14(DELAY,2953)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split157_e_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split157_e);
            d_u0_m0_wo0_wi0_r0_split157_e_14_q <= d_u0_m0_wo0_wi0_r0_split157_e_14_delay_0;
        end
    end

    // u0_m0_wo0_mtree_madd2_75_cma(CHAINMULTADD,1215)@14 + 5
    assign u0_m0_wo0_mtree_madd2_75_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_75_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_75_cma_ena1 = u0_m0_wo0_mtree_madd2_75_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_75_cma_ena2 = u0_m0_wo0_mtree_madd2_75_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_75_cma_a0 = $unsigned(d_u0_m0_wo0_wi0_r0_split157_e_14_q);
    assign u0_m0_wo0_mtree_madd2_75_cma_b0 = $unsigned(d_u0_m0_wo0_wi0_r0_split149_d_14_q);
    assign u0_m0_wo0_mtree_madd2_75_cma_c0 = $unsigned(u0_m0_wo0_cm151_q);
    assign u0_m0_wo0_mtree_madd2_75_cma_a1 = $unsigned(d_u0_m0_wo0_wi0_r0_split161_b_14_q);
    assign u0_m0_wo0_mtree_madd2_75_cma_b1 = $unsigned(d_u0_m0_wo0_wi0_r0_split149_c_14_q);
    assign u0_m0_wo0_mtree_madd2_75_cma_c1 = $unsigned(u0_m0_wo0_cm150_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_75_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_75_cma_ena2, u0_m0_wo0_mtree_madd2_75_cma_ena1, u0_m0_wo0_mtree_madd2_75_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_75_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_75_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_75_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_75_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_75_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_75_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_75_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_75_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_75_cma_s0), .xout(u0_m0_wo0_mtree_madd2_75_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_75_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_75_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_37_BitSelect_for_b_tessel0_0(BITSELECT,2514)@19
    assign u0_m0_wo0_mtree_add0_37_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_75_cma_q[19:0]);

    // d_u0_m0_wo0_bank_delayr7_q_12(DELAY,2984)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr7_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr7_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr7_q_12_q <= d_u0_m0_wo0_bank_delayr7_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec148(LOOKUP,869)@10 + 1
    assign u0_m0_wo0_dec148_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec148_q <= $unsigned(1'b0);
            u0_m0_wo0_dec148_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000100100 : begin
                                         u0_m0_wo0_dec148_q <= 1'b0;
                                         u0_m0_wo0_dec148_e <= u0_m0_wo0_dec148_c;
                                     end
                14'b00001011000000 : begin
                                         u0_m0_wo0_dec148_q <= 1'b1;
                                         u0_m0_wo0_dec148_e <= u0_m0_wo0_dec148_c;
                                     end
                default : begin
                              u0_m0_wo0_dec148_q <= 1'b0;
                              u0_m0_wo0_dec148_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm148(DUALMEM,871)@12 + 2
    assign u0_m0_wo0_cm148_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm148_aa = u0_m0_wo0_dec148_q;
    assign u0_m0_wo0_cm148_ab = d_u0_m0_wo0_bank_delayr7_q_12_q;
    assign u0_m0_wo0_cm148_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm148.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm148_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm148_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm148_aa),
        .data_a(u0_m0_wo0_cm148_ia),
        .wren_a(u0_m0_wo0_dec148_e[0]),
        .address_b(u0_m0_wo0_cm148_ab),
        .q_b(u0_m0_wo0_cm148_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm148_q = u0_m0_wo0_cm148_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split145_e_14(DELAY,2942)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split145_e_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split145_e);
            d_u0_m0_wo0_wi0_r0_split145_e_14_q <= d_u0_m0_wo0_wi0_r0_split145_e_14_delay_0;
        end
    end

    // d_u0_m0_wo0_wi0_r0_split161_d_14(DELAY,2956)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split161_d_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split161_d);
            d_u0_m0_wo0_wi0_r0_split161_d_14_q <= d_u0_m0_wo0_wi0_r0_split161_d_14_delay_0;
        end
    end

    // d_u0_m0_wo0_bank_delayr6_q_12(DELAY,2983)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr6_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr6_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr6_q_12_q <= d_u0_m0_wo0_bank_delayr6_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec149(LOOKUP,872)@10 + 1
    assign u0_m0_wo0_dec149_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec149_q <= $unsigned(1'b0);
            u0_m0_wo0_dec149_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000100101 : begin
                                         u0_m0_wo0_dec149_q <= 1'b0;
                                         u0_m0_wo0_dec149_e <= u0_m0_wo0_dec149_c;
                                     end
                14'b00001011000001 : begin
                                         u0_m0_wo0_dec149_q <= 1'b1;
                                         u0_m0_wo0_dec149_e <= u0_m0_wo0_dec149_c;
                                     end
                default : begin
                              u0_m0_wo0_dec149_q <= 1'b0;
                              u0_m0_wo0_dec149_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm149(DUALMEM,874)@12 + 2
    assign u0_m0_wo0_cm149_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm149_aa = u0_m0_wo0_dec149_q;
    assign u0_m0_wo0_cm149_ab = d_u0_m0_wo0_bank_delayr6_q_12_q;
    assign u0_m0_wo0_cm149_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm149.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm149_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm149_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm149_aa),
        .data_a(u0_m0_wo0_cm149_ia),
        .wren_a(u0_m0_wo0_dec149_e[0]),
        .address_b(u0_m0_wo0_cm149_ab),
        .q_b(u0_m0_wo0_cm149_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm149_q = u0_m0_wo0_cm149_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split149_b_14(DELAY,2943)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split149_b_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split149_b);
            d_u0_m0_wo0_wi0_r0_split149_b_14_q <= d_u0_m0_wo0_wi0_r0_split149_b_14_delay_0;
        end
    end

    // d_u0_m0_wo0_wi0_r0_split161_c_14(DELAY,2955)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split161_c_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split161_c);
            d_u0_m0_wo0_wi0_r0_split161_c_14_q <= d_u0_m0_wo0_wi0_r0_split161_c_14_delay_0;
        end
    end

    // u0_m0_wo0_mtree_madd2_74_cma(CHAINMULTADD,1216)@14 + 5
    assign u0_m0_wo0_mtree_madd2_74_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_74_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_74_cma_ena1 = u0_m0_wo0_mtree_madd2_74_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_74_cma_ena2 = u0_m0_wo0_mtree_madd2_74_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_74_cma_a0 = $unsigned(d_u0_m0_wo0_wi0_r0_split161_c_14_q);
    assign u0_m0_wo0_mtree_madd2_74_cma_b0 = $unsigned(d_u0_m0_wo0_wi0_r0_split149_b_14_q);
    assign u0_m0_wo0_mtree_madd2_74_cma_c0 = $unsigned(u0_m0_wo0_cm149_q);
    assign u0_m0_wo0_mtree_madd2_74_cma_a1 = $unsigned(d_u0_m0_wo0_wi0_r0_split161_d_14_q);
    assign u0_m0_wo0_mtree_madd2_74_cma_b1 = $unsigned(d_u0_m0_wo0_wi0_r0_split145_e_14_q);
    assign u0_m0_wo0_mtree_madd2_74_cma_c1 = $unsigned(u0_m0_wo0_cm148_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_74_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_74_cma_ena2, u0_m0_wo0_mtree_madd2_74_cma_ena1, u0_m0_wo0_mtree_madd2_74_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_74_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_74_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_74_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_74_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_74_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_74_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_74_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_74_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_74_cma_s0), .xout(u0_m0_wo0_mtree_madd2_74_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_74_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_74_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_37_BitSelect_for_a_tessel0_0(BITSELECT,2509)@19
    assign u0_m0_wo0_mtree_add0_37_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_74_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_37_p1_of_2(ADD,1706)@19 + 1
    assign u0_m0_wo0_mtree_add0_37_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_37_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_37_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_37_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_37_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_37_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_37_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_37_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_37_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_37_p1_of_2_q = u0_m0_wo0_mtree_add0_37_p1_of_2_o[19:0];

    // d_u0_m0_wo0_bank_delayr9_q_12(DELAY,2986)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr9_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr9_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr9_q_12_q <= d_u0_m0_wo0_bank_delayr9_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec146(LOOKUP,863)@10 + 1
    assign u0_m0_wo0_dec146_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec146_q <= $unsigned(1'b0);
            u0_m0_wo0_dec146_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000100010 : begin
                                         u0_m0_wo0_dec146_q <= 1'b0;
                                         u0_m0_wo0_dec146_e <= u0_m0_wo0_dec146_c;
                                     end
                14'b00001010111110 : begin
                                         u0_m0_wo0_dec146_q <= 1'b1;
                                         u0_m0_wo0_dec146_e <= u0_m0_wo0_dec146_c;
                                     end
                default : begin
                              u0_m0_wo0_dec146_q <= 1'b0;
                              u0_m0_wo0_dec146_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm146(DUALMEM,865)@12 + 2
    assign u0_m0_wo0_cm146_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm146_aa = u0_m0_wo0_dec146_q;
    assign u0_m0_wo0_cm146_ab = d_u0_m0_wo0_bank_delayr9_q_12_q;
    assign u0_m0_wo0_cm146_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm146.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm146_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm146_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm146_aa),
        .data_a(u0_m0_wo0_cm146_ia),
        .wren_a(u0_m0_wo0_dec146_e[0]),
        .address_b(u0_m0_wo0_cm146_ab),
        .q_b(u0_m0_wo0_cm146_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm146_q = u0_m0_wo0_cm146_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split145_c_14(DELAY,2940)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split145_c_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split145_c);
            d_u0_m0_wo0_wi0_r0_split145_c_14_q <= d_u0_m0_wo0_wi0_r0_split145_c_14_delay_0;
        end
    end

    // u0_m0_wo0_wi0_r0_delayr165_notEnable(LOGICAL,3547)@12
    assign u0_m0_wo0_wi0_r0_delayr165_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr165_nor(LOGICAL,3548)@12
    assign u0_m0_wo0_wi0_r0_delayr165_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr165_notEnable_q | u0_m0_wo0_wi0_r0_delayr165_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr165_mem_last(CONSTANT,3544)
    assign u0_m0_wo0_wi0_r0_delayr165_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr165_cmp(LOGICAL,3545)@12
    assign u0_m0_wo0_wi0_r0_delayr165_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr165_mem_last_q == u0_m0_wo0_wi0_r0_delayr165_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr165_cmpReg(REG,3546)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr165_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr165_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr165_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr165_sticky_ena(REG,3549)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr165_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr165_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr165_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr165_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr165_enaAnd(LOGICAL,3550)@12
    assign u0_m0_wo0_wi0_r0_delayr165_enaAnd_q = u0_m0_wo0_wi0_r0_delayr165_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr165_rdcnt(COUNTER,3541)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr165_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr165_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr165_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr165_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr165_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr165_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr165_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr165_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr165_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr165_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr165_rdcnt_q = u0_m0_wo0_wi0_r0_delayr165_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr165_rdmux(MUX,3542)@12
    assign u0_m0_wo0_wi0_r0_delayr165_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr165_rdmux_s or u0_m0_wo0_wi0_r0_delayr165_wraddr_q or u0_m0_wo0_wi0_r0_delayr165_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr165_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr165_rdmux_q = u0_m0_wo0_wi0_r0_delayr165_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr165_rdmux_q = u0_m0_wo0_wi0_r0_delayr165_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr165_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join165(BITJOIN,154)@12
    assign u0_m0_wo0_wi0_r0_join165_q = {u0_m0_wo0_wi0_r0_split165_d, u0_m0_wo0_wi0_r0_split165_c, u0_m0_wo0_wi0_r0_split165_b, u0_m0_wo0_wi0_r0_split161_e};

    // u0_m0_wo0_wi0_r0_delayr165_wraddr(REG,3543)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr165_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr165_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr165_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr165_mem(DUALMEM,3540)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr165_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join165_q);
    assign u0_m0_wo0_wi0_r0_delayr165_mem_aa = u0_m0_wo0_wi0_r0_delayr165_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr165_mem_ab = u0_m0_wo0_wi0_r0_delayr165_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr165_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr165_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr165_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr165_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr165_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr165_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr165_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr165_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr165_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr165_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr165_mem_q = u0_m0_wo0_wi0_r0_delayr165_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split165(BITSELECT,155)@12
    assign u0_m0_wo0_wi0_r0_split165_b = $unsigned(u0_m0_wo0_wi0_r0_delayr165_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split165_c = $unsigned(u0_m0_wo0_wi0_r0_delayr165_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split165_d = $unsigned(u0_m0_wo0_wi0_r0_delayr165_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split165_e = $unsigned(u0_m0_wo0_wi0_r0_delayr165_mem_q[63:48]);

    // d_u0_m0_wo0_wi0_r0_split165_b_14(DELAY,2958)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split165_b_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split165_b);
            d_u0_m0_wo0_wi0_r0_split165_b_14_q <= d_u0_m0_wo0_wi0_r0_split165_b_14_delay_0;
        end
    end

    // d_u0_m0_wo0_bank_delayr8_q_12(DELAY,2985)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr8_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr8_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr8_q_12_q <= d_u0_m0_wo0_bank_delayr8_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec147(LOOKUP,866)@10 + 1
    assign u0_m0_wo0_dec147_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec147_q <= $unsigned(1'b0);
            u0_m0_wo0_dec147_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000100011 : begin
                                         u0_m0_wo0_dec147_q <= 1'b0;
                                         u0_m0_wo0_dec147_e <= u0_m0_wo0_dec147_c;
                                     end
                14'b00001010111111 : begin
                                         u0_m0_wo0_dec147_q <= 1'b1;
                                         u0_m0_wo0_dec147_e <= u0_m0_wo0_dec147_c;
                                     end
                default : begin
                              u0_m0_wo0_dec147_q <= 1'b0;
                              u0_m0_wo0_dec147_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm147(DUALMEM,868)@12 + 2
    assign u0_m0_wo0_cm147_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm147_aa = u0_m0_wo0_dec147_q;
    assign u0_m0_wo0_cm147_ab = d_u0_m0_wo0_bank_delayr8_q_12_q;
    assign u0_m0_wo0_cm147_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm147.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm147_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm147_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm147_aa),
        .data_a(u0_m0_wo0_cm147_ia),
        .wren_a(u0_m0_wo0_dec147_e[0]),
        .address_b(u0_m0_wo0_cm147_ab),
        .q_b(u0_m0_wo0_cm147_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm147_q = u0_m0_wo0_cm147_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split145_d_14(DELAY,2941)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split145_d_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split145_d);
            d_u0_m0_wo0_wi0_r0_split145_d_14_q <= d_u0_m0_wo0_wi0_r0_split145_d_14_delay_0;
        end
    end

    // d_u0_m0_wo0_wi0_r0_split161_e_14(DELAY,2957)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split161_e_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split161_e);
            d_u0_m0_wo0_wi0_r0_split161_e_14_q <= d_u0_m0_wo0_wi0_r0_split161_e_14_delay_0;
        end
    end

    // u0_m0_wo0_mtree_madd2_73_cma(CHAINMULTADD,1217)@14 + 5
    assign u0_m0_wo0_mtree_madd2_73_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_73_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_73_cma_ena1 = u0_m0_wo0_mtree_madd2_73_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_73_cma_ena2 = u0_m0_wo0_mtree_madd2_73_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_73_cma_a0 = $unsigned(d_u0_m0_wo0_wi0_r0_split161_e_14_q);
    assign u0_m0_wo0_mtree_madd2_73_cma_b0 = $unsigned(d_u0_m0_wo0_wi0_r0_split145_d_14_q);
    assign u0_m0_wo0_mtree_madd2_73_cma_c0 = $unsigned(u0_m0_wo0_cm147_q);
    assign u0_m0_wo0_mtree_madd2_73_cma_a1 = $unsigned(d_u0_m0_wo0_wi0_r0_split165_b_14_q);
    assign u0_m0_wo0_mtree_madd2_73_cma_b1 = $unsigned(d_u0_m0_wo0_wi0_r0_split145_c_14_q);
    assign u0_m0_wo0_mtree_madd2_73_cma_c1 = $unsigned(u0_m0_wo0_cm146_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_73_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_73_cma_ena2, u0_m0_wo0_mtree_madd2_73_cma_ena1, u0_m0_wo0_mtree_madd2_73_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_73_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_73_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_73_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_73_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_73_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_73_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_73_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_73_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_73_cma_s0), .xout(u0_m0_wo0_mtree_madd2_73_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_73_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_73_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_36_BitSelect_for_b_tessel0_0(BITSELECT,2504)@19
    assign u0_m0_wo0_mtree_add0_36_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_73_cma_q[19:0]);

    // d_u0_m0_wo0_bank_delayr11_q_12(DELAY,2988)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr11_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr11_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr11_q_12_q <= d_u0_m0_wo0_bank_delayr11_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec144(LOOKUP,857)@10 + 1
    assign u0_m0_wo0_dec144_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec144_q <= $unsigned(1'b0);
            u0_m0_wo0_dec144_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000100000 : begin
                                         u0_m0_wo0_dec144_q <= 1'b0;
                                         u0_m0_wo0_dec144_e <= u0_m0_wo0_dec144_c;
                                     end
                14'b00001010111100 : begin
                                         u0_m0_wo0_dec144_q <= 1'b1;
                                         u0_m0_wo0_dec144_e <= u0_m0_wo0_dec144_c;
                                     end
                default : begin
                              u0_m0_wo0_dec144_q <= 1'b0;
                              u0_m0_wo0_dec144_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm144(DUALMEM,859)@12 + 2
    assign u0_m0_wo0_cm144_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm144_aa = u0_m0_wo0_dec144_q;
    assign u0_m0_wo0_cm144_ab = d_u0_m0_wo0_bank_delayr11_q_12_q;
    assign u0_m0_wo0_cm144_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm144.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm144_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm144_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm144_aa),
        .data_a(u0_m0_wo0_cm144_ia),
        .wren_a(u0_m0_wo0_dec144_e[0]),
        .address_b(u0_m0_wo0_cm144_ab),
        .q_b(u0_m0_wo0_cm144_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm144_q = u0_m0_wo0_cm144_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split141_e_14(DELAY,2938)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split141_e_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split141_e);
            d_u0_m0_wo0_wi0_r0_split141_e_14_q <= d_u0_m0_wo0_wi0_r0_split141_e_14_delay_0;
        end
    end

    // d_u0_m0_wo0_wi0_r0_split165_d_14(DELAY,2960)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split165_d_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split165_d);
            d_u0_m0_wo0_wi0_r0_split165_d_14_q <= d_u0_m0_wo0_wi0_r0_split165_d_14_delay_0;
        end
    end

    // d_u0_m0_wo0_bank_delayr10_q_12(DELAY,2987)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr10_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr10_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr10_q_12_q <= d_u0_m0_wo0_bank_delayr10_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec145(LOOKUP,860)@10 + 1
    assign u0_m0_wo0_dec145_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec145_q <= $unsigned(1'b0);
            u0_m0_wo0_dec145_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000100001 : begin
                                         u0_m0_wo0_dec145_q <= 1'b0;
                                         u0_m0_wo0_dec145_e <= u0_m0_wo0_dec145_c;
                                     end
                14'b00001010111101 : begin
                                         u0_m0_wo0_dec145_q <= 1'b1;
                                         u0_m0_wo0_dec145_e <= u0_m0_wo0_dec145_c;
                                     end
                default : begin
                              u0_m0_wo0_dec145_q <= 1'b0;
                              u0_m0_wo0_dec145_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm145(DUALMEM,862)@12 + 2
    assign u0_m0_wo0_cm145_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm145_aa = u0_m0_wo0_dec145_q;
    assign u0_m0_wo0_cm145_ab = d_u0_m0_wo0_bank_delayr10_q_12_q;
    assign u0_m0_wo0_cm145_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm145.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm145_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm145_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm145_aa),
        .data_a(u0_m0_wo0_cm145_ia),
        .wren_a(u0_m0_wo0_dec145_e[0]),
        .address_b(u0_m0_wo0_cm145_ab),
        .q_b(u0_m0_wo0_cm145_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm145_q = u0_m0_wo0_cm145_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split145_b_14(DELAY,2939)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split145_b_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split145_b);
            d_u0_m0_wo0_wi0_r0_split145_b_14_q <= d_u0_m0_wo0_wi0_r0_split145_b_14_delay_0;
        end
    end

    // d_u0_m0_wo0_wi0_r0_split165_c_14(DELAY,2959)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split165_c_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split165_c);
            d_u0_m0_wo0_wi0_r0_split165_c_14_q <= d_u0_m0_wo0_wi0_r0_split165_c_14_delay_0;
        end
    end

    // u0_m0_wo0_mtree_madd2_72_cma(CHAINMULTADD,1218)@14 + 5
    assign u0_m0_wo0_mtree_madd2_72_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_72_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_72_cma_ena1 = u0_m0_wo0_mtree_madd2_72_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_72_cma_ena2 = u0_m0_wo0_mtree_madd2_72_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_72_cma_a0 = $unsigned(d_u0_m0_wo0_wi0_r0_split165_c_14_q);
    assign u0_m0_wo0_mtree_madd2_72_cma_b0 = $unsigned(d_u0_m0_wo0_wi0_r0_split145_b_14_q);
    assign u0_m0_wo0_mtree_madd2_72_cma_c0 = $unsigned(u0_m0_wo0_cm145_q);
    assign u0_m0_wo0_mtree_madd2_72_cma_a1 = $unsigned(d_u0_m0_wo0_wi0_r0_split165_d_14_q);
    assign u0_m0_wo0_mtree_madd2_72_cma_b1 = $unsigned(d_u0_m0_wo0_wi0_r0_split141_e_14_q);
    assign u0_m0_wo0_mtree_madd2_72_cma_c1 = $unsigned(u0_m0_wo0_cm144_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_72_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_72_cma_ena2, u0_m0_wo0_mtree_madd2_72_cma_ena1, u0_m0_wo0_mtree_madd2_72_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_72_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_72_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_72_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_72_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_72_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_72_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_72_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_72_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_72_cma_s0), .xout(u0_m0_wo0_mtree_madd2_72_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_72_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_72_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_36_BitSelect_for_a_tessel0_0(BITSELECT,2499)@19
    assign u0_m0_wo0_mtree_add0_36_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_72_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_36_p1_of_2(ADD,1695)@19 + 1
    assign u0_m0_wo0_mtree_add0_36_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_36_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_36_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_36_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_36_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_36_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_36_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_36_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_36_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_36_p1_of_2_q = u0_m0_wo0_mtree_add0_36_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add1_18_p1_of_2(ADD,1926)@20 + 1
    assign u0_m0_wo0_mtree_add1_18_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_36_p1_of_2_q};
    assign u0_m0_wo0_mtree_add1_18_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_37_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_18_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add1_18_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add1_18_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add1_18_p1_of_2_c[0] = u0_m0_wo0_mtree_add1_18_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add1_18_p1_of_2_q = u0_m0_wo0_mtree_add1_18_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add2_9_p1_of_2(ADD,2036)@21 + 1
    assign u0_m0_wo0_mtree_add2_9_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add1_18_p1_of_2_q};
    assign u0_m0_wo0_mtree_add2_9_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_38_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add2_9_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add2_9_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add2_9_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add2_9_p1_of_2_c[0] = u0_m0_wo0_mtree_add2_9_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add2_9_p1_of_2_q = u0_m0_wo0_mtree_add2_9_p1_of_2_o[19:0];

    // d_u0_m0_wo0_bank_delayr13_q_12(DELAY,2990)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr13_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr13_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr13_q_12_q <= d_u0_m0_wo0_bank_delayr13_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec142(LOOKUP,851)@10 + 1
    assign u0_m0_wo0_dec142_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec142_q <= $unsigned(1'b0);
            u0_m0_wo0_dec142_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000011110 : begin
                                         u0_m0_wo0_dec142_q <= 1'b0;
                                         u0_m0_wo0_dec142_e <= u0_m0_wo0_dec142_c;
                                     end
                14'b00001010111010 : begin
                                         u0_m0_wo0_dec142_q <= 1'b1;
                                         u0_m0_wo0_dec142_e <= u0_m0_wo0_dec142_c;
                                     end
                default : begin
                              u0_m0_wo0_dec142_q <= 1'b0;
                              u0_m0_wo0_dec142_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm142(DUALMEM,853)@12 + 2
    assign u0_m0_wo0_cm142_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm142_aa = u0_m0_wo0_dec142_q;
    assign u0_m0_wo0_cm142_ab = d_u0_m0_wo0_bank_delayr13_q_12_q;
    assign u0_m0_wo0_cm142_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm142.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm142_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm142_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm142_aa),
        .data_a(u0_m0_wo0_cm142_ia),
        .wren_a(u0_m0_wo0_dec142_e[0]),
        .address_b(u0_m0_wo0_cm142_ab),
        .q_b(u0_m0_wo0_cm142_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm142_q = u0_m0_wo0_cm142_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split141_c_14(DELAY,2936)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split141_c_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split141_c);
            d_u0_m0_wo0_wi0_r0_split141_c_14_q <= d_u0_m0_wo0_wi0_r0_split141_c_14_delay_0;
        end
    end

    // u0_m0_wo0_wi0_r0_delayr169_notEnable(LOGICAL,3558)@12
    assign u0_m0_wo0_wi0_r0_delayr169_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr169_nor(LOGICAL,3559)@12
    assign u0_m0_wo0_wi0_r0_delayr169_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr169_notEnable_q | u0_m0_wo0_wi0_r0_delayr169_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr169_mem_last(CONSTANT,3555)
    assign u0_m0_wo0_wi0_r0_delayr169_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr169_cmp(LOGICAL,3556)@12
    assign u0_m0_wo0_wi0_r0_delayr169_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr169_mem_last_q == u0_m0_wo0_wi0_r0_delayr169_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr169_cmpReg(REG,3557)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr169_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr169_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr169_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr169_sticky_ena(REG,3560)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr169_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr169_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr169_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr169_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr169_enaAnd(LOGICAL,3561)@12
    assign u0_m0_wo0_wi0_r0_delayr169_enaAnd_q = u0_m0_wo0_wi0_r0_delayr169_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr169_rdcnt(COUNTER,3552)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr169_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr169_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr169_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr169_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr169_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr169_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr169_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr169_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr169_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr169_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr169_rdcnt_q = u0_m0_wo0_wi0_r0_delayr169_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr169_rdmux(MUX,3553)@12
    assign u0_m0_wo0_wi0_r0_delayr169_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr169_rdmux_s or u0_m0_wo0_wi0_r0_delayr169_wraddr_q or u0_m0_wo0_wi0_r0_delayr169_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr169_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr169_rdmux_q = u0_m0_wo0_wi0_r0_delayr169_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr169_rdmux_q = u0_m0_wo0_wi0_r0_delayr169_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr169_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join169(BITJOIN,157)@12
    assign u0_m0_wo0_wi0_r0_join169_q = {u0_m0_wo0_wi0_r0_split169_d, u0_m0_wo0_wi0_r0_split169_c, u0_m0_wo0_wi0_r0_split169_b, u0_m0_wo0_wi0_r0_split165_e};

    // u0_m0_wo0_wi0_r0_delayr169_wraddr(REG,3554)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr169_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr169_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr169_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr169_mem(DUALMEM,3551)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr169_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join169_q);
    assign u0_m0_wo0_wi0_r0_delayr169_mem_aa = u0_m0_wo0_wi0_r0_delayr169_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr169_mem_ab = u0_m0_wo0_wi0_r0_delayr169_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr169_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr169_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr169_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr169_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr169_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr169_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr169_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr169_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr169_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr169_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr169_mem_q = u0_m0_wo0_wi0_r0_delayr169_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split169(BITSELECT,158)@12
    assign u0_m0_wo0_wi0_r0_split169_b = $unsigned(u0_m0_wo0_wi0_r0_delayr169_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split169_c = $unsigned(u0_m0_wo0_wi0_r0_delayr169_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split169_d = $unsigned(u0_m0_wo0_wi0_r0_delayr169_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split169_e = $unsigned(u0_m0_wo0_wi0_r0_delayr169_mem_q[63:48]);

    // d_u0_m0_wo0_wi0_r0_split169_b_14(DELAY,2962)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split169_b_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split169_b);
            d_u0_m0_wo0_wi0_r0_split169_b_14_q <= d_u0_m0_wo0_wi0_r0_split169_b_14_delay_0;
        end
    end

    // d_u0_m0_wo0_bank_delayr12_q_12(DELAY,2989)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr12_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr12_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr12_q_12_q <= d_u0_m0_wo0_bank_delayr12_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec143(LOOKUP,854)@10 + 1
    assign u0_m0_wo0_dec143_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec143_q <= $unsigned(1'b0);
            u0_m0_wo0_dec143_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000011111 : begin
                                         u0_m0_wo0_dec143_q <= 1'b0;
                                         u0_m0_wo0_dec143_e <= u0_m0_wo0_dec143_c;
                                     end
                14'b00001010111011 : begin
                                         u0_m0_wo0_dec143_q <= 1'b1;
                                         u0_m0_wo0_dec143_e <= u0_m0_wo0_dec143_c;
                                     end
                default : begin
                              u0_m0_wo0_dec143_q <= 1'b0;
                              u0_m0_wo0_dec143_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm143(DUALMEM,856)@12 + 2
    assign u0_m0_wo0_cm143_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm143_aa = u0_m0_wo0_dec143_q;
    assign u0_m0_wo0_cm143_ab = d_u0_m0_wo0_bank_delayr12_q_12_q;
    assign u0_m0_wo0_cm143_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm143.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm143_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm143_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm143_aa),
        .data_a(u0_m0_wo0_cm143_ia),
        .wren_a(u0_m0_wo0_dec143_e[0]),
        .address_b(u0_m0_wo0_cm143_ab),
        .q_b(u0_m0_wo0_cm143_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm143_q = u0_m0_wo0_cm143_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split141_d_14(DELAY,2937)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split141_d_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split141_d);
            d_u0_m0_wo0_wi0_r0_split141_d_14_q <= d_u0_m0_wo0_wi0_r0_split141_d_14_delay_0;
        end
    end

    // d_u0_m0_wo0_wi0_r0_split165_e_14(DELAY,2961)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split165_e_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split165_e);
            d_u0_m0_wo0_wi0_r0_split165_e_14_q <= d_u0_m0_wo0_wi0_r0_split165_e_14_delay_0;
        end
    end

    // u0_m0_wo0_mtree_madd2_71_cma(CHAINMULTADD,1219)@14 + 5
    assign u0_m0_wo0_mtree_madd2_71_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_71_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_71_cma_ena1 = u0_m0_wo0_mtree_madd2_71_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_71_cma_ena2 = u0_m0_wo0_mtree_madd2_71_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_71_cma_a0 = $unsigned(d_u0_m0_wo0_wi0_r0_split165_e_14_q);
    assign u0_m0_wo0_mtree_madd2_71_cma_b0 = $unsigned(d_u0_m0_wo0_wi0_r0_split141_d_14_q);
    assign u0_m0_wo0_mtree_madd2_71_cma_c0 = $unsigned(u0_m0_wo0_cm143_q);
    assign u0_m0_wo0_mtree_madd2_71_cma_a1 = $unsigned(d_u0_m0_wo0_wi0_r0_split169_b_14_q);
    assign u0_m0_wo0_mtree_madd2_71_cma_b1 = $unsigned(d_u0_m0_wo0_wi0_r0_split141_c_14_q);
    assign u0_m0_wo0_mtree_madd2_71_cma_c1 = $unsigned(u0_m0_wo0_cm142_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_71_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_71_cma_ena2, u0_m0_wo0_mtree_madd2_71_cma_ena1, u0_m0_wo0_mtree_madd2_71_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_71_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_71_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_71_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_71_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_71_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_71_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_71_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_71_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_71_cma_s0), .xout(u0_m0_wo0_mtree_madd2_71_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_71_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_71_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_35_BitSelect_for_b_tessel0_0(BITSELECT,2494)@19
    assign u0_m0_wo0_mtree_add0_35_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_71_cma_q[19:0]);

    // d_u0_m0_wo0_bank_delayr15_q_12(DELAY,2992)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr15_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr15_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr15_q_12_q <= d_u0_m0_wo0_bank_delayr15_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec140(LOOKUP,845)@10 + 1
    assign u0_m0_wo0_dec140_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec140_q <= $unsigned(1'b0);
            u0_m0_wo0_dec140_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000011100 : begin
                                         u0_m0_wo0_dec140_q <= 1'b0;
                                         u0_m0_wo0_dec140_e <= u0_m0_wo0_dec140_c;
                                     end
                14'b00001010111000 : begin
                                         u0_m0_wo0_dec140_q <= 1'b1;
                                         u0_m0_wo0_dec140_e <= u0_m0_wo0_dec140_c;
                                     end
                default : begin
                              u0_m0_wo0_dec140_q <= 1'b0;
                              u0_m0_wo0_dec140_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm140(DUALMEM,847)@12 + 2
    assign u0_m0_wo0_cm140_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm140_aa = u0_m0_wo0_dec140_q;
    assign u0_m0_wo0_cm140_ab = d_u0_m0_wo0_bank_delayr15_q_12_q;
    assign u0_m0_wo0_cm140_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm140.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm140_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm140_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm140_aa),
        .data_a(u0_m0_wo0_cm140_ia),
        .wren_a(u0_m0_wo0_dec140_e[0]),
        .address_b(u0_m0_wo0_cm140_ab),
        .q_b(u0_m0_wo0_cm140_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm140_q = u0_m0_wo0_cm140_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split137_e_14(DELAY,2934)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split137_e_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split137_e);
            d_u0_m0_wo0_wi0_r0_split137_e_14_q <= d_u0_m0_wo0_wi0_r0_split137_e_14_delay_0;
        end
    end

    // d_u0_m0_wo0_wi0_r0_split169_d_14(DELAY,2964)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split169_d_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split169_d);
            d_u0_m0_wo0_wi0_r0_split169_d_14_q <= d_u0_m0_wo0_wi0_r0_split169_d_14_delay_0;
        end
    end

    // d_u0_m0_wo0_bank_delayr14_q_12(DELAY,2991)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr14_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr14_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr14_q_12_q <= d_u0_m0_wo0_bank_delayr14_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec141(LOOKUP,848)@10 + 1
    assign u0_m0_wo0_dec141_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec141_q <= $unsigned(1'b0);
            u0_m0_wo0_dec141_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000011101 : begin
                                         u0_m0_wo0_dec141_q <= 1'b0;
                                         u0_m0_wo0_dec141_e <= u0_m0_wo0_dec141_c;
                                     end
                14'b00001010111001 : begin
                                         u0_m0_wo0_dec141_q <= 1'b1;
                                         u0_m0_wo0_dec141_e <= u0_m0_wo0_dec141_c;
                                     end
                default : begin
                              u0_m0_wo0_dec141_q <= 1'b0;
                              u0_m0_wo0_dec141_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm141(DUALMEM,850)@12 + 2
    assign u0_m0_wo0_cm141_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm141_aa = u0_m0_wo0_dec141_q;
    assign u0_m0_wo0_cm141_ab = d_u0_m0_wo0_bank_delayr14_q_12_q;
    assign u0_m0_wo0_cm141_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm141.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm141_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm141_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm141_aa),
        .data_a(u0_m0_wo0_cm141_ia),
        .wren_a(u0_m0_wo0_dec141_e[0]),
        .address_b(u0_m0_wo0_cm141_ab),
        .q_b(u0_m0_wo0_cm141_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm141_q = u0_m0_wo0_cm141_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split141_b_14(DELAY,2935)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split141_b_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split141_b);
            d_u0_m0_wo0_wi0_r0_split141_b_14_q <= d_u0_m0_wo0_wi0_r0_split141_b_14_delay_0;
        end
    end

    // d_u0_m0_wo0_wi0_r0_split169_c_14(DELAY,2963)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split169_c_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split169_c);
            d_u0_m0_wo0_wi0_r0_split169_c_14_q <= d_u0_m0_wo0_wi0_r0_split169_c_14_delay_0;
        end
    end

    // u0_m0_wo0_mtree_madd2_70_cma(CHAINMULTADD,1220)@14 + 5
    assign u0_m0_wo0_mtree_madd2_70_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_70_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_70_cma_ena1 = u0_m0_wo0_mtree_madd2_70_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_70_cma_ena2 = u0_m0_wo0_mtree_madd2_70_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_70_cma_a0 = $unsigned(d_u0_m0_wo0_wi0_r0_split169_c_14_q);
    assign u0_m0_wo0_mtree_madd2_70_cma_b0 = $unsigned(d_u0_m0_wo0_wi0_r0_split141_b_14_q);
    assign u0_m0_wo0_mtree_madd2_70_cma_c0 = $unsigned(u0_m0_wo0_cm141_q);
    assign u0_m0_wo0_mtree_madd2_70_cma_a1 = $unsigned(d_u0_m0_wo0_wi0_r0_split169_d_14_q);
    assign u0_m0_wo0_mtree_madd2_70_cma_b1 = $unsigned(d_u0_m0_wo0_wi0_r0_split137_e_14_q);
    assign u0_m0_wo0_mtree_madd2_70_cma_c1 = $unsigned(u0_m0_wo0_cm140_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_70_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_70_cma_ena2, u0_m0_wo0_mtree_madd2_70_cma_ena1, u0_m0_wo0_mtree_madd2_70_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_70_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_70_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_70_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_70_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_70_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_70_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_70_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_70_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_70_cma_s0), .xout(u0_m0_wo0_mtree_madd2_70_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_70_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_70_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_35_BitSelect_for_a_tessel0_0(BITSELECT,2489)@19
    assign u0_m0_wo0_mtree_add0_35_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_70_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_35_p1_of_2(ADD,1684)@19 + 1
    assign u0_m0_wo0_mtree_add0_35_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_35_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_35_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_35_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_35_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_35_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_35_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_35_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_35_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_35_p1_of_2_q = u0_m0_wo0_mtree_add0_35_p1_of_2_o[19:0];

    // d_u0_m0_wo0_bank_delayr17_q_12(DELAY,2994)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr17_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr17_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr17_q_12_q <= d_u0_m0_wo0_bank_delayr17_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec138(LOOKUP,839)@10 + 1
    assign u0_m0_wo0_dec138_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec138_q <= $unsigned(1'b0);
            u0_m0_wo0_dec138_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000011010 : begin
                                         u0_m0_wo0_dec138_q <= 1'b0;
                                         u0_m0_wo0_dec138_e <= u0_m0_wo0_dec138_c;
                                     end
                14'b00001010110110 : begin
                                         u0_m0_wo0_dec138_q <= 1'b1;
                                         u0_m0_wo0_dec138_e <= u0_m0_wo0_dec138_c;
                                     end
                default : begin
                              u0_m0_wo0_dec138_q <= 1'b0;
                              u0_m0_wo0_dec138_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm138(DUALMEM,841)@12 + 2
    assign u0_m0_wo0_cm138_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm138_aa = u0_m0_wo0_dec138_q;
    assign u0_m0_wo0_cm138_ab = d_u0_m0_wo0_bank_delayr17_q_12_q;
    assign u0_m0_wo0_cm138_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm138.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm138_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm138_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm138_aa),
        .data_a(u0_m0_wo0_cm138_ia),
        .wren_a(u0_m0_wo0_dec138_e[0]),
        .address_b(u0_m0_wo0_cm138_ab),
        .q_b(u0_m0_wo0_cm138_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm138_q = u0_m0_wo0_cm138_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split137_c_14(DELAY,2932)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split137_c_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split137_c);
            d_u0_m0_wo0_wi0_r0_split137_c_14_q <= d_u0_m0_wo0_wi0_r0_split137_c_14_delay_0;
        end
    end

    // u0_m0_wo0_wi0_r0_delayr173_notEnable(LOGICAL,3569)@12
    assign u0_m0_wo0_wi0_r0_delayr173_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr173_nor(LOGICAL,3570)@12
    assign u0_m0_wo0_wi0_r0_delayr173_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr173_notEnable_q | u0_m0_wo0_wi0_r0_delayr173_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr173_mem_last(CONSTANT,3566)
    assign u0_m0_wo0_wi0_r0_delayr173_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr173_cmp(LOGICAL,3567)@12
    assign u0_m0_wo0_wi0_r0_delayr173_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr173_mem_last_q == u0_m0_wo0_wi0_r0_delayr173_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr173_cmpReg(REG,3568)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr173_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr173_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr173_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr173_sticky_ena(REG,3571)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr173_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr173_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr173_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr173_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr173_enaAnd(LOGICAL,3572)@12
    assign u0_m0_wo0_wi0_r0_delayr173_enaAnd_q = u0_m0_wo0_wi0_r0_delayr173_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr173_rdcnt(COUNTER,3563)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr173_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr173_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr173_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr173_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr173_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr173_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr173_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr173_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr173_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr173_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr173_rdcnt_q = u0_m0_wo0_wi0_r0_delayr173_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr173_rdmux(MUX,3564)@12
    assign u0_m0_wo0_wi0_r0_delayr173_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr173_rdmux_s or u0_m0_wo0_wi0_r0_delayr173_wraddr_q or u0_m0_wo0_wi0_r0_delayr173_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr173_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr173_rdmux_q = u0_m0_wo0_wi0_r0_delayr173_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr173_rdmux_q = u0_m0_wo0_wi0_r0_delayr173_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr173_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join173(BITJOIN,160)@12
    assign u0_m0_wo0_wi0_r0_join173_q = {u0_m0_wo0_wi0_r0_split173_d, u0_m0_wo0_wi0_r0_split173_c, u0_m0_wo0_wi0_r0_split173_b, u0_m0_wo0_wi0_r0_split169_e};

    // u0_m0_wo0_wi0_r0_delayr173_wraddr(REG,3565)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr173_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr173_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr173_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr173_mem(DUALMEM,3562)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr173_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join173_q);
    assign u0_m0_wo0_wi0_r0_delayr173_mem_aa = u0_m0_wo0_wi0_r0_delayr173_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr173_mem_ab = u0_m0_wo0_wi0_r0_delayr173_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr173_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr173_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr173_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr173_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr173_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr173_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr173_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr173_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr173_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr173_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr173_mem_q = u0_m0_wo0_wi0_r0_delayr173_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split173(BITSELECT,161)@12
    assign u0_m0_wo0_wi0_r0_split173_b = $unsigned(u0_m0_wo0_wi0_r0_delayr173_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split173_c = $unsigned(u0_m0_wo0_wi0_r0_delayr173_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split173_d = $unsigned(u0_m0_wo0_wi0_r0_delayr173_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split173_e = $unsigned(u0_m0_wo0_wi0_r0_delayr173_mem_q[63:48]);

    // d_u0_m0_wo0_wi0_r0_split173_b_14(DELAY,2966)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split173_b_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split173_b);
            d_u0_m0_wo0_wi0_r0_split173_b_14_q <= d_u0_m0_wo0_wi0_r0_split173_b_14_delay_0;
        end
    end

    // d_u0_m0_wo0_bank_delayr16_q_12(DELAY,2993)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr16_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr16_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr16_q_12_q <= d_u0_m0_wo0_bank_delayr16_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec139(LOOKUP,842)@10 + 1
    assign u0_m0_wo0_dec139_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec139_q <= $unsigned(1'b0);
            u0_m0_wo0_dec139_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000011011 : begin
                                         u0_m0_wo0_dec139_q <= 1'b0;
                                         u0_m0_wo0_dec139_e <= u0_m0_wo0_dec139_c;
                                     end
                14'b00001010110111 : begin
                                         u0_m0_wo0_dec139_q <= 1'b1;
                                         u0_m0_wo0_dec139_e <= u0_m0_wo0_dec139_c;
                                     end
                default : begin
                              u0_m0_wo0_dec139_q <= 1'b0;
                              u0_m0_wo0_dec139_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm139(DUALMEM,844)@12 + 2
    assign u0_m0_wo0_cm139_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm139_aa = u0_m0_wo0_dec139_q;
    assign u0_m0_wo0_cm139_ab = d_u0_m0_wo0_bank_delayr16_q_12_q;
    assign u0_m0_wo0_cm139_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm139.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm139_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm139_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm139_aa),
        .data_a(u0_m0_wo0_cm139_ia),
        .wren_a(u0_m0_wo0_dec139_e[0]),
        .address_b(u0_m0_wo0_cm139_ab),
        .q_b(u0_m0_wo0_cm139_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm139_q = u0_m0_wo0_cm139_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split137_d_14(DELAY,2933)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split137_d_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split137_d);
            d_u0_m0_wo0_wi0_r0_split137_d_14_q <= d_u0_m0_wo0_wi0_r0_split137_d_14_delay_0;
        end
    end

    // d_u0_m0_wo0_wi0_r0_split169_e_14(DELAY,2965)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split169_e_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split169_e);
            d_u0_m0_wo0_wi0_r0_split169_e_14_q <= d_u0_m0_wo0_wi0_r0_split169_e_14_delay_0;
        end
    end

    // u0_m0_wo0_mtree_madd2_69_cma(CHAINMULTADD,1221)@14 + 5
    assign u0_m0_wo0_mtree_madd2_69_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_69_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_69_cma_ena1 = u0_m0_wo0_mtree_madd2_69_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_69_cma_ena2 = u0_m0_wo0_mtree_madd2_69_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_69_cma_a0 = $unsigned(d_u0_m0_wo0_wi0_r0_split169_e_14_q);
    assign u0_m0_wo0_mtree_madd2_69_cma_b0 = $unsigned(d_u0_m0_wo0_wi0_r0_split137_d_14_q);
    assign u0_m0_wo0_mtree_madd2_69_cma_c0 = $unsigned(u0_m0_wo0_cm139_q);
    assign u0_m0_wo0_mtree_madd2_69_cma_a1 = $unsigned(d_u0_m0_wo0_wi0_r0_split173_b_14_q);
    assign u0_m0_wo0_mtree_madd2_69_cma_b1 = $unsigned(d_u0_m0_wo0_wi0_r0_split137_c_14_q);
    assign u0_m0_wo0_mtree_madd2_69_cma_c1 = $unsigned(u0_m0_wo0_cm138_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_69_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_69_cma_ena2, u0_m0_wo0_mtree_madd2_69_cma_ena1, u0_m0_wo0_mtree_madd2_69_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_69_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_69_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_69_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_69_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_69_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_69_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_69_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_69_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_69_cma_s0), .xout(u0_m0_wo0_mtree_madd2_69_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_69_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_69_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_34_BitSelect_for_b_tessel0_0(BITSELECT,2484)@19
    assign u0_m0_wo0_mtree_add0_34_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_69_cma_q[19:0]);

    // d_u0_m0_wo0_bank_delayr19_q_12(DELAY,2996)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr19_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr19_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr19_q_12_q <= d_u0_m0_wo0_bank_delayr19_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec136(LOOKUP,833)@10 + 1
    assign u0_m0_wo0_dec136_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec136_q <= $unsigned(1'b0);
            u0_m0_wo0_dec136_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000011000 : begin
                                         u0_m0_wo0_dec136_q <= 1'b0;
                                         u0_m0_wo0_dec136_e <= u0_m0_wo0_dec136_c;
                                     end
                14'b00001010110100 : begin
                                         u0_m0_wo0_dec136_q <= 1'b1;
                                         u0_m0_wo0_dec136_e <= u0_m0_wo0_dec136_c;
                                     end
                default : begin
                              u0_m0_wo0_dec136_q <= 1'b0;
                              u0_m0_wo0_dec136_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm136(DUALMEM,835)@12 + 2
    assign u0_m0_wo0_cm136_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm136_aa = u0_m0_wo0_dec136_q;
    assign u0_m0_wo0_cm136_ab = d_u0_m0_wo0_bank_delayr19_q_12_q;
    assign u0_m0_wo0_cm136_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm136.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm136_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm136_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm136_aa),
        .data_a(u0_m0_wo0_cm136_ia),
        .wren_a(u0_m0_wo0_dec136_e[0]),
        .address_b(u0_m0_wo0_cm136_ab),
        .q_b(u0_m0_wo0_cm136_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm136_q = u0_m0_wo0_cm136_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split133_e_14(DELAY,2930)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split133_e_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split133_e);
            d_u0_m0_wo0_wi0_r0_split133_e_14_q <= d_u0_m0_wo0_wi0_r0_split133_e_14_delay_0;
        end
    end

    // d_u0_m0_wo0_wi0_r0_split173_d_14(DELAY,2968)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split173_d_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split173_d);
            d_u0_m0_wo0_wi0_r0_split173_d_14_q <= d_u0_m0_wo0_wi0_r0_split173_d_14_delay_0;
        end
    end

    // d_u0_m0_wo0_bank_delayr18_q_12(DELAY,2995)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr18_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr18_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr18_q_12_q <= d_u0_m0_wo0_bank_delayr18_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec137(LOOKUP,836)@10 + 1
    assign u0_m0_wo0_dec137_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec137_q <= $unsigned(1'b0);
            u0_m0_wo0_dec137_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000011001 : begin
                                         u0_m0_wo0_dec137_q <= 1'b0;
                                         u0_m0_wo0_dec137_e <= u0_m0_wo0_dec137_c;
                                     end
                14'b00001010110101 : begin
                                         u0_m0_wo0_dec137_q <= 1'b1;
                                         u0_m0_wo0_dec137_e <= u0_m0_wo0_dec137_c;
                                     end
                default : begin
                              u0_m0_wo0_dec137_q <= 1'b0;
                              u0_m0_wo0_dec137_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm137(DUALMEM,838)@12 + 2
    assign u0_m0_wo0_cm137_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm137_aa = u0_m0_wo0_dec137_q;
    assign u0_m0_wo0_cm137_ab = d_u0_m0_wo0_bank_delayr18_q_12_q;
    assign u0_m0_wo0_cm137_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm137.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm137_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm137_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm137_aa),
        .data_a(u0_m0_wo0_cm137_ia),
        .wren_a(u0_m0_wo0_dec137_e[0]),
        .address_b(u0_m0_wo0_cm137_ab),
        .q_b(u0_m0_wo0_cm137_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm137_q = u0_m0_wo0_cm137_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split137_b_14(DELAY,2931)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split137_b_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split137_b);
            d_u0_m0_wo0_wi0_r0_split137_b_14_q <= d_u0_m0_wo0_wi0_r0_split137_b_14_delay_0;
        end
    end

    // d_u0_m0_wo0_wi0_r0_split173_c_14(DELAY,2967)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split173_c_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split173_c);
            d_u0_m0_wo0_wi0_r0_split173_c_14_q <= d_u0_m0_wo0_wi0_r0_split173_c_14_delay_0;
        end
    end

    // u0_m0_wo0_mtree_madd2_68_cma(CHAINMULTADD,1222)@14 + 5
    assign u0_m0_wo0_mtree_madd2_68_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_68_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_68_cma_ena1 = u0_m0_wo0_mtree_madd2_68_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_68_cma_ena2 = u0_m0_wo0_mtree_madd2_68_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_68_cma_a0 = $unsigned(d_u0_m0_wo0_wi0_r0_split173_c_14_q);
    assign u0_m0_wo0_mtree_madd2_68_cma_b0 = $unsigned(d_u0_m0_wo0_wi0_r0_split137_b_14_q);
    assign u0_m0_wo0_mtree_madd2_68_cma_c0 = $unsigned(u0_m0_wo0_cm137_q);
    assign u0_m0_wo0_mtree_madd2_68_cma_a1 = $unsigned(d_u0_m0_wo0_wi0_r0_split173_d_14_q);
    assign u0_m0_wo0_mtree_madd2_68_cma_b1 = $unsigned(d_u0_m0_wo0_wi0_r0_split133_e_14_q);
    assign u0_m0_wo0_mtree_madd2_68_cma_c1 = $unsigned(u0_m0_wo0_cm136_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_68_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_68_cma_ena2, u0_m0_wo0_mtree_madd2_68_cma_ena1, u0_m0_wo0_mtree_madd2_68_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_68_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_68_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_68_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_68_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_68_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_68_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_68_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_68_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_68_cma_s0), .xout(u0_m0_wo0_mtree_madd2_68_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_68_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_68_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_34_BitSelect_for_a_tessel0_0(BITSELECT,2479)@19
    assign u0_m0_wo0_mtree_add0_34_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_68_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_34_p1_of_2(ADD,1673)@19 + 1
    assign u0_m0_wo0_mtree_add0_34_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_34_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_34_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_34_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_34_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_34_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_34_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_34_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_34_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_34_p1_of_2_q = u0_m0_wo0_mtree_add0_34_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add1_17_p1_of_2(ADD,1915)@20 + 1
    assign u0_m0_wo0_mtree_add1_17_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_34_p1_of_2_q};
    assign u0_m0_wo0_mtree_add1_17_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_35_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_17_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add1_17_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add1_17_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add1_17_p1_of_2_c[0] = u0_m0_wo0_mtree_add1_17_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add1_17_p1_of_2_q = u0_m0_wo0_mtree_add1_17_p1_of_2_o[19:0];

    // d_u0_m0_wo0_bank_delayr21_q_12(DELAY,2998)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr21_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr21_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr21_q_12_q <= d_u0_m0_wo0_bank_delayr21_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec134(LOOKUP,827)@10 + 1
    assign u0_m0_wo0_dec134_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec134_q <= $unsigned(1'b0);
            u0_m0_wo0_dec134_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000010110 : begin
                                         u0_m0_wo0_dec134_q <= 1'b0;
                                         u0_m0_wo0_dec134_e <= u0_m0_wo0_dec134_c;
                                     end
                14'b00001010110010 : begin
                                         u0_m0_wo0_dec134_q <= 1'b1;
                                         u0_m0_wo0_dec134_e <= u0_m0_wo0_dec134_c;
                                     end
                default : begin
                              u0_m0_wo0_dec134_q <= 1'b0;
                              u0_m0_wo0_dec134_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm134(DUALMEM,829)@12 + 2
    assign u0_m0_wo0_cm134_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm134_aa = u0_m0_wo0_dec134_q;
    assign u0_m0_wo0_cm134_ab = d_u0_m0_wo0_bank_delayr21_q_12_q;
    assign u0_m0_wo0_cm134_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm134.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm134_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm134_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm134_aa),
        .data_a(u0_m0_wo0_cm134_ia),
        .wren_a(u0_m0_wo0_dec134_e[0]),
        .address_b(u0_m0_wo0_cm134_ab),
        .q_b(u0_m0_wo0_cm134_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm134_q = u0_m0_wo0_cm134_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split133_c_14(DELAY,2928)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split133_c_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split133_c);
            d_u0_m0_wo0_wi0_r0_split133_c_14_q <= d_u0_m0_wo0_wi0_r0_split133_c_14_delay_0;
        end
    end

    // u0_m0_wo0_wi0_r0_delayr177_notEnable(LOGICAL,3580)@12
    assign u0_m0_wo0_wi0_r0_delayr177_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr177_nor(LOGICAL,3581)@12
    assign u0_m0_wo0_wi0_r0_delayr177_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr177_notEnable_q | u0_m0_wo0_wi0_r0_delayr177_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr177_mem_last(CONSTANT,3577)
    assign u0_m0_wo0_wi0_r0_delayr177_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr177_cmp(LOGICAL,3578)@12
    assign u0_m0_wo0_wi0_r0_delayr177_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr177_mem_last_q == u0_m0_wo0_wi0_r0_delayr177_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr177_cmpReg(REG,3579)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr177_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr177_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr177_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr177_sticky_ena(REG,3582)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr177_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr177_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr177_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr177_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr177_enaAnd(LOGICAL,3583)@12
    assign u0_m0_wo0_wi0_r0_delayr177_enaAnd_q = u0_m0_wo0_wi0_r0_delayr177_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr177_rdcnt(COUNTER,3574)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr177_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr177_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr177_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr177_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr177_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr177_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr177_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr177_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr177_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr177_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr177_rdcnt_q = u0_m0_wo0_wi0_r0_delayr177_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr177_rdmux(MUX,3575)@12
    assign u0_m0_wo0_wi0_r0_delayr177_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr177_rdmux_s or u0_m0_wo0_wi0_r0_delayr177_wraddr_q or u0_m0_wo0_wi0_r0_delayr177_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr177_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr177_rdmux_q = u0_m0_wo0_wi0_r0_delayr177_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr177_rdmux_q = u0_m0_wo0_wi0_r0_delayr177_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr177_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join177(BITJOIN,163)@12
    assign u0_m0_wo0_wi0_r0_join177_q = {u0_m0_wo0_wi0_r0_split177_d, u0_m0_wo0_wi0_r0_split177_c, u0_m0_wo0_wi0_r0_split177_b, u0_m0_wo0_wi0_r0_split173_e};

    // u0_m0_wo0_wi0_r0_delayr177_wraddr(REG,3576)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr177_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr177_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr177_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr177_mem(DUALMEM,3573)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr177_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join177_q);
    assign u0_m0_wo0_wi0_r0_delayr177_mem_aa = u0_m0_wo0_wi0_r0_delayr177_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr177_mem_ab = u0_m0_wo0_wi0_r0_delayr177_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr177_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr177_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr177_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr177_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr177_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr177_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr177_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr177_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr177_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr177_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr177_mem_q = u0_m0_wo0_wi0_r0_delayr177_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split177(BITSELECT,164)@12
    assign u0_m0_wo0_wi0_r0_split177_b = $unsigned(u0_m0_wo0_wi0_r0_delayr177_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split177_c = $unsigned(u0_m0_wo0_wi0_r0_delayr177_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split177_d = $unsigned(u0_m0_wo0_wi0_r0_delayr177_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split177_e = $unsigned(u0_m0_wo0_wi0_r0_delayr177_mem_q[63:48]);

    // d_u0_m0_wo0_wi0_r0_split177_b_14(DELAY,2970)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split177_b_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split177_b);
            d_u0_m0_wo0_wi0_r0_split177_b_14_q <= d_u0_m0_wo0_wi0_r0_split177_b_14_delay_0;
        end
    end

    // d_u0_m0_wo0_bank_delayr20_q_12(DELAY,2997)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr20_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr20_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr20_q_12_q <= d_u0_m0_wo0_bank_delayr20_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec135(LOOKUP,830)@10 + 1
    assign u0_m0_wo0_dec135_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec135_q <= $unsigned(1'b0);
            u0_m0_wo0_dec135_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000010111 : begin
                                         u0_m0_wo0_dec135_q <= 1'b0;
                                         u0_m0_wo0_dec135_e <= u0_m0_wo0_dec135_c;
                                     end
                14'b00001010110011 : begin
                                         u0_m0_wo0_dec135_q <= 1'b1;
                                         u0_m0_wo0_dec135_e <= u0_m0_wo0_dec135_c;
                                     end
                default : begin
                              u0_m0_wo0_dec135_q <= 1'b0;
                              u0_m0_wo0_dec135_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm135(DUALMEM,832)@12 + 2
    assign u0_m0_wo0_cm135_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm135_aa = u0_m0_wo0_dec135_q;
    assign u0_m0_wo0_cm135_ab = d_u0_m0_wo0_bank_delayr20_q_12_q;
    assign u0_m0_wo0_cm135_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm135.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm135_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm135_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm135_aa),
        .data_a(u0_m0_wo0_cm135_ia),
        .wren_a(u0_m0_wo0_dec135_e[0]),
        .address_b(u0_m0_wo0_cm135_ab),
        .q_b(u0_m0_wo0_cm135_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm135_q = u0_m0_wo0_cm135_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split133_d_14(DELAY,2929)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split133_d_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split133_d);
            d_u0_m0_wo0_wi0_r0_split133_d_14_q <= d_u0_m0_wo0_wi0_r0_split133_d_14_delay_0;
        end
    end

    // d_u0_m0_wo0_wi0_r0_split173_e_14(DELAY,2969)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split173_e_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split173_e);
            d_u0_m0_wo0_wi0_r0_split173_e_14_q <= d_u0_m0_wo0_wi0_r0_split173_e_14_delay_0;
        end
    end

    // u0_m0_wo0_mtree_madd2_67_cma(CHAINMULTADD,1223)@14 + 5
    assign u0_m0_wo0_mtree_madd2_67_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_67_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_67_cma_ena1 = u0_m0_wo0_mtree_madd2_67_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_67_cma_ena2 = u0_m0_wo0_mtree_madd2_67_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_67_cma_a0 = $unsigned(d_u0_m0_wo0_wi0_r0_split173_e_14_q);
    assign u0_m0_wo0_mtree_madd2_67_cma_b0 = $unsigned(d_u0_m0_wo0_wi0_r0_split133_d_14_q);
    assign u0_m0_wo0_mtree_madd2_67_cma_c0 = $unsigned(u0_m0_wo0_cm135_q);
    assign u0_m0_wo0_mtree_madd2_67_cma_a1 = $unsigned(d_u0_m0_wo0_wi0_r0_split177_b_14_q);
    assign u0_m0_wo0_mtree_madd2_67_cma_b1 = $unsigned(d_u0_m0_wo0_wi0_r0_split133_c_14_q);
    assign u0_m0_wo0_mtree_madd2_67_cma_c1 = $unsigned(u0_m0_wo0_cm134_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_67_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_67_cma_ena2, u0_m0_wo0_mtree_madd2_67_cma_ena1, u0_m0_wo0_mtree_madd2_67_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_67_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_67_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_67_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_67_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_67_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_67_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_67_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_67_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_67_cma_s0), .xout(u0_m0_wo0_mtree_madd2_67_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_67_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_67_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_33_BitSelect_for_b_tessel0_0(BITSELECT,2474)@19
    assign u0_m0_wo0_mtree_add0_33_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_67_cma_q[19:0]);

    // d_u0_m0_wo0_bank_delayr23_q_12(DELAY,3000)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr23_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr23_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr23_q_12_q <= d_u0_m0_wo0_bank_delayr23_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec132(LOOKUP,821)@10 + 1
    assign u0_m0_wo0_dec132_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec132_q <= $unsigned(1'b0);
            u0_m0_wo0_dec132_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000010100 : begin
                                         u0_m0_wo0_dec132_q <= 1'b0;
                                         u0_m0_wo0_dec132_e <= u0_m0_wo0_dec132_c;
                                     end
                14'b00001010110000 : begin
                                         u0_m0_wo0_dec132_q <= 1'b1;
                                         u0_m0_wo0_dec132_e <= u0_m0_wo0_dec132_c;
                                     end
                default : begin
                              u0_m0_wo0_dec132_q <= 1'b0;
                              u0_m0_wo0_dec132_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm132(DUALMEM,823)@12 + 2
    assign u0_m0_wo0_cm132_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm132_aa = u0_m0_wo0_dec132_q;
    assign u0_m0_wo0_cm132_ab = d_u0_m0_wo0_bank_delayr23_q_12_q;
    assign u0_m0_wo0_cm132_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm132.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm132_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm132_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm132_aa),
        .data_a(u0_m0_wo0_cm132_ia),
        .wren_a(u0_m0_wo0_dec132_e[0]),
        .address_b(u0_m0_wo0_cm132_ab),
        .q_b(u0_m0_wo0_cm132_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm132_q = u0_m0_wo0_cm132_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split129_e_14(DELAY,2926)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split129_e_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split129_e);
            d_u0_m0_wo0_wi0_r0_split129_e_14_q <= d_u0_m0_wo0_wi0_r0_split129_e_14_delay_0;
        end
    end

    // d_u0_m0_wo0_wi0_r0_split177_d_14(DELAY,2972)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split177_d_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split177_d);
            d_u0_m0_wo0_wi0_r0_split177_d_14_q <= d_u0_m0_wo0_wi0_r0_split177_d_14_delay_0;
        end
    end

    // d_u0_m0_wo0_bank_delayr22_q_12(DELAY,2999)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr22_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr22_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr22_q_12_q <= d_u0_m0_wo0_bank_delayr22_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec133(LOOKUP,824)@10 + 1
    assign u0_m0_wo0_dec133_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec133_q <= $unsigned(1'b0);
            u0_m0_wo0_dec133_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000010101 : begin
                                         u0_m0_wo0_dec133_q <= 1'b0;
                                         u0_m0_wo0_dec133_e <= u0_m0_wo0_dec133_c;
                                     end
                14'b00001010110001 : begin
                                         u0_m0_wo0_dec133_q <= 1'b1;
                                         u0_m0_wo0_dec133_e <= u0_m0_wo0_dec133_c;
                                     end
                default : begin
                              u0_m0_wo0_dec133_q <= 1'b0;
                              u0_m0_wo0_dec133_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm133(DUALMEM,826)@12 + 2
    assign u0_m0_wo0_cm133_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm133_aa = u0_m0_wo0_dec133_q;
    assign u0_m0_wo0_cm133_ab = d_u0_m0_wo0_bank_delayr22_q_12_q;
    assign u0_m0_wo0_cm133_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm133.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm133_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm133_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm133_aa),
        .data_a(u0_m0_wo0_cm133_ia),
        .wren_a(u0_m0_wo0_dec133_e[0]),
        .address_b(u0_m0_wo0_cm133_ab),
        .q_b(u0_m0_wo0_cm133_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm133_q = u0_m0_wo0_cm133_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split133_b_14(DELAY,2927)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split133_b_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split133_b);
            d_u0_m0_wo0_wi0_r0_split133_b_14_q <= d_u0_m0_wo0_wi0_r0_split133_b_14_delay_0;
        end
    end

    // d_u0_m0_wo0_wi0_r0_split177_c_14(DELAY,2971)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split177_c_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split177_c);
            d_u0_m0_wo0_wi0_r0_split177_c_14_q <= d_u0_m0_wo0_wi0_r0_split177_c_14_delay_0;
        end
    end

    // u0_m0_wo0_mtree_madd2_66_cma(CHAINMULTADD,1224)@14 + 5
    assign u0_m0_wo0_mtree_madd2_66_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_66_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_66_cma_ena1 = u0_m0_wo0_mtree_madd2_66_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_66_cma_ena2 = u0_m0_wo0_mtree_madd2_66_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_66_cma_a0 = $unsigned(d_u0_m0_wo0_wi0_r0_split177_c_14_q);
    assign u0_m0_wo0_mtree_madd2_66_cma_b0 = $unsigned(d_u0_m0_wo0_wi0_r0_split133_b_14_q);
    assign u0_m0_wo0_mtree_madd2_66_cma_c0 = $unsigned(u0_m0_wo0_cm133_q);
    assign u0_m0_wo0_mtree_madd2_66_cma_a1 = $unsigned(d_u0_m0_wo0_wi0_r0_split177_d_14_q);
    assign u0_m0_wo0_mtree_madd2_66_cma_b1 = $unsigned(d_u0_m0_wo0_wi0_r0_split129_e_14_q);
    assign u0_m0_wo0_mtree_madd2_66_cma_c1 = $unsigned(u0_m0_wo0_cm132_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_66_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_66_cma_ena2, u0_m0_wo0_mtree_madd2_66_cma_ena1, u0_m0_wo0_mtree_madd2_66_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_66_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_66_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_66_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_66_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_66_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_66_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_66_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_66_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_66_cma_s0), .xout(u0_m0_wo0_mtree_madd2_66_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_66_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_66_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_33_BitSelect_for_a_tessel0_0(BITSELECT,2469)@19
    assign u0_m0_wo0_mtree_add0_33_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_66_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_33_p1_of_2(ADD,1662)@19 + 1
    assign u0_m0_wo0_mtree_add0_33_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_33_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_33_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_33_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_33_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_33_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_33_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_33_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_33_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_33_p1_of_2_q = u0_m0_wo0_mtree_add0_33_p1_of_2_o[19:0];

    // d_u0_m0_wo0_bank_delayr25_q_12(DELAY,3002)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr25_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr25_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr25_q_12_q <= d_u0_m0_wo0_bank_delayr25_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec130(LOOKUP,815)@10 + 1
    assign u0_m0_wo0_dec130_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec130_q <= $unsigned(1'b0);
            u0_m0_wo0_dec130_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000010010 : begin
                                         u0_m0_wo0_dec130_q <= 1'b0;
                                         u0_m0_wo0_dec130_e <= u0_m0_wo0_dec130_c;
                                     end
                14'b00001010101110 : begin
                                         u0_m0_wo0_dec130_q <= 1'b1;
                                         u0_m0_wo0_dec130_e <= u0_m0_wo0_dec130_c;
                                     end
                default : begin
                              u0_m0_wo0_dec130_q <= 1'b0;
                              u0_m0_wo0_dec130_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm130(DUALMEM,817)@12 + 2
    assign u0_m0_wo0_cm130_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm130_aa = u0_m0_wo0_dec130_q;
    assign u0_m0_wo0_cm130_ab = d_u0_m0_wo0_bank_delayr25_q_12_q;
    assign u0_m0_wo0_cm130_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm130.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm130_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm130_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm130_aa),
        .data_a(u0_m0_wo0_cm130_ia),
        .wren_a(u0_m0_wo0_dec130_e[0]),
        .address_b(u0_m0_wo0_cm130_ab),
        .q_b(u0_m0_wo0_cm130_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm130_q = u0_m0_wo0_cm130_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split129_c_14(DELAY,2924)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split129_c_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split129_c);
            d_u0_m0_wo0_wi0_r0_split129_c_14_q <= d_u0_m0_wo0_wi0_r0_split129_c_14_delay_0;
        end
    end

    // u0_m0_wo0_wi0_r0_delayr181_notEnable(LOGICAL,3591)@12
    assign u0_m0_wo0_wi0_r0_delayr181_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr181_nor(LOGICAL,3592)@12
    assign u0_m0_wo0_wi0_r0_delayr181_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr181_notEnable_q | u0_m0_wo0_wi0_r0_delayr181_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr181_mem_last(CONSTANT,3588)
    assign u0_m0_wo0_wi0_r0_delayr181_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr181_cmp(LOGICAL,3589)@12
    assign u0_m0_wo0_wi0_r0_delayr181_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr181_mem_last_q == u0_m0_wo0_wi0_r0_delayr181_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr181_cmpReg(REG,3590)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr181_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr181_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr181_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr181_sticky_ena(REG,3593)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr181_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr181_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr181_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr181_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr181_enaAnd(LOGICAL,3594)@12
    assign u0_m0_wo0_wi0_r0_delayr181_enaAnd_q = u0_m0_wo0_wi0_r0_delayr181_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr181_rdcnt(COUNTER,3585)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr181_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr181_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr181_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr181_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr181_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr181_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr181_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr181_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr181_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr181_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr181_rdcnt_q = u0_m0_wo0_wi0_r0_delayr181_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr181_rdmux(MUX,3586)@12
    assign u0_m0_wo0_wi0_r0_delayr181_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr181_rdmux_s or u0_m0_wo0_wi0_r0_delayr181_wraddr_q or u0_m0_wo0_wi0_r0_delayr181_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr181_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr181_rdmux_q = u0_m0_wo0_wi0_r0_delayr181_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr181_rdmux_q = u0_m0_wo0_wi0_r0_delayr181_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr181_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join181(BITJOIN,166)@12
    assign u0_m0_wo0_wi0_r0_join181_q = {u0_m0_wo0_wi0_r0_split181_d, u0_m0_wo0_wi0_r0_split181_c, u0_m0_wo0_wi0_r0_split181_b, u0_m0_wo0_wi0_r0_split177_e};

    // u0_m0_wo0_wi0_r0_delayr181_wraddr(REG,3587)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr181_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr181_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr181_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr181_mem(DUALMEM,3584)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr181_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join181_q);
    assign u0_m0_wo0_wi0_r0_delayr181_mem_aa = u0_m0_wo0_wi0_r0_delayr181_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr181_mem_ab = u0_m0_wo0_wi0_r0_delayr181_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr181_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr181_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr181_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr181_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr181_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr181_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr181_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr181_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr181_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr181_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr181_mem_q = u0_m0_wo0_wi0_r0_delayr181_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split181(BITSELECT,167)@12
    assign u0_m0_wo0_wi0_r0_split181_b = $unsigned(u0_m0_wo0_wi0_r0_delayr181_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split181_c = $unsigned(u0_m0_wo0_wi0_r0_delayr181_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split181_d = $unsigned(u0_m0_wo0_wi0_r0_delayr181_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split181_e = $unsigned(u0_m0_wo0_wi0_r0_delayr181_mem_q[63:48]);

    // d_u0_m0_wo0_wi0_r0_split181_b_14(DELAY,2974)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split181_b_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split181_b);
            d_u0_m0_wo0_wi0_r0_split181_b_14_q <= d_u0_m0_wo0_wi0_r0_split181_b_14_delay_0;
        end
    end

    // d_u0_m0_wo0_bank_delayr24_q_12(DELAY,3001)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr24_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr24_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr24_q_12_q <= d_u0_m0_wo0_bank_delayr24_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec131(LOOKUP,818)@10 + 1
    assign u0_m0_wo0_dec131_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec131_q <= $unsigned(1'b0);
            u0_m0_wo0_dec131_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000010011 : begin
                                         u0_m0_wo0_dec131_q <= 1'b0;
                                         u0_m0_wo0_dec131_e <= u0_m0_wo0_dec131_c;
                                     end
                14'b00001010101111 : begin
                                         u0_m0_wo0_dec131_q <= 1'b1;
                                         u0_m0_wo0_dec131_e <= u0_m0_wo0_dec131_c;
                                     end
                default : begin
                              u0_m0_wo0_dec131_q <= 1'b0;
                              u0_m0_wo0_dec131_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm131(DUALMEM,820)@12 + 2
    assign u0_m0_wo0_cm131_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm131_aa = u0_m0_wo0_dec131_q;
    assign u0_m0_wo0_cm131_ab = d_u0_m0_wo0_bank_delayr24_q_12_q;
    assign u0_m0_wo0_cm131_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm131.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm131_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm131_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm131_aa),
        .data_a(u0_m0_wo0_cm131_ia),
        .wren_a(u0_m0_wo0_dec131_e[0]),
        .address_b(u0_m0_wo0_cm131_ab),
        .q_b(u0_m0_wo0_cm131_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm131_q = u0_m0_wo0_cm131_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split129_d_14(DELAY,2925)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split129_d_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split129_d);
            d_u0_m0_wo0_wi0_r0_split129_d_14_q <= d_u0_m0_wo0_wi0_r0_split129_d_14_delay_0;
        end
    end

    // d_u0_m0_wo0_wi0_r0_split177_e_14(DELAY,2973)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split177_e_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split177_e);
            d_u0_m0_wo0_wi0_r0_split177_e_14_q <= d_u0_m0_wo0_wi0_r0_split177_e_14_delay_0;
        end
    end

    // u0_m0_wo0_mtree_madd2_65_cma(CHAINMULTADD,1225)@14 + 5
    assign u0_m0_wo0_mtree_madd2_65_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_65_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_65_cma_ena1 = u0_m0_wo0_mtree_madd2_65_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_65_cma_ena2 = u0_m0_wo0_mtree_madd2_65_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_65_cma_a0 = $unsigned(d_u0_m0_wo0_wi0_r0_split177_e_14_q);
    assign u0_m0_wo0_mtree_madd2_65_cma_b0 = $unsigned(d_u0_m0_wo0_wi0_r0_split129_d_14_q);
    assign u0_m0_wo0_mtree_madd2_65_cma_c0 = $unsigned(u0_m0_wo0_cm131_q);
    assign u0_m0_wo0_mtree_madd2_65_cma_a1 = $unsigned(d_u0_m0_wo0_wi0_r0_split181_b_14_q);
    assign u0_m0_wo0_mtree_madd2_65_cma_b1 = $unsigned(d_u0_m0_wo0_wi0_r0_split129_c_14_q);
    assign u0_m0_wo0_mtree_madd2_65_cma_c1 = $unsigned(u0_m0_wo0_cm130_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_65_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_65_cma_ena2, u0_m0_wo0_mtree_madd2_65_cma_ena1, u0_m0_wo0_mtree_madd2_65_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_65_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_65_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_65_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_65_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_65_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_65_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_65_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_65_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_65_cma_s0), .xout(u0_m0_wo0_mtree_madd2_65_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_65_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_65_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_32_BitSelect_for_b_tessel0_0(BITSELECT,2464)@19
    assign u0_m0_wo0_mtree_add0_32_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_65_cma_q[19:0]);

    // d_u0_m0_wo0_bank_delayr27_q_12(DELAY,3004)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr27_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr27_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr27_q_12_q <= d_u0_m0_wo0_bank_delayr27_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec128(LOOKUP,809)@10 + 1
    assign u0_m0_wo0_dec128_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec128_q <= $unsigned(1'b0);
            u0_m0_wo0_dec128_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000010000 : begin
                                         u0_m0_wo0_dec128_q <= 1'b0;
                                         u0_m0_wo0_dec128_e <= u0_m0_wo0_dec128_c;
                                     end
                14'b00001010101100 : begin
                                         u0_m0_wo0_dec128_q <= 1'b1;
                                         u0_m0_wo0_dec128_e <= u0_m0_wo0_dec128_c;
                                     end
                default : begin
                              u0_m0_wo0_dec128_q <= 1'b0;
                              u0_m0_wo0_dec128_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm128(DUALMEM,811)@12 + 2
    assign u0_m0_wo0_cm128_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm128_aa = u0_m0_wo0_dec128_q;
    assign u0_m0_wo0_cm128_ab = d_u0_m0_wo0_bank_delayr27_q_12_q;
    assign u0_m0_wo0_cm128_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm128.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm128_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm128_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm128_aa),
        .data_a(u0_m0_wo0_cm128_ia),
        .wren_a(u0_m0_wo0_dec128_e[0]),
        .address_b(u0_m0_wo0_cm128_ab),
        .q_b(u0_m0_wo0_cm128_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm128_q = u0_m0_wo0_cm128_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split125_e_14(DELAY,2922)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split125_e_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split125_e);
            d_u0_m0_wo0_wi0_r0_split125_e_14_q <= d_u0_m0_wo0_wi0_r0_split125_e_14_delay_0;
        end
    end

    // d_u0_m0_wo0_wi0_r0_split181_d_14(DELAY,2976)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split181_d_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split181_d);
            d_u0_m0_wo0_wi0_r0_split181_d_14_q <= d_u0_m0_wo0_wi0_r0_split181_d_14_delay_0;
        end
    end

    // d_u0_m0_wo0_bank_delayr26_q_12(DELAY,3003)@10 + 2
    always @ (posedge clk)
    begin
        if (areset)
        begin
            d_u0_m0_wo0_bank_delayr26_q_12_delay_0 <= '0;
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr26_q_12_delay_0 <= $unsigned(bank_u0_m0_wi0_wo0_bit_select_merged_b);
        end
    end
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_bank_delayr26_q_12_q <= d_u0_m0_wo0_bank_delayr26_q_12_delay_0;
        end
    end

    // u0_m0_wo0_dec129(LOOKUP,812)@10 + 1
    assign u0_m0_wo0_dec129_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec129_q <= $unsigned(1'b0);
            u0_m0_wo0_dec129_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000010001 : begin
                                         u0_m0_wo0_dec129_q <= 1'b0;
                                         u0_m0_wo0_dec129_e <= u0_m0_wo0_dec129_c;
                                     end
                14'b00001010101101 : begin
                                         u0_m0_wo0_dec129_q <= 1'b1;
                                         u0_m0_wo0_dec129_e <= u0_m0_wo0_dec129_c;
                                     end
                default : begin
                              u0_m0_wo0_dec129_q <= 1'b0;
                              u0_m0_wo0_dec129_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm129(DUALMEM,814)@12 + 2
    assign u0_m0_wo0_cm129_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm129_aa = u0_m0_wo0_dec129_q;
    assign u0_m0_wo0_cm129_ab = d_u0_m0_wo0_bank_delayr26_q_12_q;
    assign u0_m0_wo0_cm129_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm129.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm129_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm129_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm129_aa),
        .data_a(u0_m0_wo0_cm129_ia),
        .wren_a(u0_m0_wo0_dec129_e[0]),
        .address_b(u0_m0_wo0_cm129_ab),
        .q_b(u0_m0_wo0_cm129_iq),
        .rden_b(d_u0_m0_wo0_compute_q_12_q[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm129_q = u0_m0_wo0_cm129_iq[15:0];

    // d_u0_m0_wo0_wi0_r0_split129_b_14(DELAY,2923)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split129_b_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split129_b);
            d_u0_m0_wo0_wi0_r0_split129_b_14_q <= d_u0_m0_wo0_wi0_r0_split129_b_14_delay_0;
        end
    end

    // d_u0_m0_wo0_wi0_r0_split181_c_14(DELAY,2975)@12 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_wi0_r0_split181_c_14_delay_0 <= $unsigned(u0_m0_wo0_wi0_r0_split181_c);
            d_u0_m0_wo0_wi0_r0_split181_c_14_q <= d_u0_m0_wo0_wi0_r0_split181_c_14_delay_0;
        end
    end

    // u0_m0_wo0_mtree_madd2_64_cma(CHAINMULTADD,1226)@14 + 5
    assign u0_m0_wo0_mtree_madd2_64_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_64_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_64_cma_ena1 = u0_m0_wo0_mtree_madd2_64_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_64_cma_ena2 = u0_m0_wo0_mtree_madd2_64_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_64_cma_a0 = $unsigned(d_u0_m0_wo0_wi0_r0_split181_c_14_q);
    assign u0_m0_wo0_mtree_madd2_64_cma_b0 = $unsigned(d_u0_m0_wo0_wi0_r0_split129_b_14_q);
    assign u0_m0_wo0_mtree_madd2_64_cma_c0 = $unsigned(u0_m0_wo0_cm129_q);
    assign u0_m0_wo0_mtree_madd2_64_cma_a1 = $unsigned(d_u0_m0_wo0_wi0_r0_split181_d_14_q);
    assign u0_m0_wo0_mtree_madd2_64_cma_b1 = $unsigned(d_u0_m0_wo0_wi0_r0_split125_e_14_q);
    assign u0_m0_wo0_mtree_madd2_64_cma_c1 = $unsigned(u0_m0_wo0_cm128_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_64_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_64_cma_ena2, u0_m0_wo0_mtree_madd2_64_cma_ena1, u0_m0_wo0_mtree_madd2_64_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_64_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_64_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_64_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_64_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_64_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_64_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_64_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_64_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_64_cma_s0), .xout(u0_m0_wo0_mtree_madd2_64_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_64_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_64_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_32_BitSelect_for_a_tessel0_0(BITSELECT,2459)@19
    assign u0_m0_wo0_mtree_add0_32_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_64_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_32_p1_of_2(ADD,1651)@19 + 1
    assign u0_m0_wo0_mtree_add0_32_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_32_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_32_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_32_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_32_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_32_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_32_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_32_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_32_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_32_p1_of_2_q = u0_m0_wo0_mtree_add0_32_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add1_16_p1_of_2(ADD,1904)@20 + 1
    assign u0_m0_wo0_mtree_add1_16_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_32_p1_of_2_q};
    assign u0_m0_wo0_mtree_add1_16_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_33_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_16_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add1_16_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add1_16_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add1_16_p1_of_2_c[0] = u0_m0_wo0_mtree_add1_16_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add1_16_p1_of_2_q = u0_m0_wo0_mtree_add1_16_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add2_8_p1_of_2(ADD,2025)@21 + 1
    assign u0_m0_wo0_mtree_add2_8_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add1_16_p1_of_2_q};
    assign u0_m0_wo0_mtree_add2_8_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add1_17_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add2_8_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add2_8_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add2_8_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add2_8_p1_of_2_c[0] = u0_m0_wo0_mtree_add2_8_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add2_8_p1_of_2_q = u0_m0_wo0_mtree_add2_8_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add3_4_p1_of_2(ADD,2091)@22 + 1
    assign u0_m0_wo0_mtree_add3_4_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add2_8_p1_of_2_q};
    assign u0_m0_wo0_mtree_add3_4_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add2_9_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add3_4_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add3_4_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add3_4_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add3_4_p1_of_2_c[0] = u0_m0_wo0_mtree_add3_4_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add3_4_p1_of_2_q = u0_m0_wo0_mtree_add3_4_p1_of_2_o[19:0];

    // u0_m0_wo0_dec126(LOOKUP,803)@10 + 1
    assign u0_m0_wo0_dec126_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec126_q <= $unsigned(1'b0);
            u0_m0_wo0_dec126_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000001110 : begin
                                         u0_m0_wo0_dec126_q <= 1'b0;
                                         u0_m0_wo0_dec126_e <= u0_m0_wo0_dec126_c;
                                     end
                14'b00001010101010 : begin
                                         u0_m0_wo0_dec126_q <= 1'b1;
                                         u0_m0_wo0_dec126_e <= u0_m0_wo0_dec126_c;
                                     end
                default : begin
                              u0_m0_wo0_dec126_q <= 1'b0;
                              u0_m0_wo0_dec126_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm126(DUALMEM,805)@10 + 2
    assign u0_m0_wo0_cm126_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm126_aa = u0_m0_wo0_dec126_q;
    assign u0_m0_wo0_cm126_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm126_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm126.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm126_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm126_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm126_aa),
        .data_a(u0_m0_wo0_cm126_ia),
        .wren_a(u0_m0_wo0_dec126_e[0]),
        .address_b(u0_m0_wo0_cm126_ab),
        .q_b(u0_m0_wo0_cm126_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm126_q = u0_m0_wo0_cm126_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr185_notEnable(LOGICAL,3602)@12
    assign u0_m0_wo0_wi0_r0_delayr185_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr185_nor(LOGICAL,3603)@12
    assign u0_m0_wo0_wi0_r0_delayr185_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr185_notEnable_q | u0_m0_wo0_wi0_r0_delayr185_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr185_mem_last(CONSTANT,3599)
    assign u0_m0_wo0_wi0_r0_delayr185_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr185_cmp(LOGICAL,3600)@12
    assign u0_m0_wo0_wi0_r0_delayr185_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr185_mem_last_q == u0_m0_wo0_wi0_r0_delayr185_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr185_cmpReg(REG,3601)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr185_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr185_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr185_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr185_sticky_ena(REG,3604)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr185_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr185_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr185_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr185_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr185_enaAnd(LOGICAL,3605)@12
    assign u0_m0_wo0_wi0_r0_delayr185_enaAnd_q = u0_m0_wo0_wi0_r0_delayr185_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr185_rdcnt(COUNTER,3596)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr185_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr185_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr185_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr185_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr185_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr185_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr185_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr185_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr185_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr185_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr185_rdcnt_q = u0_m0_wo0_wi0_r0_delayr185_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr185_rdmux(MUX,3597)@12
    assign u0_m0_wo0_wi0_r0_delayr185_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr185_rdmux_s or u0_m0_wo0_wi0_r0_delayr185_wraddr_q or u0_m0_wo0_wi0_r0_delayr185_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr185_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr185_rdmux_q = u0_m0_wo0_wi0_r0_delayr185_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr185_rdmux_q = u0_m0_wo0_wi0_r0_delayr185_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr185_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join185(BITJOIN,169)@12
    assign u0_m0_wo0_wi0_r0_join185_q = {u0_m0_wo0_wi0_r0_split185_d, u0_m0_wo0_wi0_r0_split185_c, u0_m0_wo0_wi0_r0_split185_b, u0_m0_wo0_wi0_r0_split181_e};

    // u0_m0_wo0_wi0_r0_delayr185_wraddr(REG,3598)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr185_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr185_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr185_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr185_mem(DUALMEM,3595)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr185_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join185_q);
    assign u0_m0_wo0_wi0_r0_delayr185_mem_aa = u0_m0_wo0_wi0_r0_delayr185_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr185_mem_ab = u0_m0_wo0_wi0_r0_delayr185_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr185_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr185_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr185_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr185_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr185_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr185_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr185_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr185_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr185_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr185_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr185_mem_q = u0_m0_wo0_wi0_r0_delayr185_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split185(BITSELECT,170)@12
    assign u0_m0_wo0_wi0_r0_split185_b = $unsigned(u0_m0_wo0_wi0_r0_delayr185_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split185_c = $unsigned(u0_m0_wo0_wi0_r0_delayr185_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split185_d = $unsigned(u0_m0_wo0_wi0_r0_delayr185_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split185_e = $unsigned(u0_m0_wo0_wi0_r0_delayr185_mem_q[63:48]);

    // u0_m0_wo0_dec127(LOOKUP,806)@10 + 1
    assign u0_m0_wo0_dec127_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec127_q <= $unsigned(1'b0);
            u0_m0_wo0_dec127_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000001111 : begin
                                         u0_m0_wo0_dec127_q <= 1'b0;
                                         u0_m0_wo0_dec127_e <= u0_m0_wo0_dec127_c;
                                     end
                14'b00001010101011 : begin
                                         u0_m0_wo0_dec127_q <= 1'b1;
                                         u0_m0_wo0_dec127_e <= u0_m0_wo0_dec127_c;
                                     end
                default : begin
                              u0_m0_wo0_dec127_q <= 1'b0;
                              u0_m0_wo0_dec127_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm127(DUALMEM,808)@10 + 2
    assign u0_m0_wo0_cm127_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm127_aa = u0_m0_wo0_dec127_q;
    assign u0_m0_wo0_cm127_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm127_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm127.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm127_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm127_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm127_aa),
        .data_a(u0_m0_wo0_cm127_ia),
        .wren_a(u0_m0_wo0_dec127_e[0]),
        .address_b(u0_m0_wo0_cm127_ab),
        .q_b(u0_m0_wo0_cm127_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm127_q = u0_m0_wo0_cm127_iq[15:0];

    // u0_m0_wo0_mtree_madd2_63_cma(CHAINMULTADD,1227)@12 + 5
    assign u0_m0_wo0_mtree_madd2_63_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_63_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_63_cma_ena1 = u0_m0_wo0_mtree_madd2_63_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_63_cma_ena2 = u0_m0_wo0_mtree_madd2_63_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_63_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split181_e);
    assign u0_m0_wo0_mtree_madd2_63_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split125_d);
    assign u0_m0_wo0_mtree_madd2_63_cma_c0 = $unsigned(u0_m0_wo0_cm127_q);
    assign u0_m0_wo0_mtree_madd2_63_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split185_b);
    assign u0_m0_wo0_mtree_madd2_63_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split125_c);
    assign u0_m0_wo0_mtree_madd2_63_cma_c1 = $unsigned(u0_m0_wo0_cm126_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_63_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_63_cma_ena2, u0_m0_wo0_mtree_madd2_63_cma_ena1, u0_m0_wo0_mtree_madd2_63_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_63_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_63_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_63_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_63_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_63_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_63_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_63_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_63_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_63_cma_s0), .xout(u0_m0_wo0_mtree_madd2_63_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_63_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_63_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_31_BitSelect_for_b_tessel0_0(BITSELECT,2454)@17
    assign u0_m0_wo0_mtree_add0_31_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_63_cma_q[19:0]);

    // u0_m0_wo0_dec124(LOOKUP,797)@10 + 1
    assign u0_m0_wo0_dec124_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec124_q <= $unsigned(1'b0);
            u0_m0_wo0_dec124_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000001100 : begin
                                         u0_m0_wo0_dec124_q <= 1'b0;
                                         u0_m0_wo0_dec124_e <= u0_m0_wo0_dec124_c;
                                     end
                14'b00001010101000 : begin
                                         u0_m0_wo0_dec124_q <= 1'b1;
                                         u0_m0_wo0_dec124_e <= u0_m0_wo0_dec124_c;
                                     end
                default : begin
                              u0_m0_wo0_dec124_q <= 1'b0;
                              u0_m0_wo0_dec124_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm124(DUALMEM,799)@10 + 2
    assign u0_m0_wo0_cm124_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm124_aa = u0_m0_wo0_dec124_q;
    assign u0_m0_wo0_cm124_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm124_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm124.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm124_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm124_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm124_aa),
        .data_a(u0_m0_wo0_cm124_ia),
        .wren_a(u0_m0_wo0_dec124_e[0]),
        .address_b(u0_m0_wo0_cm124_ab),
        .q_b(u0_m0_wo0_cm124_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm124_q = u0_m0_wo0_cm124_iq[15:0];

    // u0_m0_wo0_dec125(LOOKUP,800)@10 + 1
    assign u0_m0_wo0_dec125_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec125_q <= $unsigned(1'b0);
            u0_m0_wo0_dec125_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000001101 : begin
                                         u0_m0_wo0_dec125_q <= 1'b0;
                                         u0_m0_wo0_dec125_e <= u0_m0_wo0_dec125_c;
                                     end
                14'b00001010101001 : begin
                                         u0_m0_wo0_dec125_q <= 1'b1;
                                         u0_m0_wo0_dec125_e <= u0_m0_wo0_dec125_c;
                                     end
                default : begin
                              u0_m0_wo0_dec125_q <= 1'b0;
                              u0_m0_wo0_dec125_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm125(DUALMEM,802)@10 + 2
    assign u0_m0_wo0_cm125_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm125_aa = u0_m0_wo0_dec125_q;
    assign u0_m0_wo0_cm125_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm125_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm125.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm125_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm125_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm125_aa),
        .data_a(u0_m0_wo0_cm125_ia),
        .wren_a(u0_m0_wo0_dec125_e[0]),
        .address_b(u0_m0_wo0_cm125_ab),
        .q_b(u0_m0_wo0_cm125_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm125_q = u0_m0_wo0_cm125_iq[15:0];

    // u0_m0_wo0_mtree_madd2_62_cma(CHAINMULTADD,1228)@12 + 5
    assign u0_m0_wo0_mtree_madd2_62_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_62_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_62_cma_ena1 = u0_m0_wo0_mtree_madd2_62_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_62_cma_ena2 = u0_m0_wo0_mtree_madd2_62_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_62_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split185_c);
    assign u0_m0_wo0_mtree_madd2_62_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split125_b);
    assign u0_m0_wo0_mtree_madd2_62_cma_c0 = $unsigned(u0_m0_wo0_cm125_q);
    assign u0_m0_wo0_mtree_madd2_62_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split185_d);
    assign u0_m0_wo0_mtree_madd2_62_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split121_e);
    assign u0_m0_wo0_mtree_madd2_62_cma_c1 = $unsigned(u0_m0_wo0_cm124_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_62_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_62_cma_ena2, u0_m0_wo0_mtree_madd2_62_cma_ena1, u0_m0_wo0_mtree_madd2_62_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_62_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_62_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_62_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_62_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_62_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_62_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_62_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_62_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_62_cma_s0), .xout(u0_m0_wo0_mtree_madd2_62_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_62_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_62_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_31_BitSelect_for_a_tessel0_0(BITSELECT,2449)@17
    assign u0_m0_wo0_mtree_add0_31_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_62_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_31_p1_of_2(ADD,1640)@17 + 1
    assign u0_m0_wo0_mtree_add0_31_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_31_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_31_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_31_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_31_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_31_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_31_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_31_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_31_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_31_p1_of_2_q = u0_m0_wo0_mtree_add0_31_p1_of_2_o[19:0];

    // u0_m0_wo0_dec122(LOOKUP,791)@10 + 1
    assign u0_m0_wo0_dec122_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec122_q <= $unsigned(1'b0);
            u0_m0_wo0_dec122_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000001010 : begin
                                         u0_m0_wo0_dec122_q <= 1'b0;
                                         u0_m0_wo0_dec122_e <= u0_m0_wo0_dec122_c;
                                     end
                14'b00001010100110 : begin
                                         u0_m0_wo0_dec122_q <= 1'b1;
                                         u0_m0_wo0_dec122_e <= u0_m0_wo0_dec122_c;
                                     end
                default : begin
                              u0_m0_wo0_dec122_q <= 1'b0;
                              u0_m0_wo0_dec122_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm122(DUALMEM,793)@10 + 2
    assign u0_m0_wo0_cm122_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm122_aa = u0_m0_wo0_dec122_q;
    assign u0_m0_wo0_cm122_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm122_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm122.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm122_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm122_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm122_aa),
        .data_a(u0_m0_wo0_cm122_ia),
        .wren_a(u0_m0_wo0_dec122_e[0]),
        .address_b(u0_m0_wo0_cm122_ab),
        .q_b(u0_m0_wo0_cm122_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm122_q = u0_m0_wo0_cm122_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr189_notEnable(LOGICAL,3613)@12
    assign u0_m0_wo0_wi0_r0_delayr189_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr189_nor(LOGICAL,3614)@12
    assign u0_m0_wo0_wi0_r0_delayr189_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr189_notEnable_q | u0_m0_wo0_wi0_r0_delayr189_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr189_mem_last(CONSTANT,3610)
    assign u0_m0_wo0_wi0_r0_delayr189_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr189_cmp(LOGICAL,3611)@12
    assign u0_m0_wo0_wi0_r0_delayr189_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr189_mem_last_q == u0_m0_wo0_wi0_r0_delayr189_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr189_cmpReg(REG,3612)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr189_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr189_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr189_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr189_sticky_ena(REG,3615)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr189_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr189_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr189_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr189_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr189_enaAnd(LOGICAL,3616)@12
    assign u0_m0_wo0_wi0_r0_delayr189_enaAnd_q = u0_m0_wo0_wi0_r0_delayr189_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr189_rdcnt(COUNTER,3607)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr189_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr189_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr189_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr189_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr189_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr189_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr189_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr189_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr189_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr189_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr189_rdcnt_q = u0_m0_wo0_wi0_r0_delayr189_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr189_rdmux(MUX,3608)@12
    assign u0_m0_wo0_wi0_r0_delayr189_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr189_rdmux_s or u0_m0_wo0_wi0_r0_delayr189_wraddr_q or u0_m0_wo0_wi0_r0_delayr189_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr189_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr189_rdmux_q = u0_m0_wo0_wi0_r0_delayr189_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr189_rdmux_q = u0_m0_wo0_wi0_r0_delayr189_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr189_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join189(BITJOIN,172)@12
    assign u0_m0_wo0_wi0_r0_join189_q = {u0_m0_wo0_wi0_r0_split189_d, u0_m0_wo0_wi0_r0_split189_c, u0_m0_wo0_wi0_r0_split189_b, u0_m0_wo0_wi0_r0_split185_e};

    // u0_m0_wo0_wi0_r0_delayr189_wraddr(REG,3609)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr189_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr189_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr189_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr189_mem(DUALMEM,3606)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr189_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join189_q);
    assign u0_m0_wo0_wi0_r0_delayr189_mem_aa = u0_m0_wo0_wi0_r0_delayr189_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr189_mem_ab = u0_m0_wo0_wi0_r0_delayr189_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr189_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr189_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr189_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr189_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr189_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr189_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr189_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr189_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr189_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr189_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr189_mem_q = u0_m0_wo0_wi0_r0_delayr189_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split189(BITSELECT,173)@12
    assign u0_m0_wo0_wi0_r0_split189_b = $unsigned(u0_m0_wo0_wi0_r0_delayr189_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split189_c = $unsigned(u0_m0_wo0_wi0_r0_delayr189_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split189_d = $unsigned(u0_m0_wo0_wi0_r0_delayr189_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split189_e = $unsigned(u0_m0_wo0_wi0_r0_delayr189_mem_q[63:48]);

    // u0_m0_wo0_dec123(LOOKUP,794)@10 + 1
    assign u0_m0_wo0_dec123_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec123_q <= $unsigned(1'b0);
            u0_m0_wo0_dec123_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000001011 : begin
                                         u0_m0_wo0_dec123_q <= 1'b0;
                                         u0_m0_wo0_dec123_e <= u0_m0_wo0_dec123_c;
                                     end
                14'b00001010100111 : begin
                                         u0_m0_wo0_dec123_q <= 1'b1;
                                         u0_m0_wo0_dec123_e <= u0_m0_wo0_dec123_c;
                                     end
                default : begin
                              u0_m0_wo0_dec123_q <= 1'b0;
                              u0_m0_wo0_dec123_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm123(DUALMEM,796)@10 + 2
    assign u0_m0_wo0_cm123_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm123_aa = u0_m0_wo0_dec123_q;
    assign u0_m0_wo0_cm123_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm123_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm123.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm123_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm123_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm123_aa),
        .data_a(u0_m0_wo0_cm123_ia),
        .wren_a(u0_m0_wo0_dec123_e[0]),
        .address_b(u0_m0_wo0_cm123_ab),
        .q_b(u0_m0_wo0_cm123_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm123_q = u0_m0_wo0_cm123_iq[15:0];

    // u0_m0_wo0_mtree_madd2_61_cma(CHAINMULTADD,1229)@12 + 5
    assign u0_m0_wo0_mtree_madd2_61_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_61_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_61_cma_ena1 = u0_m0_wo0_mtree_madd2_61_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_61_cma_ena2 = u0_m0_wo0_mtree_madd2_61_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_61_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split185_e);
    assign u0_m0_wo0_mtree_madd2_61_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split121_d);
    assign u0_m0_wo0_mtree_madd2_61_cma_c0 = $unsigned(u0_m0_wo0_cm123_q);
    assign u0_m0_wo0_mtree_madd2_61_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split189_b);
    assign u0_m0_wo0_mtree_madd2_61_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split121_c);
    assign u0_m0_wo0_mtree_madd2_61_cma_c1 = $unsigned(u0_m0_wo0_cm122_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_61_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_61_cma_ena2, u0_m0_wo0_mtree_madd2_61_cma_ena1, u0_m0_wo0_mtree_madd2_61_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_61_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_61_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_61_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_61_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_61_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_61_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_61_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_61_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_61_cma_s0), .xout(u0_m0_wo0_mtree_madd2_61_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_61_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_61_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_30_BitSelect_for_b_tessel0_0(BITSELECT,2444)@17
    assign u0_m0_wo0_mtree_add0_30_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_61_cma_q[19:0]);

    // u0_m0_wo0_dec120(LOOKUP,785)@10 + 1
    assign u0_m0_wo0_dec120_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec120_q <= $unsigned(1'b0);
            u0_m0_wo0_dec120_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000001000 : begin
                                         u0_m0_wo0_dec120_q <= 1'b0;
                                         u0_m0_wo0_dec120_e <= u0_m0_wo0_dec120_c;
                                     end
                14'b00001010100100 : begin
                                         u0_m0_wo0_dec120_q <= 1'b1;
                                         u0_m0_wo0_dec120_e <= u0_m0_wo0_dec120_c;
                                     end
                default : begin
                              u0_m0_wo0_dec120_q <= 1'b0;
                              u0_m0_wo0_dec120_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm120(DUALMEM,787)@10 + 2
    assign u0_m0_wo0_cm120_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm120_aa = u0_m0_wo0_dec120_q;
    assign u0_m0_wo0_cm120_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm120_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm120.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm120_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm120_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm120_aa),
        .data_a(u0_m0_wo0_cm120_ia),
        .wren_a(u0_m0_wo0_dec120_e[0]),
        .address_b(u0_m0_wo0_cm120_ab),
        .q_b(u0_m0_wo0_cm120_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm120_q = u0_m0_wo0_cm120_iq[15:0];

    // u0_m0_wo0_dec121(LOOKUP,788)@10 + 1
    assign u0_m0_wo0_dec121_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec121_q <= $unsigned(1'b0);
            u0_m0_wo0_dec121_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000001001 : begin
                                         u0_m0_wo0_dec121_q <= 1'b0;
                                         u0_m0_wo0_dec121_e <= u0_m0_wo0_dec121_c;
                                     end
                14'b00001010100101 : begin
                                         u0_m0_wo0_dec121_q <= 1'b1;
                                         u0_m0_wo0_dec121_e <= u0_m0_wo0_dec121_c;
                                     end
                default : begin
                              u0_m0_wo0_dec121_q <= 1'b0;
                              u0_m0_wo0_dec121_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm121(DUALMEM,790)@10 + 2
    assign u0_m0_wo0_cm121_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm121_aa = u0_m0_wo0_dec121_q;
    assign u0_m0_wo0_cm121_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm121_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm121.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm121_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm121_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm121_aa),
        .data_a(u0_m0_wo0_cm121_ia),
        .wren_a(u0_m0_wo0_dec121_e[0]),
        .address_b(u0_m0_wo0_cm121_ab),
        .q_b(u0_m0_wo0_cm121_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm121_q = u0_m0_wo0_cm121_iq[15:0];

    // u0_m0_wo0_mtree_madd2_60_cma(CHAINMULTADD,1230)@12 + 5
    assign u0_m0_wo0_mtree_madd2_60_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_60_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_60_cma_ena1 = u0_m0_wo0_mtree_madd2_60_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_60_cma_ena2 = u0_m0_wo0_mtree_madd2_60_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_60_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split189_c);
    assign u0_m0_wo0_mtree_madd2_60_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split121_b);
    assign u0_m0_wo0_mtree_madd2_60_cma_c0 = $unsigned(u0_m0_wo0_cm121_q);
    assign u0_m0_wo0_mtree_madd2_60_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split189_d);
    assign u0_m0_wo0_mtree_madd2_60_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split117_e);
    assign u0_m0_wo0_mtree_madd2_60_cma_c1 = $unsigned(u0_m0_wo0_cm120_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_60_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_60_cma_ena2, u0_m0_wo0_mtree_madd2_60_cma_ena1, u0_m0_wo0_mtree_madd2_60_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_60_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_60_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_60_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_60_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_60_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_60_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_60_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_60_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_60_cma_s0), .xout(u0_m0_wo0_mtree_madd2_60_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_60_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_60_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_30_BitSelect_for_a_tessel0_0(BITSELECT,2439)@17
    assign u0_m0_wo0_mtree_add0_30_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_60_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_30_p1_of_2(ADD,1629)@17 + 1
    assign u0_m0_wo0_mtree_add0_30_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_30_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_30_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_30_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_30_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_30_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_30_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_30_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_30_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_30_p1_of_2_q = u0_m0_wo0_mtree_add0_30_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add1_15_p1_of_2(ADD,1893)@18 + 1
    assign u0_m0_wo0_mtree_add1_15_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_30_p1_of_2_q};
    assign u0_m0_wo0_mtree_add1_15_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_31_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_15_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add1_15_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add1_15_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add1_15_p1_of_2_c[0] = u0_m0_wo0_mtree_add1_15_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add1_15_p1_of_2_q = u0_m0_wo0_mtree_add1_15_p1_of_2_o[19:0];

    // u0_m0_wo0_dec118(LOOKUP,779)@10 + 1
    assign u0_m0_wo0_dec118_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec118_q <= $unsigned(1'b0);
            u0_m0_wo0_dec118_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000000110 : begin
                                         u0_m0_wo0_dec118_q <= 1'b0;
                                         u0_m0_wo0_dec118_e <= u0_m0_wo0_dec118_c;
                                     end
                14'b00001010100010 : begin
                                         u0_m0_wo0_dec118_q <= 1'b1;
                                         u0_m0_wo0_dec118_e <= u0_m0_wo0_dec118_c;
                                     end
                default : begin
                              u0_m0_wo0_dec118_q <= 1'b0;
                              u0_m0_wo0_dec118_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm118(DUALMEM,781)@10 + 2
    assign u0_m0_wo0_cm118_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm118_aa = u0_m0_wo0_dec118_q;
    assign u0_m0_wo0_cm118_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm118_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm118.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm118_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm118_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm118_aa),
        .data_a(u0_m0_wo0_cm118_ia),
        .wren_a(u0_m0_wo0_dec118_e[0]),
        .address_b(u0_m0_wo0_cm118_ab),
        .q_b(u0_m0_wo0_cm118_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm118_q = u0_m0_wo0_cm118_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr193_notEnable(LOGICAL,3624)@12
    assign u0_m0_wo0_wi0_r0_delayr193_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr193_nor(LOGICAL,3625)@12
    assign u0_m0_wo0_wi0_r0_delayr193_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr193_notEnable_q | u0_m0_wo0_wi0_r0_delayr193_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr193_mem_last(CONSTANT,3621)
    assign u0_m0_wo0_wi0_r0_delayr193_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr193_cmp(LOGICAL,3622)@12
    assign u0_m0_wo0_wi0_r0_delayr193_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr193_mem_last_q == u0_m0_wo0_wi0_r0_delayr193_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr193_cmpReg(REG,3623)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr193_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr193_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr193_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr193_sticky_ena(REG,3626)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr193_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr193_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr193_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr193_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr193_enaAnd(LOGICAL,3627)@12
    assign u0_m0_wo0_wi0_r0_delayr193_enaAnd_q = u0_m0_wo0_wi0_r0_delayr193_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr193_rdcnt(COUNTER,3618)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr193_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr193_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr193_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr193_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr193_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr193_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr193_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr193_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr193_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr193_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr193_rdcnt_q = u0_m0_wo0_wi0_r0_delayr193_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr193_rdmux(MUX,3619)@12
    assign u0_m0_wo0_wi0_r0_delayr193_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr193_rdmux_s or u0_m0_wo0_wi0_r0_delayr193_wraddr_q or u0_m0_wo0_wi0_r0_delayr193_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr193_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr193_rdmux_q = u0_m0_wo0_wi0_r0_delayr193_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr193_rdmux_q = u0_m0_wo0_wi0_r0_delayr193_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr193_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join193(BITJOIN,175)@12
    assign u0_m0_wo0_wi0_r0_join193_q = {u0_m0_wo0_wi0_r0_split193_d, u0_m0_wo0_wi0_r0_split193_c, u0_m0_wo0_wi0_r0_split193_b, u0_m0_wo0_wi0_r0_split189_e};

    // u0_m0_wo0_wi0_r0_delayr193_wraddr(REG,3620)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr193_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr193_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr193_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr193_mem(DUALMEM,3617)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr193_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join193_q);
    assign u0_m0_wo0_wi0_r0_delayr193_mem_aa = u0_m0_wo0_wi0_r0_delayr193_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr193_mem_ab = u0_m0_wo0_wi0_r0_delayr193_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr193_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr193_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr193_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr193_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr193_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr193_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr193_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr193_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr193_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr193_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr193_mem_q = u0_m0_wo0_wi0_r0_delayr193_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split193(BITSELECT,176)@12
    assign u0_m0_wo0_wi0_r0_split193_b = $unsigned(u0_m0_wo0_wi0_r0_delayr193_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split193_c = $unsigned(u0_m0_wo0_wi0_r0_delayr193_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split193_d = $unsigned(u0_m0_wo0_wi0_r0_delayr193_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split193_e = $unsigned(u0_m0_wo0_wi0_r0_delayr193_mem_q[63:48]);

    // u0_m0_wo0_dec119(LOOKUP,782)@10 + 1
    assign u0_m0_wo0_dec119_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec119_q <= $unsigned(1'b0);
            u0_m0_wo0_dec119_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000000111 : begin
                                         u0_m0_wo0_dec119_q <= 1'b0;
                                         u0_m0_wo0_dec119_e <= u0_m0_wo0_dec119_c;
                                     end
                14'b00001010100011 : begin
                                         u0_m0_wo0_dec119_q <= 1'b1;
                                         u0_m0_wo0_dec119_e <= u0_m0_wo0_dec119_c;
                                     end
                default : begin
                              u0_m0_wo0_dec119_q <= 1'b0;
                              u0_m0_wo0_dec119_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm119(DUALMEM,784)@10 + 2
    assign u0_m0_wo0_cm119_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm119_aa = u0_m0_wo0_dec119_q;
    assign u0_m0_wo0_cm119_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm119_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm119.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm119_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm119_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm119_aa),
        .data_a(u0_m0_wo0_cm119_ia),
        .wren_a(u0_m0_wo0_dec119_e[0]),
        .address_b(u0_m0_wo0_cm119_ab),
        .q_b(u0_m0_wo0_cm119_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm119_q = u0_m0_wo0_cm119_iq[15:0];

    // u0_m0_wo0_mtree_madd2_59_cma(CHAINMULTADD,1231)@12 + 5
    assign u0_m0_wo0_mtree_madd2_59_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_59_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_59_cma_ena1 = u0_m0_wo0_mtree_madd2_59_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_59_cma_ena2 = u0_m0_wo0_mtree_madd2_59_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_59_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split189_e);
    assign u0_m0_wo0_mtree_madd2_59_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split117_d);
    assign u0_m0_wo0_mtree_madd2_59_cma_c0 = $unsigned(u0_m0_wo0_cm119_q);
    assign u0_m0_wo0_mtree_madd2_59_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split193_b);
    assign u0_m0_wo0_mtree_madd2_59_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split117_c);
    assign u0_m0_wo0_mtree_madd2_59_cma_c1 = $unsigned(u0_m0_wo0_cm118_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_59_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_59_cma_ena2, u0_m0_wo0_mtree_madd2_59_cma_ena1, u0_m0_wo0_mtree_madd2_59_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_59_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_59_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_59_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_59_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_59_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_59_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_59_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_59_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_59_cma_s0), .xout(u0_m0_wo0_mtree_madd2_59_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_59_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_59_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_29_BitSelect_for_b_tessel0_0(BITSELECT,2434)@17
    assign u0_m0_wo0_mtree_add0_29_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_59_cma_q[19:0]);

    // u0_m0_wo0_dec116(LOOKUP,773)@10 + 1
    assign u0_m0_wo0_dec116_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec116_q <= $unsigned(1'b0);
            u0_m0_wo0_dec116_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000000100 : begin
                                         u0_m0_wo0_dec116_q <= 1'b0;
                                         u0_m0_wo0_dec116_e <= u0_m0_wo0_dec116_c;
                                     end
                14'b00001010100000 : begin
                                         u0_m0_wo0_dec116_q <= 1'b1;
                                         u0_m0_wo0_dec116_e <= u0_m0_wo0_dec116_c;
                                     end
                default : begin
                              u0_m0_wo0_dec116_q <= 1'b0;
                              u0_m0_wo0_dec116_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm116(DUALMEM,775)@10 + 2
    assign u0_m0_wo0_cm116_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm116_aa = u0_m0_wo0_dec116_q;
    assign u0_m0_wo0_cm116_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm116_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm116.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm116_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm116_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm116_aa),
        .data_a(u0_m0_wo0_cm116_ia),
        .wren_a(u0_m0_wo0_dec116_e[0]),
        .address_b(u0_m0_wo0_cm116_ab),
        .q_b(u0_m0_wo0_cm116_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm116_q = u0_m0_wo0_cm116_iq[15:0];

    // u0_m0_wo0_dec117(LOOKUP,776)@10 + 1
    assign u0_m0_wo0_dec117_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec117_q <= $unsigned(1'b0);
            u0_m0_wo0_dec117_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000000101 : begin
                                         u0_m0_wo0_dec117_q <= 1'b0;
                                         u0_m0_wo0_dec117_e <= u0_m0_wo0_dec117_c;
                                     end
                14'b00001010100001 : begin
                                         u0_m0_wo0_dec117_q <= 1'b1;
                                         u0_m0_wo0_dec117_e <= u0_m0_wo0_dec117_c;
                                     end
                default : begin
                              u0_m0_wo0_dec117_q <= 1'b0;
                              u0_m0_wo0_dec117_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm117(DUALMEM,778)@10 + 2
    assign u0_m0_wo0_cm117_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm117_aa = u0_m0_wo0_dec117_q;
    assign u0_m0_wo0_cm117_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm117_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm117.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm117_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm117_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm117_aa),
        .data_a(u0_m0_wo0_cm117_ia),
        .wren_a(u0_m0_wo0_dec117_e[0]),
        .address_b(u0_m0_wo0_cm117_ab),
        .q_b(u0_m0_wo0_cm117_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm117_q = u0_m0_wo0_cm117_iq[15:0];

    // u0_m0_wo0_mtree_madd2_58_cma(CHAINMULTADD,1232)@12 + 5
    assign u0_m0_wo0_mtree_madd2_58_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_58_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_58_cma_ena1 = u0_m0_wo0_mtree_madd2_58_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_58_cma_ena2 = u0_m0_wo0_mtree_madd2_58_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_58_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split193_c);
    assign u0_m0_wo0_mtree_madd2_58_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split117_b);
    assign u0_m0_wo0_mtree_madd2_58_cma_c0 = $unsigned(u0_m0_wo0_cm117_q);
    assign u0_m0_wo0_mtree_madd2_58_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split193_d);
    assign u0_m0_wo0_mtree_madd2_58_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split113_e);
    assign u0_m0_wo0_mtree_madd2_58_cma_c1 = $unsigned(u0_m0_wo0_cm116_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_58_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_58_cma_ena2, u0_m0_wo0_mtree_madd2_58_cma_ena1, u0_m0_wo0_mtree_madd2_58_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_58_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_58_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_58_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_58_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_58_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_58_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_58_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_58_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_58_cma_s0), .xout(u0_m0_wo0_mtree_madd2_58_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_58_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_58_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_29_BitSelect_for_a_tessel0_0(BITSELECT,2429)@17
    assign u0_m0_wo0_mtree_add0_29_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_58_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_29_p1_of_2(ADD,1618)@17 + 1
    assign u0_m0_wo0_mtree_add0_29_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_29_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_29_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_29_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_29_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_29_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_29_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_29_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_29_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_29_p1_of_2_q = u0_m0_wo0_mtree_add0_29_p1_of_2_o[19:0];

    // u0_m0_wo0_dec114(LOOKUP,767)@10 + 1
    assign u0_m0_wo0_dec114_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec114_q <= $unsigned(1'b0);
            u0_m0_wo0_dec114_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000000010 : begin
                                         u0_m0_wo0_dec114_q <= 1'b0;
                                         u0_m0_wo0_dec114_e <= u0_m0_wo0_dec114_c;
                                     end
                14'b00001010011110 : begin
                                         u0_m0_wo0_dec114_q <= 1'b1;
                                         u0_m0_wo0_dec114_e <= u0_m0_wo0_dec114_c;
                                     end
                default : begin
                              u0_m0_wo0_dec114_q <= 1'b0;
                              u0_m0_wo0_dec114_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm114(DUALMEM,769)@10 + 2
    assign u0_m0_wo0_cm114_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm114_aa = u0_m0_wo0_dec114_q;
    assign u0_m0_wo0_cm114_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm114_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm114.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm114_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm114_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm114_aa),
        .data_a(u0_m0_wo0_cm114_ia),
        .wren_a(u0_m0_wo0_dec114_e[0]),
        .address_b(u0_m0_wo0_cm114_ab),
        .q_b(u0_m0_wo0_cm114_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm114_q = u0_m0_wo0_cm114_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr197_notEnable(LOGICAL,3635)@12
    assign u0_m0_wo0_wi0_r0_delayr197_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr197_nor(LOGICAL,3636)@12
    assign u0_m0_wo0_wi0_r0_delayr197_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr197_notEnable_q | u0_m0_wo0_wi0_r0_delayr197_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr197_mem_last(CONSTANT,3632)
    assign u0_m0_wo0_wi0_r0_delayr197_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr197_cmp(LOGICAL,3633)@12
    assign u0_m0_wo0_wi0_r0_delayr197_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr197_mem_last_q == u0_m0_wo0_wi0_r0_delayr197_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr197_cmpReg(REG,3634)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr197_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr197_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr197_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr197_sticky_ena(REG,3637)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr197_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr197_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr197_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr197_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr197_enaAnd(LOGICAL,3638)@12
    assign u0_m0_wo0_wi0_r0_delayr197_enaAnd_q = u0_m0_wo0_wi0_r0_delayr197_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr197_rdcnt(COUNTER,3629)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr197_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr197_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr197_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr197_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr197_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr197_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr197_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr197_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr197_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr197_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr197_rdcnt_q = u0_m0_wo0_wi0_r0_delayr197_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr197_rdmux(MUX,3630)@12
    assign u0_m0_wo0_wi0_r0_delayr197_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr197_rdmux_s or u0_m0_wo0_wi0_r0_delayr197_wraddr_q or u0_m0_wo0_wi0_r0_delayr197_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr197_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr197_rdmux_q = u0_m0_wo0_wi0_r0_delayr197_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr197_rdmux_q = u0_m0_wo0_wi0_r0_delayr197_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr197_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join197(BITJOIN,178)@12
    assign u0_m0_wo0_wi0_r0_join197_q = {u0_m0_wo0_wi0_r0_split197_d, u0_m0_wo0_wi0_r0_split197_c, u0_m0_wo0_wi0_r0_split197_b, u0_m0_wo0_wi0_r0_split193_e};

    // u0_m0_wo0_wi0_r0_delayr197_wraddr(REG,3631)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr197_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr197_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr197_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr197_mem(DUALMEM,3628)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr197_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join197_q);
    assign u0_m0_wo0_wi0_r0_delayr197_mem_aa = u0_m0_wo0_wi0_r0_delayr197_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr197_mem_ab = u0_m0_wo0_wi0_r0_delayr197_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr197_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr197_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr197_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr197_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr197_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr197_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr197_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr197_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr197_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr197_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr197_mem_q = u0_m0_wo0_wi0_r0_delayr197_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split197(BITSELECT,179)@12
    assign u0_m0_wo0_wi0_r0_split197_b = $unsigned(u0_m0_wo0_wi0_r0_delayr197_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split197_c = $unsigned(u0_m0_wo0_wi0_r0_delayr197_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split197_d = $unsigned(u0_m0_wo0_wi0_r0_delayr197_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split197_e = $unsigned(u0_m0_wo0_wi0_r0_delayr197_mem_q[63:48]);

    // u0_m0_wo0_dec115(LOOKUP,770)@10 + 1
    assign u0_m0_wo0_dec115_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec115_q <= $unsigned(1'b0);
            u0_m0_wo0_dec115_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000000011 : begin
                                         u0_m0_wo0_dec115_q <= 1'b0;
                                         u0_m0_wo0_dec115_e <= u0_m0_wo0_dec115_c;
                                     end
                14'b00001010011111 : begin
                                         u0_m0_wo0_dec115_q <= 1'b1;
                                         u0_m0_wo0_dec115_e <= u0_m0_wo0_dec115_c;
                                     end
                default : begin
                              u0_m0_wo0_dec115_q <= 1'b0;
                              u0_m0_wo0_dec115_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm115(DUALMEM,772)@10 + 2
    assign u0_m0_wo0_cm115_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm115_aa = u0_m0_wo0_dec115_q;
    assign u0_m0_wo0_cm115_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm115_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm115.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm115_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm115_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm115_aa),
        .data_a(u0_m0_wo0_cm115_ia),
        .wren_a(u0_m0_wo0_dec115_e[0]),
        .address_b(u0_m0_wo0_cm115_ab),
        .q_b(u0_m0_wo0_cm115_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm115_q = u0_m0_wo0_cm115_iq[15:0];

    // u0_m0_wo0_mtree_madd2_57_cma(CHAINMULTADD,1233)@12 + 5
    assign u0_m0_wo0_mtree_madd2_57_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_57_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_57_cma_ena1 = u0_m0_wo0_mtree_madd2_57_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_57_cma_ena2 = u0_m0_wo0_mtree_madd2_57_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_57_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split193_e);
    assign u0_m0_wo0_mtree_madd2_57_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split113_d);
    assign u0_m0_wo0_mtree_madd2_57_cma_c0 = $unsigned(u0_m0_wo0_cm115_q);
    assign u0_m0_wo0_mtree_madd2_57_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split197_b);
    assign u0_m0_wo0_mtree_madd2_57_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split113_c);
    assign u0_m0_wo0_mtree_madd2_57_cma_c1 = $unsigned(u0_m0_wo0_cm114_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_57_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_57_cma_ena2, u0_m0_wo0_mtree_madd2_57_cma_ena1, u0_m0_wo0_mtree_madd2_57_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_57_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_57_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_57_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_57_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_57_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_57_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_57_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_57_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_57_cma_s0), .xout(u0_m0_wo0_mtree_madd2_57_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_57_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_57_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_28_BitSelect_for_b_tessel0_0(BITSELECT,2424)@17
    assign u0_m0_wo0_mtree_add0_28_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_57_cma_q[19:0]);

    // u0_m0_wo0_dec112(LOOKUP,761)@10 + 1
    assign u0_m0_wo0_dec112_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec112_q <= $unsigned(1'b0);
            u0_m0_wo0_dec112_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000000000 : begin
                                         u0_m0_wo0_dec112_q <= 1'b0;
                                         u0_m0_wo0_dec112_e <= u0_m0_wo0_dec112_c;
                                     end
                14'b00001010011100 : begin
                                         u0_m0_wo0_dec112_q <= 1'b1;
                                         u0_m0_wo0_dec112_e <= u0_m0_wo0_dec112_c;
                                     end
                default : begin
                              u0_m0_wo0_dec112_q <= 1'b0;
                              u0_m0_wo0_dec112_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm112(DUALMEM,763)@10 + 2
    assign u0_m0_wo0_cm112_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm112_aa = u0_m0_wo0_dec112_q;
    assign u0_m0_wo0_cm112_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm112_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm112.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm112_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm112_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm112_aa),
        .data_a(u0_m0_wo0_cm112_ia),
        .wren_a(u0_m0_wo0_dec112_e[0]),
        .address_b(u0_m0_wo0_cm112_ab),
        .q_b(u0_m0_wo0_cm112_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm112_q = u0_m0_wo0_cm112_iq[15:0];

    // u0_m0_wo0_dec113(LOOKUP,764)@10 + 1
    assign u0_m0_wo0_dec113_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec113_q <= $unsigned(1'b0);
            u0_m0_wo0_dec113_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00001000000001 : begin
                                         u0_m0_wo0_dec113_q <= 1'b0;
                                         u0_m0_wo0_dec113_e <= u0_m0_wo0_dec113_c;
                                     end
                14'b00001010011101 : begin
                                         u0_m0_wo0_dec113_q <= 1'b1;
                                         u0_m0_wo0_dec113_e <= u0_m0_wo0_dec113_c;
                                     end
                default : begin
                              u0_m0_wo0_dec113_q <= 1'b0;
                              u0_m0_wo0_dec113_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm113(DUALMEM,766)@10 + 2
    assign u0_m0_wo0_cm113_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm113_aa = u0_m0_wo0_dec113_q;
    assign u0_m0_wo0_cm113_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm113_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm113.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm113_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm113_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm113_aa),
        .data_a(u0_m0_wo0_cm113_ia),
        .wren_a(u0_m0_wo0_dec113_e[0]),
        .address_b(u0_m0_wo0_cm113_ab),
        .q_b(u0_m0_wo0_cm113_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm113_q = u0_m0_wo0_cm113_iq[15:0];

    // u0_m0_wo0_mtree_madd2_56_cma(CHAINMULTADD,1234)@12 + 5
    assign u0_m0_wo0_mtree_madd2_56_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_56_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_56_cma_ena1 = u0_m0_wo0_mtree_madd2_56_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_56_cma_ena2 = u0_m0_wo0_mtree_madd2_56_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_56_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split197_c);
    assign u0_m0_wo0_mtree_madd2_56_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split113_b);
    assign u0_m0_wo0_mtree_madd2_56_cma_c0 = $unsigned(u0_m0_wo0_cm113_q);
    assign u0_m0_wo0_mtree_madd2_56_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split197_d);
    assign u0_m0_wo0_mtree_madd2_56_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split109_e);
    assign u0_m0_wo0_mtree_madd2_56_cma_c1 = $unsigned(u0_m0_wo0_cm112_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_56_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_56_cma_ena2, u0_m0_wo0_mtree_madd2_56_cma_ena1, u0_m0_wo0_mtree_madd2_56_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_56_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_56_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_56_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_56_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_56_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_56_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_56_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_56_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_56_cma_s0), .xout(u0_m0_wo0_mtree_madd2_56_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_56_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_56_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_28_BitSelect_for_a_tessel0_0(BITSELECT,2419)@17
    assign u0_m0_wo0_mtree_add0_28_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_56_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_28_p1_of_2(ADD,1607)@17 + 1
    assign u0_m0_wo0_mtree_add0_28_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_28_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_28_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_28_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_28_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_28_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_28_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_28_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_28_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_28_p1_of_2_q = u0_m0_wo0_mtree_add0_28_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add1_14_p1_of_2(ADD,1882)@18 + 1
    assign u0_m0_wo0_mtree_add1_14_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_28_p1_of_2_q};
    assign u0_m0_wo0_mtree_add1_14_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_29_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_14_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add1_14_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add1_14_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add1_14_p1_of_2_c[0] = u0_m0_wo0_mtree_add1_14_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add1_14_p1_of_2_q = u0_m0_wo0_mtree_add1_14_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add2_7_p1_of_2(ADD,2014)@19 + 1
    assign u0_m0_wo0_mtree_add2_7_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add1_14_p1_of_2_q};
    assign u0_m0_wo0_mtree_add2_7_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add1_15_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add2_7_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add2_7_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add2_7_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add2_7_p1_of_2_c[0] = u0_m0_wo0_mtree_add2_7_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add2_7_p1_of_2_q = u0_m0_wo0_mtree_add2_7_p1_of_2_o[19:0];

    // u0_m0_wo0_dec110(LOOKUP,755)@10 + 1
    assign u0_m0_wo0_dec110_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec110_q <= $unsigned(1'b0);
            u0_m0_wo0_dec110_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111111110 : begin
                                         u0_m0_wo0_dec110_q <= 1'b0;
                                         u0_m0_wo0_dec110_e <= u0_m0_wo0_dec110_c;
                                     end
                14'b00001010011010 : begin
                                         u0_m0_wo0_dec110_q <= 1'b1;
                                         u0_m0_wo0_dec110_e <= u0_m0_wo0_dec110_c;
                                     end
                default : begin
                              u0_m0_wo0_dec110_q <= 1'b0;
                              u0_m0_wo0_dec110_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm110(DUALMEM,757)@10 + 2
    assign u0_m0_wo0_cm110_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm110_aa = u0_m0_wo0_dec110_q;
    assign u0_m0_wo0_cm110_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm110_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm110.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm110_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm110_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm110_aa),
        .data_a(u0_m0_wo0_cm110_ia),
        .wren_a(u0_m0_wo0_dec110_e[0]),
        .address_b(u0_m0_wo0_cm110_ab),
        .q_b(u0_m0_wo0_cm110_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm110_q = u0_m0_wo0_cm110_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr201_notEnable(LOGICAL,3646)@12
    assign u0_m0_wo0_wi0_r0_delayr201_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr201_nor(LOGICAL,3647)@12
    assign u0_m0_wo0_wi0_r0_delayr201_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr201_notEnable_q | u0_m0_wo0_wi0_r0_delayr201_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr201_mem_last(CONSTANT,3643)
    assign u0_m0_wo0_wi0_r0_delayr201_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr201_cmp(LOGICAL,3644)@12
    assign u0_m0_wo0_wi0_r0_delayr201_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr201_mem_last_q == u0_m0_wo0_wi0_r0_delayr201_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr201_cmpReg(REG,3645)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr201_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr201_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr201_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr201_sticky_ena(REG,3648)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr201_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr201_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr201_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr201_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr201_enaAnd(LOGICAL,3649)@12
    assign u0_m0_wo0_wi0_r0_delayr201_enaAnd_q = u0_m0_wo0_wi0_r0_delayr201_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr201_rdcnt(COUNTER,3640)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr201_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr201_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr201_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr201_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr201_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr201_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr201_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr201_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr201_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr201_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr201_rdcnt_q = u0_m0_wo0_wi0_r0_delayr201_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr201_rdmux(MUX,3641)@12
    assign u0_m0_wo0_wi0_r0_delayr201_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr201_rdmux_s or u0_m0_wo0_wi0_r0_delayr201_wraddr_q or u0_m0_wo0_wi0_r0_delayr201_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr201_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr201_rdmux_q = u0_m0_wo0_wi0_r0_delayr201_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr201_rdmux_q = u0_m0_wo0_wi0_r0_delayr201_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr201_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join201(BITJOIN,181)@12
    assign u0_m0_wo0_wi0_r0_join201_q = {u0_m0_wo0_wi0_r0_split201_d, u0_m0_wo0_wi0_r0_split201_c, u0_m0_wo0_wi0_r0_split201_b, u0_m0_wo0_wi0_r0_split197_e};

    // u0_m0_wo0_wi0_r0_delayr201_wraddr(REG,3642)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr201_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr201_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr201_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr201_mem(DUALMEM,3639)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr201_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join201_q);
    assign u0_m0_wo0_wi0_r0_delayr201_mem_aa = u0_m0_wo0_wi0_r0_delayr201_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr201_mem_ab = u0_m0_wo0_wi0_r0_delayr201_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr201_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr201_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr201_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr201_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr201_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr201_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr201_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr201_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr201_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr201_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr201_mem_q = u0_m0_wo0_wi0_r0_delayr201_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split201(BITSELECT,182)@12
    assign u0_m0_wo0_wi0_r0_split201_b = $unsigned(u0_m0_wo0_wi0_r0_delayr201_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split201_c = $unsigned(u0_m0_wo0_wi0_r0_delayr201_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split201_d = $unsigned(u0_m0_wo0_wi0_r0_delayr201_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split201_e = $unsigned(u0_m0_wo0_wi0_r0_delayr201_mem_q[63:48]);

    // u0_m0_wo0_dec111(LOOKUP,758)@10 + 1
    assign u0_m0_wo0_dec111_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec111_q <= $unsigned(1'b0);
            u0_m0_wo0_dec111_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111111111 : begin
                                         u0_m0_wo0_dec111_q <= 1'b0;
                                         u0_m0_wo0_dec111_e <= u0_m0_wo0_dec111_c;
                                     end
                14'b00001010011011 : begin
                                         u0_m0_wo0_dec111_q <= 1'b1;
                                         u0_m0_wo0_dec111_e <= u0_m0_wo0_dec111_c;
                                     end
                default : begin
                              u0_m0_wo0_dec111_q <= 1'b0;
                              u0_m0_wo0_dec111_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm111(DUALMEM,760)@10 + 2
    assign u0_m0_wo0_cm111_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm111_aa = u0_m0_wo0_dec111_q;
    assign u0_m0_wo0_cm111_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm111_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm111.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm111_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm111_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm111_aa),
        .data_a(u0_m0_wo0_cm111_ia),
        .wren_a(u0_m0_wo0_dec111_e[0]),
        .address_b(u0_m0_wo0_cm111_ab),
        .q_b(u0_m0_wo0_cm111_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm111_q = u0_m0_wo0_cm111_iq[15:0];

    // u0_m0_wo0_mtree_madd2_55_cma(CHAINMULTADD,1235)@12 + 5
    assign u0_m0_wo0_mtree_madd2_55_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_55_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_55_cma_ena1 = u0_m0_wo0_mtree_madd2_55_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_55_cma_ena2 = u0_m0_wo0_mtree_madd2_55_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_55_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split197_e);
    assign u0_m0_wo0_mtree_madd2_55_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split109_d);
    assign u0_m0_wo0_mtree_madd2_55_cma_c0 = $unsigned(u0_m0_wo0_cm111_q);
    assign u0_m0_wo0_mtree_madd2_55_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split201_b);
    assign u0_m0_wo0_mtree_madd2_55_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split109_c);
    assign u0_m0_wo0_mtree_madd2_55_cma_c1 = $unsigned(u0_m0_wo0_cm110_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_55_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_55_cma_ena2, u0_m0_wo0_mtree_madd2_55_cma_ena1, u0_m0_wo0_mtree_madd2_55_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_55_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_55_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_55_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_55_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_55_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_55_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_55_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_55_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_55_cma_s0), .xout(u0_m0_wo0_mtree_madd2_55_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_55_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_55_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_27_BitSelect_for_b_tessel0_0(BITSELECT,2414)@17
    assign u0_m0_wo0_mtree_add0_27_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_55_cma_q[19:0]);

    // u0_m0_wo0_dec108(LOOKUP,749)@10 + 1
    assign u0_m0_wo0_dec108_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec108_q <= $unsigned(1'b0);
            u0_m0_wo0_dec108_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111111100 : begin
                                         u0_m0_wo0_dec108_q <= 1'b0;
                                         u0_m0_wo0_dec108_e <= u0_m0_wo0_dec108_c;
                                     end
                14'b00001010011000 : begin
                                         u0_m0_wo0_dec108_q <= 1'b1;
                                         u0_m0_wo0_dec108_e <= u0_m0_wo0_dec108_c;
                                     end
                default : begin
                              u0_m0_wo0_dec108_q <= 1'b0;
                              u0_m0_wo0_dec108_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm108(DUALMEM,751)@10 + 2
    assign u0_m0_wo0_cm108_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm108_aa = u0_m0_wo0_dec108_q;
    assign u0_m0_wo0_cm108_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm108_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm108.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm108_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm108_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm108_aa),
        .data_a(u0_m0_wo0_cm108_ia),
        .wren_a(u0_m0_wo0_dec108_e[0]),
        .address_b(u0_m0_wo0_cm108_ab),
        .q_b(u0_m0_wo0_cm108_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm108_q = u0_m0_wo0_cm108_iq[15:0];

    // u0_m0_wo0_dec109(LOOKUP,752)@10 + 1
    assign u0_m0_wo0_dec109_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec109_q <= $unsigned(1'b0);
            u0_m0_wo0_dec109_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111111101 : begin
                                         u0_m0_wo0_dec109_q <= 1'b0;
                                         u0_m0_wo0_dec109_e <= u0_m0_wo0_dec109_c;
                                     end
                14'b00001010011001 : begin
                                         u0_m0_wo0_dec109_q <= 1'b1;
                                         u0_m0_wo0_dec109_e <= u0_m0_wo0_dec109_c;
                                     end
                default : begin
                              u0_m0_wo0_dec109_q <= 1'b0;
                              u0_m0_wo0_dec109_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm109(DUALMEM,754)@10 + 2
    assign u0_m0_wo0_cm109_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm109_aa = u0_m0_wo0_dec109_q;
    assign u0_m0_wo0_cm109_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm109_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm109.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm109_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm109_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm109_aa),
        .data_a(u0_m0_wo0_cm109_ia),
        .wren_a(u0_m0_wo0_dec109_e[0]),
        .address_b(u0_m0_wo0_cm109_ab),
        .q_b(u0_m0_wo0_cm109_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm109_q = u0_m0_wo0_cm109_iq[15:0];

    // u0_m0_wo0_mtree_madd2_54_cma(CHAINMULTADD,1236)@12 + 5
    assign u0_m0_wo0_mtree_madd2_54_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_54_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_54_cma_ena1 = u0_m0_wo0_mtree_madd2_54_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_54_cma_ena2 = u0_m0_wo0_mtree_madd2_54_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_54_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split201_c);
    assign u0_m0_wo0_mtree_madd2_54_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split109_b);
    assign u0_m0_wo0_mtree_madd2_54_cma_c0 = $unsigned(u0_m0_wo0_cm109_q);
    assign u0_m0_wo0_mtree_madd2_54_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split201_d);
    assign u0_m0_wo0_mtree_madd2_54_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split105_e);
    assign u0_m0_wo0_mtree_madd2_54_cma_c1 = $unsigned(u0_m0_wo0_cm108_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_54_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_54_cma_ena2, u0_m0_wo0_mtree_madd2_54_cma_ena1, u0_m0_wo0_mtree_madd2_54_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_54_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_54_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_54_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_54_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_54_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_54_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_54_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_54_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_54_cma_s0), .xout(u0_m0_wo0_mtree_madd2_54_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_54_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_54_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_27_BitSelect_for_a_tessel0_0(BITSELECT,2409)@17
    assign u0_m0_wo0_mtree_add0_27_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_54_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_27_p1_of_2(ADD,1596)@17 + 1
    assign u0_m0_wo0_mtree_add0_27_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_27_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_27_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_27_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_27_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_27_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_27_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_27_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_27_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_27_p1_of_2_q = u0_m0_wo0_mtree_add0_27_p1_of_2_o[19:0];

    // u0_m0_wo0_dec106(LOOKUP,743)@10 + 1
    assign u0_m0_wo0_dec106_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec106_q <= $unsigned(1'b0);
            u0_m0_wo0_dec106_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111111010 : begin
                                         u0_m0_wo0_dec106_q <= 1'b0;
                                         u0_m0_wo0_dec106_e <= u0_m0_wo0_dec106_c;
                                     end
                14'b00001010010110 : begin
                                         u0_m0_wo0_dec106_q <= 1'b1;
                                         u0_m0_wo0_dec106_e <= u0_m0_wo0_dec106_c;
                                     end
                default : begin
                              u0_m0_wo0_dec106_q <= 1'b0;
                              u0_m0_wo0_dec106_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm106(DUALMEM,745)@10 + 2
    assign u0_m0_wo0_cm106_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm106_aa = u0_m0_wo0_dec106_q;
    assign u0_m0_wo0_cm106_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm106_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm106.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm106_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm106_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm106_aa),
        .data_a(u0_m0_wo0_cm106_ia),
        .wren_a(u0_m0_wo0_dec106_e[0]),
        .address_b(u0_m0_wo0_cm106_ab),
        .q_b(u0_m0_wo0_cm106_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm106_q = u0_m0_wo0_cm106_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr205_notEnable(LOGICAL,3657)@12
    assign u0_m0_wo0_wi0_r0_delayr205_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr205_nor(LOGICAL,3658)@12
    assign u0_m0_wo0_wi0_r0_delayr205_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr205_notEnable_q | u0_m0_wo0_wi0_r0_delayr205_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr205_mem_last(CONSTANT,3654)
    assign u0_m0_wo0_wi0_r0_delayr205_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr205_cmp(LOGICAL,3655)@12
    assign u0_m0_wo0_wi0_r0_delayr205_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr205_mem_last_q == u0_m0_wo0_wi0_r0_delayr205_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr205_cmpReg(REG,3656)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr205_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr205_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr205_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr205_sticky_ena(REG,3659)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr205_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr205_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr205_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr205_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr205_enaAnd(LOGICAL,3660)@12
    assign u0_m0_wo0_wi0_r0_delayr205_enaAnd_q = u0_m0_wo0_wi0_r0_delayr205_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr205_rdcnt(COUNTER,3651)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr205_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr205_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr205_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr205_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr205_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr205_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr205_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr205_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr205_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr205_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr205_rdcnt_q = u0_m0_wo0_wi0_r0_delayr205_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr205_rdmux(MUX,3652)@12
    assign u0_m0_wo0_wi0_r0_delayr205_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr205_rdmux_s or u0_m0_wo0_wi0_r0_delayr205_wraddr_q or u0_m0_wo0_wi0_r0_delayr205_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr205_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr205_rdmux_q = u0_m0_wo0_wi0_r0_delayr205_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr205_rdmux_q = u0_m0_wo0_wi0_r0_delayr205_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr205_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join205(BITJOIN,184)@12
    assign u0_m0_wo0_wi0_r0_join205_q = {u0_m0_wo0_wi0_r0_split205_d, u0_m0_wo0_wi0_r0_split205_c, u0_m0_wo0_wi0_r0_split205_b, u0_m0_wo0_wi0_r0_split201_e};

    // u0_m0_wo0_wi0_r0_delayr205_wraddr(REG,3653)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr205_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr205_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr205_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr205_mem(DUALMEM,3650)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr205_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join205_q);
    assign u0_m0_wo0_wi0_r0_delayr205_mem_aa = u0_m0_wo0_wi0_r0_delayr205_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr205_mem_ab = u0_m0_wo0_wi0_r0_delayr205_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr205_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr205_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr205_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr205_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr205_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr205_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr205_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr205_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr205_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr205_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr205_mem_q = u0_m0_wo0_wi0_r0_delayr205_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split205(BITSELECT,185)@12
    assign u0_m0_wo0_wi0_r0_split205_b = $unsigned(u0_m0_wo0_wi0_r0_delayr205_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split205_c = $unsigned(u0_m0_wo0_wi0_r0_delayr205_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split205_d = $unsigned(u0_m0_wo0_wi0_r0_delayr205_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split205_e = $unsigned(u0_m0_wo0_wi0_r0_delayr205_mem_q[63:48]);

    // u0_m0_wo0_dec107(LOOKUP,746)@10 + 1
    assign u0_m0_wo0_dec107_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec107_q <= $unsigned(1'b0);
            u0_m0_wo0_dec107_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111111011 : begin
                                         u0_m0_wo0_dec107_q <= 1'b0;
                                         u0_m0_wo0_dec107_e <= u0_m0_wo0_dec107_c;
                                     end
                14'b00001010010111 : begin
                                         u0_m0_wo0_dec107_q <= 1'b1;
                                         u0_m0_wo0_dec107_e <= u0_m0_wo0_dec107_c;
                                     end
                default : begin
                              u0_m0_wo0_dec107_q <= 1'b0;
                              u0_m0_wo0_dec107_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm107(DUALMEM,748)@10 + 2
    assign u0_m0_wo0_cm107_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm107_aa = u0_m0_wo0_dec107_q;
    assign u0_m0_wo0_cm107_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm107_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm107.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm107_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm107_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm107_aa),
        .data_a(u0_m0_wo0_cm107_ia),
        .wren_a(u0_m0_wo0_dec107_e[0]),
        .address_b(u0_m0_wo0_cm107_ab),
        .q_b(u0_m0_wo0_cm107_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm107_q = u0_m0_wo0_cm107_iq[15:0];

    // u0_m0_wo0_mtree_madd2_53_cma(CHAINMULTADD,1237)@12 + 5
    assign u0_m0_wo0_mtree_madd2_53_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_53_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_53_cma_ena1 = u0_m0_wo0_mtree_madd2_53_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_53_cma_ena2 = u0_m0_wo0_mtree_madd2_53_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_53_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split201_e);
    assign u0_m0_wo0_mtree_madd2_53_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split105_d);
    assign u0_m0_wo0_mtree_madd2_53_cma_c0 = $unsigned(u0_m0_wo0_cm107_q);
    assign u0_m0_wo0_mtree_madd2_53_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split205_b);
    assign u0_m0_wo0_mtree_madd2_53_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split105_c);
    assign u0_m0_wo0_mtree_madd2_53_cma_c1 = $unsigned(u0_m0_wo0_cm106_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_53_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_53_cma_ena2, u0_m0_wo0_mtree_madd2_53_cma_ena1, u0_m0_wo0_mtree_madd2_53_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_53_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_53_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_53_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_53_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_53_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_53_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_53_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_53_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_53_cma_s0), .xout(u0_m0_wo0_mtree_madd2_53_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_53_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_53_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_26_BitSelect_for_b_tessel0_0(BITSELECT,2404)@17
    assign u0_m0_wo0_mtree_add0_26_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_53_cma_q[19:0]);

    // u0_m0_wo0_dec104(LOOKUP,737)@10 + 1
    assign u0_m0_wo0_dec104_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec104_q <= $unsigned(1'b0);
            u0_m0_wo0_dec104_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111111000 : begin
                                         u0_m0_wo0_dec104_q <= 1'b0;
                                         u0_m0_wo0_dec104_e <= u0_m0_wo0_dec104_c;
                                     end
                14'b00001010010100 : begin
                                         u0_m0_wo0_dec104_q <= 1'b1;
                                         u0_m0_wo0_dec104_e <= u0_m0_wo0_dec104_c;
                                     end
                default : begin
                              u0_m0_wo0_dec104_q <= 1'b0;
                              u0_m0_wo0_dec104_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm104(DUALMEM,739)@10 + 2
    assign u0_m0_wo0_cm104_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm104_aa = u0_m0_wo0_dec104_q;
    assign u0_m0_wo0_cm104_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm104_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm104.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm104_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm104_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm104_aa),
        .data_a(u0_m0_wo0_cm104_ia),
        .wren_a(u0_m0_wo0_dec104_e[0]),
        .address_b(u0_m0_wo0_cm104_ab),
        .q_b(u0_m0_wo0_cm104_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm104_q = u0_m0_wo0_cm104_iq[15:0];

    // u0_m0_wo0_dec105(LOOKUP,740)@10 + 1
    assign u0_m0_wo0_dec105_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec105_q <= $unsigned(1'b0);
            u0_m0_wo0_dec105_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111111001 : begin
                                         u0_m0_wo0_dec105_q <= 1'b0;
                                         u0_m0_wo0_dec105_e <= u0_m0_wo0_dec105_c;
                                     end
                14'b00001010010101 : begin
                                         u0_m0_wo0_dec105_q <= 1'b1;
                                         u0_m0_wo0_dec105_e <= u0_m0_wo0_dec105_c;
                                     end
                default : begin
                              u0_m0_wo0_dec105_q <= 1'b0;
                              u0_m0_wo0_dec105_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm105(DUALMEM,742)@10 + 2
    assign u0_m0_wo0_cm105_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm105_aa = u0_m0_wo0_dec105_q;
    assign u0_m0_wo0_cm105_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm105_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm105.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm105_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm105_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm105_aa),
        .data_a(u0_m0_wo0_cm105_ia),
        .wren_a(u0_m0_wo0_dec105_e[0]),
        .address_b(u0_m0_wo0_cm105_ab),
        .q_b(u0_m0_wo0_cm105_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm105_q = u0_m0_wo0_cm105_iq[15:0];

    // u0_m0_wo0_mtree_madd2_52_cma(CHAINMULTADD,1238)@12 + 5
    assign u0_m0_wo0_mtree_madd2_52_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_52_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_52_cma_ena1 = u0_m0_wo0_mtree_madd2_52_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_52_cma_ena2 = u0_m0_wo0_mtree_madd2_52_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_52_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split205_c);
    assign u0_m0_wo0_mtree_madd2_52_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split105_b);
    assign u0_m0_wo0_mtree_madd2_52_cma_c0 = $unsigned(u0_m0_wo0_cm105_q);
    assign u0_m0_wo0_mtree_madd2_52_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split205_d);
    assign u0_m0_wo0_mtree_madd2_52_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split101_e);
    assign u0_m0_wo0_mtree_madd2_52_cma_c1 = $unsigned(u0_m0_wo0_cm104_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_52_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_52_cma_ena2, u0_m0_wo0_mtree_madd2_52_cma_ena1, u0_m0_wo0_mtree_madd2_52_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_52_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_52_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_52_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_52_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_52_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_52_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_52_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_52_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_52_cma_s0), .xout(u0_m0_wo0_mtree_madd2_52_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_52_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_52_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_26_BitSelect_for_a_tessel0_0(BITSELECT,2399)@17
    assign u0_m0_wo0_mtree_add0_26_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_52_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_26_p1_of_2(ADD,1585)@17 + 1
    assign u0_m0_wo0_mtree_add0_26_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_26_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_26_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_26_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_26_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_26_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_26_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_26_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_26_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_26_p1_of_2_q = u0_m0_wo0_mtree_add0_26_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add1_13_p1_of_2(ADD,1871)@18 + 1
    assign u0_m0_wo0_mtree_add1_13_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_26_p1_of_2_q};
    assign u0_m0_wo0_mtree_add1_13_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_27_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_13_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add1_13_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add1_13_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add1_13_p1_of_2_c[0] = u0_m0_wo0_mtree_add1_13_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add1_13_p1_of_2_q = u0_m0_wo0_mtree_add1_13_p1_of_2_o[19:0];

    // u0_m0_wo0_dec102(LOOKUP,731)@10 + 1
    assign u0_m0_wo0_dec102_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec102_q <= $unsigned(1'b0);
            u0_m0_wo0_dec102_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111110110 : begin
                                         u0_m0_wo0_dec102_q <= 1'b0;
                                         u0_m0_wo0_dec102_e <= u0_m0_wo0_dec102_c;
                                     end
                14'b00001010010010 : begin
                                         u0_m0_wo0_dec102_q <= 1'b1;
                                         u0_m0_wo0_dec102_e <= u0_m0_wo0_dec102_c;
                                     end
                default : begin
                              u0_m0_wo0_dec102_q <= 1'b0;
                              u0_m0_wo0_dec102_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm102(DUALMEM,733)@10 + 2
    assign u0_m0_wo0_cm102_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm102_aa = u0_m0_wo0_dec102_q;
    assign u0_m0_wo0_cm102_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm102_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm102.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm102_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm102_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm102_aa),
        .data_a(u0_m0_wo0_cm102_ia),
        .wren_a(u0_m0_wo0_dec102_e[0]),
        .address_b(u0_m0_wo0_cm102_ab),
        .q_b(u0_m0_wo0_cm102_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm102_q = u0_m0_wo0_cm102_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr209_notEnable(LOGICAL,3668)@12
    assign u0_m0_wo0_wi0_r0_delayr209_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr209_nor(LOGICAL,3669)@12
    assign u0_m0_wo0_wi0_r0_delayr209_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr209_notEnable_q | u0_m0_wo0_wi0_r0_delayr209_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr209_mem_last(CONSTANT,3665)
    assign u0_m0_wo0_wi0_r0_delayr209_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr209_cmp(LOGICAL,3666)@12
    assign u0_m0_wo0_wi0_r0_delayr209_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr209_mem_last_q == u0_m0_wo0_wi0_r0_delayr209_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr209_cmpReg(REG,3667)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr209_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr209_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr209_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr209_sticky_ena(REG,3670)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr209_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr209_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr209_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr209_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr209_enaAnd(LOGICAL,3671)@12
    assign u0_m0_wo0_wi0_r0_delayr209_enaAnd_q = u0_m0_wo0_wi0_r0_delayr209_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr209_rdcnt(COUNTER,3662)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr209_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr209_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr209_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr209_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr209_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr209_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr209_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr209_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr209_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr209_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr209_rdcnt_q = u0_m0_wo0_wi0_r0_delayr209_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr209_rdmux(MUX,3663)@12
    assign u0_m0_wo0_wi0_r0_delayr209_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr209_rdmux_s or u0_m0_wo0_wi0_r0_delayr209_wraddr_q or u0_m0_wo0_wi0_r0_delayr209_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr209_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr209_rdmux_q = u0_m0_wo0_wi0_r0_delayr209_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr209_rdmux_q = u0_m0_wo0_wi0_r0_delayr209_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr209_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join209(BITJOIN,187)@12
    assign u0_m0_wo0_wi0_r0_join209_q = {u0_m0_wo0_wi0_r0_split209_d, u0_m0_wo0_wi0_r0_split209_c, u0_m0_wo0_wi0_r0_split209_b, u0_m0_wo0_wi0_r0_split205_e};

    // u0_m0_wo0_wi0_r0_delayr209_wraddr(REG,3664)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr209_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr209_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr209_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr209_mem(DUALMEM,3661)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr209_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join209_q);
    assign u0_m0_wo0_wi0_r0_delayr209_mem_aa = u0_m0_wo0_wi0_r0_delayr209_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr209_mem_ab = u0_m0_wo0_wi0_r0_delayr209_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr209_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr209_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr209_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr209_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr209_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr209_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr209_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr209_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr209_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr209_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr209_mem_q = u0_m0_wo0_wi0_r0_delayr209_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split209(BITSELECT,188)@12
    assign u0_m0_wo0_wi0_r0_split209_b = $unsigned(u0_m0_wo0_wi0_r0_delayr209_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split209_c = $unsigned(u0_m0_wo0_wi0_r0_delayr209_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split209_d = $unsigned(u0_m0_wo0_wi0_r0_delayr209_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split209_e = $unsigned(u0_m0_wo0_wi0_r0_delayr209_mem_q[63:48]);

    // u0_m0_wo0_dec103(LOOKUP,734)@10 + 1
    assign u0_m0_wo0_dec103_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec103_q <= $unsigned(1'b0);
            u0_m0_wo0_dec103_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111110111 : begin
                                         u0_m0_wo0_dec103_q <= 1'b0;
                                         u0_m0_wo0_dec103_e <= u0_m0_wo0_dec103_c;
                                     end
                14'b00001010010011 : begin
                                         u0_m0_wo0_dec103_q <= 1'b1;
                                         u0_m0_wo0_dec103_e <= u0_m0_wo0_dec103_c;
                                     end
                default : begin
                              u0_m0_wo0_dec103_q <= 1'b0;
                              u0_m0_wo0_dec103_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm103(DUALMEM,736)@10 + 2
    assign u0_m0_wo0_cm103_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm103_aa = u0_m0_wo0_dec103_q;
    assign u0_m0_wo0_cm103_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm103_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm103.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm103_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm103_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm103_aa),
        .data_a(u0_m0_wo0_cm103_ia),
        .wren_a(u0_m0_wo0_dec103_e[0]),
        .address_b(u0_m0_wo0_cm103_ab),
        .q_b(u0_m0_wo0_cm103_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm103_q = u0_m0_wo0_cm103_iq[15:0];

    // u0_m0_wo0_mtree_madd2_51_cma(CHAINMULTADD,1239)@12 + 5
    assign u0_m0_wo0_mtree_madd2_51_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_51_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_51_cma_ena1 = u0_m0_wo0_mtree_madd2_51_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_51_cma_ena2 = u0_m0_wo0_mtree_madd2_51_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_51_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split205_e);
    assign u0_m0_wo0_mtree_madd2_51_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split101_d);
    assign u0_m0_wo0_mtree_madd2_51_cma_c0 = $unsigned(u0_m0_wo0_cm103_q);
    assign u0_m0_wo0_mtree_madd2_51_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split209_b);
    assign u0_m0_wo0_mtree_madd2_51_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split101_c);
    assign u0_m0_wo0_mtree_madd2_51_cma_c1 = $unsigned(u0_m0_wo0_cm102_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_51_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_51_cma_ena2, u0_m0_wo0_mtree_madd2_51_cma_ena1, u0_m0_wo0_mtree_madd2_51_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_51_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_51_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_51_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_51_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_51_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_51_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_51_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_51_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_51_cma_s0), .xout(u0_m0_wo0_mtree_madd2_51_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_51_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_51_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_25_BitSelect_for_b_tessel0_0(BITSELECT,2394)@17
    assign u0_m0_wo0_mtree_add0_25_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_51_cma_q[19:0]);

    // u0_m0_wo0_dec100(LOOKUP,725)@10 + 1
    assign u0_m0_wo0_dec100_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec100_q <= $unsigned(1'b0);
            u0_m0_wo0_dec100_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111110100 : begin
                                         u0_m0_wo0_dec100_q <= 1'b0;
                                         u0_m0_wo0_dec100_e <= u0_m0_wo0_dec100_c;
                                     end
                14'b00001010010000 : begin
                                         u0_m0_wo0_dec100_q <= 1'b1;
                                         u0_m0_wo0_dec100_e <= u0_m0_wo0_dec100_c;
                                     end
                default : begin
                              u0_m0_wo0_dec100_q <= 1'b0;
                              u0_m0_wo0_dec100_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm100(DUALMEM,727)@10 + 2
    assign u0_m0_wo0_cm100_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm100_aa = u0_m0_wo0_dec100_q;
    assign u0_m0_wo0_cm100_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm100_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm100.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm100_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm100_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm100_aa),
        .data_a(u0_m0_wo0_cm100_ia),
        .wren_a(u0_m0_wo0_dec100_e[0]),
        .address_b(u0_m0_wo0_cm100_ab),
        .q_b(u0_m0_wo0_cm100_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm100_q = u0_m0_wo0_cm100_iq[15:0];

    // u0_m0_wo0_dec101(LOOKUP,728)@10 + 1
    assign u0_m0_wo0_dec101_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec101_q <= $unsigned(1'b0);
            u0_m0_wo0_dec101_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111110101 : begin
                                         u0_m0_wo0_dec101_q <= 1'b0;
                                         u0_m0_wo0_dec101_e <= u0_m0_wo0_dec101_c;
                                     end
                14'b00001010010001 : begin
                                         u0_m0_wo0_dec101_q <= 1'b1;
                                         u0_m0_wo0_dec101_e <= u0_m0_wo0_dec101_c;
                                     end
                default : begin
                              u0_m0_wo0_dec101_q <= 1'b0;
                              u0_m0_wo0_dec101_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm101(DUALMEM,730)@10 + 2
    assign u0_m0_wo0_cm101_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm101_aa = u0_m0_wo0_dec101_q;
    assign u0_m0_wo0_cm101_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm101_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm101.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm101_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm101_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm101_aa),
        .data_a(u0_m0_wo0_cm101_ia),
        .wren_a(u0_m0_wo0_dec101_e[0]),
        .address_b(u0_m0_wo0_cm101_ab),
        .q_b(u0_m0_wo0_cm101_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm101_q = u0_m0_wo0_cm101_iq[15:0];

    // u0_m0_wo0_mtree_madd2_50_cma(CHAINMULTADD,1240)@12 + 5
    assign u0_m0_wo0_mtree_madd2_50_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_50_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_50_cma_ena1 = u0_m0_wo0_mtree_madd2_50_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_50_cma_ena2 = u0_m0_wo0_mtree_madd2_50_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_50_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split209_c);
    assign u0_m0_wo0_mtree_madd2_50_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split101_b);
    assign u0_m0_wo0_mtree_madd2_50_cma_c0 = $unsigned(u0_m0_wo0_cm101_q);
    assign u0_m0_wo0_mtree_madd2_50_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split209_d);
    assign u0_m0_wo0_mtree_madd2_50_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split97_e);
    assign u0_m0_wo0_mtree_madd2_50_cma_c1 = $unsigned(u0_m0_wo0_cm100_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_50_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_50_cma_ena2, u0_m0_wo0_mtree_madd2_50_cma_ena1, u0_m0_wo0_mtree_madd2_50_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_50_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_50_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_50_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_50_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_50_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_50_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_50_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_50_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_50_cma_s0), .xout(u0_m0_wo0_mtree_madd2_50_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_50_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_50_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_25_BitSelect_for_a_tessel0_0(BITSELECT,2389)@17
    assign u0_m0_wo0_mtree_add0_25_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_50_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_25_p1_of_2(ADD,1574)@17 + 1
    assign u0_m0_wo0_mtree_add0_25_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_25_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_25_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_25_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_25_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_25_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_25_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_25_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_25_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_25_p1_of_2_q = u0_m0_wo0_mtree_add0_25_p1_of_2_o[19:0];

    // u0_m0_wo0_dec98(LOOKUP,719)@10 + 1
    assign u0_m0_wo0_dec98_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec98_q <= $unsigned(1'b0);
            u0_m0_wo0_dec98_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111110010 : begin
                                         u0_m0_wo0_dec98_q <= 1'b0;
                                         u0_m0_wo0_dec98_e <= u0_m0_wo0_dec98_c;
                                     end
                14'b00001010001110 : begin
                                         u0_m0_wo0_dec98_q <= 1'b1;
                                         u0_m0_wo0_dec98_e <= u0_m0_wo0_dec98_c;
                                     end
                default : begin
                              u0_m0_wo0_dec98_q <= 1'b0;
                              u0_m0_wo0_dec98_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm98(DUALMEM,721)@10 + 2
    assign u0_m0_wo0_cm98_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm98_aa = u0_m0_wo0_dec98_q;
    assign u0_m0_wo0_cm98_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm98_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm98.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm98_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm98_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm98_aa),
        .data_a(u0_m0_wo0_cm98_ia),
        .wren_a(u0_m0_wo0_dec98_e[0]),
        .address_b(u0_m0_wo0_cm98_ab),
        .q_b(u0_m0_wo0_cm98_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm98_q = u0_m0_wo0_cm98_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr213_notEnable(LOGICAL,3679)@12
    assign u0_m0_wo0_wi0_r0_delayr213_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr213_nor(LOGICAL,3680)@12
    assign u0_m0_wo0_wi0_r0_delayr213_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr213_notEnable_q | u0_m0_wo0_wi0_r0_delayr213_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr213_mem_last(CONSTANT,3676)
    assign u0_m0_wo0_wi0_r0_delayr213_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr213_cmp(LOGICAL,3677)@12
    assign u0_m0_wo0_wi0_r0_delayr213_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr213_mem_last_q == u0_m0_wo0_wi0_r0_delayr213_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr213_cmpReg(REG,3678)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr213_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr213_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr213_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr213_sticky_ena(REG,3681)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr213_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr213_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr213_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr213_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr213_enaAnd(LOGICAL,3682)@12
    assign u0_m0_wo0_wi0_r0_delayr213_enaAnd_q = u0_m0_wo0_wi0_r0_delayr213_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr213_rdcnt(COUNTER,3673)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr213_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr213_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr213_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr213_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr213_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr213_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr213_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr213_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr213_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr213_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr213_rdcnt_q = u0_m0_wo0_wi0_r0_delayr213_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr213_rdmux(MUX,3674)@12
    assign u0_m0_wo0_wi0_r0_delayr213_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr213_rdmux_s or u0_m0_wo0_wi0_r0_delayr213_wraddr_q or u0_m0_wo0_wi0_r0_delayr213_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr213_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr213_rdmux_q = u0_m0_wo0_wi0_r0_delayr213_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr213_rdmux_q = u0_m0_wo0_wi0_r0_delayr213_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr213_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join213(BITJOIN,190)@12
    assign u0_m0_wo0_wi0_r0_join213_q = {u0_m0_wo0_wi0_r0_split213_d, u0_m0_wo0_wi0_r0_split213_c, u0_m0_wo0_wi0_r0_split213_b, u0_m0_wo0_wi0_r0_split209_e};

    // u0_m0_wo0_wi0_r0_delayr213_wraddr(REG,3675)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr213_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr213_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr213_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr213_mem(DUALMEM,3672)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr213_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join213_q);
    assign u0_m0_wo0_wi0_r0_delayr213_mem_aa = u0_m0_wo0_wi0_r0_delayr213_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr213_mem_ab = u0_m0_wo0_wi0_r0_delayr213_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr213_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr213_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr213_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr213_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr213_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr213_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr213_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr213_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr213_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr213_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr213_mem_q = u0_m0_wo0_wi0_r0_delayr213_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split213(BITSELECT,191)@12
    assign u0_m0_wo0_wi0_r0_split213_b = $unsigned(u0_m0_wo0_wi0_r0_delayr213_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split213_c = $unsigned(u0_m0_wo0_wi0_r0_delayr213_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split213_d = $unsigned(u0_m0_wo0_wi0_r0_delayr213_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split213_e = $unsigned(u0_m0_wo0_wi0_r0_delayr213_mem_q[63:48]);

    // u0_m0_wo0_dec99(LOOKUP,722)@10 + 1
    assign u0_m0_wo0_dec99_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec99_q <= $unsigned(1'b0);
            u0_m0_wo0_dec99_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111110011 : begin
                                         u0_m0_wo0_dec99_q <= 1'b0;
                                         u0_m0_wo0_dec99_e <= u0_m0_wo0_dec99_c;
                                     end
                14'b00001010001111 : begin
                                         u0_m0_wo0_dec99_q <= 1'b1;
                                         u0_m0_wo0_dec99_e <= u0_m0_wo0_dec99_c;
                                     end
                default : begin
                              u0_m0_wo0_dec99_q <= 1'b0;
                              u0_m0_wo0_dec99_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm99(DUALMEM,724)@10 + 2
    assign u0_m0_wo0_cm99_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm99_aa = u0_m0_wo0_dec99_q;
    assign u0_m0_wo0_cm99_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm99_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm99.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm99_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm99_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm99_aa),
        .data_a(u0_m0_wo0_cm99_ia),
        .wren_a(u0_m0_wo0_dec99_e[0]),
        .address_b(u0_m0_wo0_cm99_ab),
        .q_b(u0_m0_wo0_cm99_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm99_q = u0_m0_wo0_cm99_iq[15:0];

    // u0_m0_wo0_mtree_madd2_49_cma(CHAINMULTADD,1241)@12 + 5
    assign u0_m0_wo0_mtree_madd2_49_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_49_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_49_cma_ena1 = u0_m0_wo0_mtree_madd2_49_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_49_cma_ena2 = u0_m0_wo0_mtree_madd2_49_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_49_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split209_e);
    assign u0_m0_wo0_mtree_madd2_49_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split97_d);
    assign u0_m0_wo0_mtree_madd2_49_cma_c0 = $unsigned(u0_m0_wo0_cm99_q);
    assign u0_m0_wo0_mtree_madd2_49_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split213_b);
    assign u0_m0_wo0_mtree_madd2_49_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split97_c);
    assign u0_m0_wo0_mtree_madd2_49_cma_c1 = $unsigned(u0_m0_wo0_cm98_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_49_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_49_cma_ena2, u0_m0_wo0_mtree_madd2_49_cma_ena1, u0_m0_wo0_mtree_madd2_49_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_49_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_49_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_49_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_49_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_49_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_49_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_49_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_49_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_49_cma_s0), .xout(u0_m0_wo0_mtree_madd2_49_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_49_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_49_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_24_BitSelect_for_b_tessel0_0(BITSELECT,2384)@17
    assign u0_m0_wo0_mtree_add0_24_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_49_cma_q[19:0]);

    // u0_m0_wo0_dec96(LOOKUP,713)@10 + 1
    assign u0_m0_wo0_dec96_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec96_q <= $unsigned(1'b0);
            u0_m0_wo0_dec96_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111110000 : begin
                                         u0_m0_wo0_dec96_q <= 1'b0;
                                         u0_m0_wo0_dec96_e <= u0_m0_wo0_dec96_c;
                                     end
                14'b00001010001100 : begin
                                         u0_m0_wo0_dec96_q <= 1'b1;
                                         u0_m0_wo0_dec96_e <= u0_m0_wo0_dec96_c;
                                     end
                default : begin
                              u0_m0_wo0_dec96_q <= 1'b0;
                              u0_m0_wo0_dec96_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm96(DUALMEM,715)@10 + 2
    assign u0_m0_wo0_cm96_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm96_aa = u0_m0_wo0_dec96_q;
    assign u0_m0_wo0_cm96_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm96_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm96.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm96_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm96_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm96_aa),
        .data_a(u0_m0_wo0_cm96_ia),
        .wren_a(u0_m0_wo0_dec96_e[0]),
        .address_b(u0_m0_wo0_cm96_ab),
        .q_b(u0_m0_wo0_cm96_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm96_q = u0_m0_wo0_cm96_iq[15:0];

    // u0_m0_wo0_dec97(LOOKUP,716)@10 + 1
    assign u0_m0_wo0_dec97_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec97_q <= $unsigned(1'b0);
            u0_m0_wo0_dec97_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111110001 : begin
                                         u0_m0_wo0_dec97_q <= 1'b0;
                                         u0_m0_wo0_dec97_e <= u0_m0_wo0_dec97_c;
                                     end
                14'b00001010001101 : begin
                                         u0_m0_wo0_dec97_q <= 1'b1;
                                         u0_m0_wo0_dec97_e <= u0_m0_wo0_dec97_c;
                                     end
                default : begin
                              u0_m0_wo0_dec97_q <= 1'b0;
                              u0_m0_wo0_dec97_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm97(DUALMEM,718)@10 + 2
    assign u0_m0_wo0_cm97_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm97_aa = u0_m0_wo0_dec97_q;
    assign u0_m0_wo0_cm97_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm97_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm97.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm97_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm97_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm97_aa),
        .data_a(u0_m0_wo0_cm97_ia),
        .wren_a(u0_m0_wo0_dec97_e[0]),
        .address_b(u0_m0_wo0_cm97_ab),
        .q_b(u0_m0_wo0_cm97_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm97_q = u0_m0_wo0_cm97_iq[15:0];

    // u0_m0_wo0_mtree_madd2_48_cma(CHAINMULTADD,1242)@12 + 5
    assign u0_m0_wo0_mtree_madd2_48_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_48_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_48_cma_ena1 = u0_m0_wo0_mtree_madd2_48_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_48_cma_ena2 = u0_m0_wo0_mtree_madd2_48_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_48_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split213_c);
    assign u0_m0_wo0_mtree_madd2_48_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split97_b);
    assign u0_m0_wo0_mtree_madd2_48_cma_c0 = $unsigned(u0_m0_wo0_cm97_q);
    assign u0_m0_wo0_mtree_madd2_48_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split213_d);
    assign u0_m0_wo0_mtree_madd2_48_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split93_e);
    assign u0_m0_wo0_mtree_madd2_48_cma_c1 = $unsigned(u0_m0_wo0_cm96_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_48_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_48_cma_ena2, u0_m0_wo0_mtree_madd2_48_cma_ena1, u0_m0_wo0_mtree_madd2_48_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_48_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_48_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_48_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_48_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_48_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_48_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_48_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_48_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_48_cma_s0), .xout(u0_m0_wo0_mtree_madd2_48_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_48_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_48_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_24_BitSelect_for_a_tessel0_0(BITSELECT,2379)@17
    assign u0_m0_wo0_mtree_add0_24_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_48_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_24_p1_of_2(ADD,1563)@17 + 1
    assign u0_m0_wo0_mtree_add0_24_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_24_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_24_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_24_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_24_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_24_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_24_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_24_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_24_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_24_p1_of_2_q = u0_m0_wo0_mtree_add0_24_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add1_12_p1_of_2(ADD,1860)@18 + 1
    assign u0_m0_wo0_mtree_add1_12_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_24_p1_of_2_q};
    assign u0_m0_wo0_mtree_add1_12_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_25_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_12_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add1_12_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add1_12_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add1_12_p1_of_2_c[0] = u0_m0_wo0_mtree_add1_12_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add1_12_p1_of_2_q = u0_m0_wo0_mtree_add1_12_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add2_6_p1_of_2(ADD,2003)@19 + 1
    assign u0_m0_wo0_mtree_add2_6_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add1_12_p1_of_2_q};
    assign u0_m0_wo0_mtree_add2_6_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add1_13_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add2_6_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add2_6_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add2_6_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add2_6_p1_of_2_c[0] = u0_m0_wo0_mtree_add2_6_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add2_6_p1_of_2_q = u0_m0_wo0_mtree_add2_6_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add3_3_p1_of_2(ADD,2080)@20 + 1
    assign u0_m0_wo0_mtree_add3_3_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add2_6_p1_of_2_q};
    assign u0_m0_wo0_mtree_add3_3_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add2_7_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add3_3_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add3_3_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add3_3_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add3_3_p1_of_2_c[0] = u0_m0_wo0_mtree_add3_3_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add3_3_p1_of_2_q = u0_m0_wo0_mtree_add3_3_p1_of_2_o[19:0];

    // u0_m0_wo0_dec94(LOOKUP,707)@10 + 1
    assign u0_m0_wo0_dec94_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec94_q <= $unsigned(1'b0);
            u0_m0_wo0_dec94_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111101110 : begin
                                         u0_m0_wo0_dec94_q <= 1'b0;
                                         u0_m0_wo0_dec94_e <= u0_m0_wo0_dec94_c;
                                     end
                14'b00001010001010 : begin
                                         u0_m0_wo0_dec94_q <= 1'b1;
                                         u0_m0_wo0_dec94_e <= u0_m0_wo0_dec94_c;
                                     end
                default : begin
                              u0_m0_wo0_dec94_q <= 1'b0;
                              u0_m0_wo0_dec94_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm94(DUALMEM,709)@10 + 2
    assign u0_m0_wo0_cm94_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm94_aa = u0_m0_wo0_dec94_q;
    assign u0_m0_wo0_cm94_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm94_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm94.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm94_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm94_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm94_aa),
        .data_a(u0_m0_wo0_cm94_ia),
        .wren_a(u0_m0_wo0_dec94_e[0]),
        .address_b(u0_m0_wo0_cm94_ab),
        .q_b(u0_m0_wo0_cm94_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm94_q = u0_m0_wo0_cm94_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr217_notEnable(LOGICAL,3690)@12
    assign u0_m0_wo0_wi0_r0_delayr217_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr217_nor(LOGICAL,3691)@12
    assign u0_m0_wo0_wi0_r0_delayr217_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr217_notEnable_q | u0_m0_wo0_wi0_r0_delayr217_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr217_mem_last(CONSTANT,3687)
    assign u0_m0_wo0_wi0_r0_delayr217_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr217_cmp(LOGICAL,3688)@12
    assign u0_m0_wo0_wi0_r0_delayr217_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr217_mem_last_q == u0_m0_wo0_wi0_r0_delayr217_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr217_cmpReg(REG,3689)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr217_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr217_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr217_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr217_sticky_ena(REG,3692)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr217_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr217_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr217_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr217_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr217_enaAnd(LOGICAL,3693)@12
    assign u0_m0_wo0_wi0_r0_delayr217_enaAnd_q = u0_m0_wo0_wi0_r0_delayr217_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr217_rdcnt(COUNTER,3684)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr217_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr217_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr217_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr217_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr217_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr217_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr217_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr217_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr217_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr217_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr217_rdcnt_q = u0_m0_wo0_wi0_r0_delayr217_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr217_rdmux(MUX,3685)@12
    assign u0_m0_wo0_wi0_r0_delayr217_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr217_rdmux_s or u0_m0_wo0_wi0_r0_delayr217_wraddr_q or u0_m0_wo0_wi0_r0_delayr217_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr217_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr217_rdmux_q = u0_m0_wo0_wi0_r0_delayr217_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr217_rdmux_q = u0_m0_wo0_wi0_r0_delayr217_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr217_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join217(BITJOIN,193)@12
    assign u0_m0_wo0_wi0_r0_join217_q = {u0_m0_wo0_wi0_r0_split217_d, u0_m0_wo0_wi0_r0_split217_c, u0_m0_wo0_wi0_r0_split217_b, u0_m0_wo0_wi0_r0_split213_e};

    // u0_m0_wo0_wi0_r0_delayr217_wraddr(REG,3686)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr217_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr217_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr217_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr217_mem(DUALMEM,3683)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr217_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join217_q);
    assign u0_m0_wo0_wi0_r0_delayr217_mem_aa = u0_m0_wo0_wi0_r0_delayr217_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr217_mem_ab = u0_m0_wo0_wi0_r0_delayr217_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr217_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr217_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr217_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr217_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr217_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr217_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr217_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr217_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr217_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr217_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr217_mem_q = u0_m0_wo0_wi0_r0_delayr217_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split217(BITSELECT,194)@12
    assign u0_m0_wo0_wi0_r0_split217_b = $unsigned(u0_m0_wo0_wi0_r0_delayr217_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split217_c = $unsigned(u0_m0_wo0_wi0_r0_delayr217_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split217_d = $unsigned(u0_m0_wo0_wi0_r0_delayr217_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split217_e = $unsigned(u0_m0_wo0_wi0_r0_delayr217_mem_q[63:48]);

    // u0_m0_wo0_dec95(LOOKUP,710)@10 + 1
    assign u0_m0_wo0_dec95_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec95_q <= $unsigned(1'b0);
            u0_m0_wo0_dec95_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111101111 : begin
                                         u0_m0_wo0_dec95_q <= 1'b0;
                                         u0_m0_wo0_dec95_e <= u0_m0_wo0_dec95_c;
                                     end
                14'b00001010001011 : begin
                                         u0_m0_wo0_dec95_q <= 1'b1;
                                         u0_m0_wo0_dec95_e <= u0_m0_wo0_dec95_c;
                                     end
                default : begin
                              u0_m0_wo0_dec95_q <= 1'b0;
                              u0_m0_wo0_dec95_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm95(DUALMEM,712)@10 + 2
    assign u0_m0_wo0_cm95_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm95_aa = u0_m0_wo0_dec95_q;
    assign u0_m0_wo0_cm95_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm95_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm95.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm95_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm95_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm95_aa),
        .data_a(u0_m0_wo0_cm95_ia),
        .wren_a(u0_m0_wo0_dec95_e[0]),
        .address_b(u0_m0_wo0_cm95_ab),
        .q_b(u0_m0_wo0_cm95_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm95_q = u0_m0_wo0_cm95_iq[15:0];

    // u0_m0_wo0_mtree_madd2_47_cma(CHAINMULTADD,1243)@12 + 5
    assign u0_m0_wo0_mtree_madd2_47_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_47_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_47_cma_ena1 = u0_m0_wo0_mtree_madd2_47_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_47_cma_ena2 = u0_m0_wo0_mtree_madd2_47_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_47_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split213_e);
    assign u0_m0_wo0_mtree_madd2_47_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split93_d);
    assign u0_m0_wo0_mtree_madd2_47_cma_c0 = $unsigned(u0_m0_wo0_cm95_q);
    assign u0_m0_wo0_mtree_madd2_47_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split217_b);
    assign u0_m0_wo0_mtree_madd2_47_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split93_c);
    assign u0_m0_wo0_mtree_madd2_47_cma_c1 = $unsigned(u0_m0_wo0_cm94_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_47_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_47_cma_ena2, u0_m0_wo0_mtree_madd2_47_cma_ena1, u0_m0_wo0_mtree_madd2_47_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_47_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_47_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_47_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_47_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_47_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_47_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_47_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_47_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_47_cma_s0), .xout(u0_m0_wo0_mtree_madd2_47_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_47_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_47_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_23_BitSelect_for_b_tessel0_0(BITSELECT,2374)@17
    assign u0_m0_wo0_mtree_add0_23_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_47_cma_q[19:0]);

    // u0_m0_wo0_dec92(LOOKUP,701)@10 + 1
    assign u0_m0_wo0_dec92_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec92_q <= $unsigned(1'b0);
            u0_m0_wo0_dec92_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111101100 : begin
                                         u0_m0_wo0_dec92_q <= 1'b0;
                                         u0_m0_wo0_dec92_e <= u0_m0_wo0_dec92_c;
                                     end
                14'b00001010001000 : begin
                                         u0_m0_wo0_dec92_q <= 1'b1;
                                         u0_m0_wo0_dec92_e <= u0_m0_wo0_dec92_c;
                                     end
                default : begin
                              u0_m0_wo0_dec92_q <= 1'b0;
                              u0_m0_wo0_dec92_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm92(DUALMEM,703)@10 + 2
    assign u0_m0_wo0_cm92_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm92_aa = u0_m0_wo0_dec92_q;
    assign u0_m0_wo0_cm92_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm92_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm92.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm92_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm92_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm92_aa),
        .data_a(u0_m0_wo0_cm92_ia),
        .wren_a(u0_m0_wo0_dec92_e[0]),
        .address_b(u0_m0_wo0_cm92_ab),
        .q_b(u0_m0_wo0_cm92_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm92_q = u0_m0_wo0_cm92_iq[15:0];

    // u0_m0_wo0_dec93(LOOKUP,704)@10 + 1
    assign u0_m0_wo0_dec93_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec93_q <= $unsigned(1'b0);
            u0_m0_wo0_dec93_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111101101 : begin
                                         u0_m0_wo0_dec93_q <= 1'b0;
                                         u0_m0_wo0_dec93_e <= u0_m0_wo0_dec93_c;
                                     end
                14'b00001010001001 : begin
                                         u0_m0_wo0_dec93_q <= 1'b1;
                                         u0_m0_wo0_dec93_e <= u0_m0_wo0_dec93_c;
                                     end
                default : begin
                              u0_m0_wo0_dec93_q <= 1'b0;
                              u0_m0_wo0_dec93_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm93(DUALMEM,706)@10 + 2
    assign u0_m0_wo0_cm93_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm93_aa = u0_m0_wo0_dec93_q;
    assign u0_m0_wo0_cm93_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm93_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm93.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm93_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm93_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm93_aa),
        .data_a(u0_m0_wo0_cm93_ia),
        .wren_a(u0_m0_wo0_dec93_e[0]),
        .address_b(u0_m0_wo0_cm93_ab),
        .q_b(u0_m0_wo0_cm93_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm93_q = u0_m0_wo0_cm93_iq[15:0];

    // u0_m0_wo0_mtree_madd2_46_cma(CHAINMULTADD,1244)@12 + 5
    assign u0_m0_wo0_mtree_madd2_46_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_46_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_46_cma_ena1 = u0_m0_wo0_mtree_madd2_46_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_46_cma_ena2 = u0_m0_wo0_mtree_madd2_46_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_46_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split217_c);
    assign u0_m0_wo0_mtree_madd2_46_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split93_b);
    assign u0_m0_wo0_mtree_madd2_46_cma_c0 = $unsigned(u0_m0_wo0_cm93_q);
    assign u0_m0_wo0_mtree_madd2_46_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split217_d);
    assign u0_m0_wo0_mtree_madd2_46_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split89_e);
    assign u0_m0_wo0_mtree_madd2_46_cma_c1 = $unsigned(u0_m0_wo0_cm92_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_46_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_46_cma_ena2, u0_m0_wo0_mtree_madd2_46_cma_ena1, u0_m0_wo0_mtree_madd2_46_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_46_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_46_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_46_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_46_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_46_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_46_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_46_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_46_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_46_cma_s0), .xout(u0_m0_wo0_mtree_madd2_46_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_46_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_46_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_23_BitSelect_for_a_tessel0_0(BITSELECT,2369)@17
    assign u0_m0_wo0_mtree_add0_23_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_46_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_23_p1_of_2(ADD,1552)@17 + 1
    assign u0_m0_wo0_mtree_add0_23_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_23_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_23_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_23_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_23_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_23_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_23_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_23_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_23_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_23_p1_of_2_q = u0_m0_wo0_mtree_add0_23_p1_of_2_o[19:0];

    // u0_m0_wo0_dec90(LOOKUP,695)@10 + 1
    assign u0_m0_wo0_dec90_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec90_q <= $unsigned(1'b0);
            u0_m0_wo0_dec90_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111101010 : begin
                                         u0_m0_wo0_dec90_q <= 1'b0;
                                         u0_m0_wo0_dec90_e <= u0_m0_wo0_dec90_c;
                                     end
                14'b00001010000110 : begin
                                         u0_m0_wo0_dec90_q <= 1'b1;
                                         u0_m0_wo0_dec90_e <= u0_m0_wo0_dec90_c;
                                     end
                default : begin
                              u0_m0_wo0_dec90_q <= 1'b0;
                              u0_m0_wo0_dec90_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm90(DUALMEM,697)@10 + 2
    assign u0_m0_wo0_cm90_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm90_aa = u0_m0_wo0_dec90_q;
    assign u0_m0_wo0_cm90_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm90_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm90.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm90_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm90_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm90_aa),
        .data_a(u0_m0_wo0_cm90_ia),
        .wren_a(u0_m0_wo0_dec90_e[0]),
        .address_b(u0_m0_wo0_cm90_ab),
        .q_b(u0_m0_wo0_cm90_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm90_q = u0_m0_wo0_cm90_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr221_notEnable(LOGICAL,3701)@12
    assign u0_m0_wo0_wi0_r0_delayr221_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr221_nor(LOGICAL,3702)@12
    assign u0_m0_wo0_wi0_r0_delayr221_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr221_notEnable_q | u0_m0_wo0_wi0_r0_delayr221_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr221_mem_last(CONSTANT,3698)
    assign u0_m0_wo0_wi0_r0_delayr221_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr221_cmp(LOGICAL,3699)@12
    assign u0_m0_wo0_wi0_r0_delayr221_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr221_mem_last_q == u0_m0_wo0_wi0_r0_delayr221_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr221_cmpReg(REG,3700)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr221_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr221_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr221_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr221_sticky_ena(REG,3703)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr221_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr221_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr221_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr221_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr221_enaAnd(LOGICAL,3704)@12
    assign u0_m0_wo0_wi0_r0_delayr221_enaAnd_q = u0_m0_wo0_wi0_r0_delayr221_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr221_rdcnt(COUNTER,3695)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr221_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr221_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr221_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr221_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr221_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr221_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr221_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr221_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr221_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr221_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr221_rdcnt_q = u0_m0_wo0_wi0_r0_delayr221_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr221_rdmux(MUX,3696)@12
    assign u0_m0_wo0_wi0_r0_delayr221_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr221_rdmux_s or u0_m0_wo0_wi0_r0_delayr221_wraddr_q or u0_m0_wo0_wi0_r0_delayr221_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr221_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr221_rdmux_q = u0_m0_wo0_wi0_r0_delayr221_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr221_rdmux_q = u0_m0_wo0_wi0_r0_delayr221_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr221_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join221(BITJOIN,196)@12
    assign u0_m0_wo0_wi0_r0_join221_q = {u0_m0_wo0_wi0_r0_split221_d, u0_m0_wo0_wi0_r0_split221_c, u0_m0_wo0_wi0_r0_split221_b, u0_m0_wo0_wi0_r0_split217_e};

    // u0_m0_wo0_wi0_r0_delayr221_wraddr(REG,3697)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr221_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr221_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr221_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr221_mem(DUALMEM,3694)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr221_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join221_q);
    assign u0_m0_wo0_wi0_r0_delayr221_mem_aa = u0_m0_wo0_wi0_r0_delayr221_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr221_mem_ab = u0_m0_wo0_wi0_r0_delayr221_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr221_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr221_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr221_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr221_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr221_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr221_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr221_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr221_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr221_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr221_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr221_mem_q = u0_m0_wo0_wi0_r0_delayr221_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split221(BITSELECT,197)@12
    assign u0_m0_wo0_wi0_r0_split221_b = $unsigned(u0_m0_wo0_wi0_r0_delayr221_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split221_c = $unsigned(u0_m0_wo0_wi0_r0_delayr221_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split221_d = $unsigned(u0_m0_wo0_wi0_r0_delayr221_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split221_e = $unsigned(u0_m0_wo0_wi0_r0_delayr221_mem_q[63:48]);

    // u0_m0_wo0_dec91(LOOKUP,698)@10 + 1
    assign u0_m0_wo0_dec91_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec91_q <= $unsigned(1'b0);
            u0_m0_wo0_dec91_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111101011 : begin
                                         u0_m0_wo0_dec91_q <= 1'b0;
                                         u0_m0_wo0_dec91_e <= u0_m0_wo0_dec91_c;
                                     end
                14'b00001010000111 : begin
                                         u0_m0_wo0_dec91_q <= 1'b1;
                                         u0_m0_wo0_dec91_e <= u0_m0_wo0_dec91_c;
                                     end
                default : begin
                              u0_m0_wo0_dec91_q <= 1'b0;
                              u0_m0_wo0_dec91_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm91(DUALMEM,700)@10 + 2
    assign u0_m0_wo0_cm91_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm91_aa = u0_m0_wo0_dec91_q;
    assign u0_m0_wo0_cm91_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm91_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm91.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm91_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm91_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm91_aa),
        .data_a(u0_m0_wo0_cm91_ia),
        .wren_a(u0_m0_wo0_dec91_e[0]),
        .address_b(u0_m0_wo0_cm91_ab),
        .q_b(u0_m0_wo0_cm91_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm91_q = u0_m0_wo0_cm91_iq[15:0];

    // u0_m0_wo0_mtree_madd2_45_cma(CHAINMULTADD,1245)@12 + 5
    assign u0_m0_wo0_mtree_madd2_45_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_45_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_45_cma_ena1 = u0_m0_wo0_mtree_madd2_45_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_45_cma_ena2 = u0_m0_wo0_mtree_madd2_45_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_45_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split217_e);
    assign u0_m0_wo0_mtree_madd2_45_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split89_d);
    assign u0_m0_wo0_mtree_madd2_45_cma_c0 = $unsigned(u0_m0_wo0_cm91_q);
    assign u0_m0_wo0_mtree_madd2_45_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split221_b);
    assign u0_m0_wo0_mtree_madd2_45_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split89_c);
    assign u0_m0_wo0_mtree_madd2_45_cma_c1 = $unsigned(u0_m0_wo0_cm90_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_45_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_45_cma_ena2, u0_m0_wo0_mtree_madd2_45_cma_ena1, u0_m0_wo0_mtree_madd2_45_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_45_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_45_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_45_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_45_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_45_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_45_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_45_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_45_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_45_cma_s0), .xout(u0_m0_wo0_mtree_madd2_45_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_45_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_45_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_22_BitSelect_for_b_tessel0_0(BITSELECT,2364)@17
    assign u0_m0_wo0_mtree_add0_22_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_45_cma_q[19:0]);

    // u0_m0_wo0_dec88(LOOKUP,689)@10 + 1
    assign u0_m0_wo0_dec88_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec88_q <= $unsigned(1'b0);
            u0_m0_wo0_dec88_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111101000 : begin
                                         u0_m0_wo0_dec88_q <= 1'b0;
                                         u0_m0_wo0_dec88_e <= u0_m0_wo0_dec88_c;
                                     end
                14'b00001010000100 : begin
                                         u0_m0_wo0_dec88_q <= 1'b1;
                                         u0_m0_wo0_dec88_e <= u0_m0_wo0_dec88_c;
                                     end
                default : begin
                              u0_m0_wo0_dec88_q <= 1'b0;
                              u0_m0_wo0_dec88_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm88(DUALMEM,691)@10 + 2
    assign u0_m0_wo0_cm88_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm88_aa = u0_m0_wo0_dec88_q;
    assign u0_m0_wo0_cm88_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm88_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm88.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm88_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm88_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm88_aa),
        .data_a(u0_m0_wo0_cm88_ia),
        .wren_a(u0_m0_wo0_dec88_e[0]),
        .address_b(u0_m0_wo0_cm88_ab),
        .q_b(u0_m0_wo0_cm88_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm88_q = u0_m0_wo0_cm88_iq[15:0];

    // u0_m0_wo0_dec89(LOOKUP,692)@10 + 1
    assign u0_m0_wo0_dec89_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec89_q <= $unsigned(1'b0);
            u0_m0_wo0_dec89_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111101001 : begin
                                         u0_m0_wo0_dec89_q <= 1'b0;
                                         u0_m0_wo0_dec89_e <= u0_m0_wo0_dec89_c;
                                     end
                14'b00001010000101 : begin
                                         u0_m0_wo0_dec89_q <= 1'b1;
                                         u0_m0_wo0_dec89_e <= u0_m0_wo0_dec89_c;
                                     end
                default : begin
                              u0_m0_wo0_dec89_q <= 1'b0;
                              u0_m0_wo0_dec89_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm89(DUALMEM,694)@10 + 2
    assign u0_m0_wo0_cm89_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm89_aa = u0_m0_wo0_dec89_q;
    assign u0_m0_wo0_cm89_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm89_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm89.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm89_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm89_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm89_aa),
        .data_a(u0_m0_wo0_cm89_ia),
        .wren_a(u0_m0_wo0_dec89_e[0]),
        .address_b(u0_m0_wo0_cm89_ab),
        .q_b(u0_m0_wo0_cm89_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm89_q = u0_m0_wo0_cm89_iq[15:0];

    // u0_m0_wo0_mtree_madd2_44_cma(CHAINMULTADD,1246)@12 + 5
    assign u0_m0_wo0_mtree_madd2_44_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_44_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_44_cma_ena1 = u0_m0_wo0_mtree_madd2_44_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_44_cma_ena2 = u0_m0_wo0_mtree_madd2_44_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_44_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split221_c);
    assign u0_m0_wo0_mtree_madd2_44_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split89_b);
    assign u0_m0_wo0_mtree_madd2_44_cma_c0 = $unsigned(u0_m0_wo0_cm89_q);
    assign u0_m0_wo0_mtree_madd2_44_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split221_d);
    assign u0_m0_wo0_mtree_madd2_44_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split85_e);
    assign u0_m0_wo0_mtree_madd2_44_cma_c1 = $unsigned(u0_m0_wo0_cm88_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_44_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_44_cma_ena2, u0_m0_wo0_mtree_madd2_44_cma_ena1, u0_m0_wo0_mtree_madd2_44_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_44_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_44_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_44_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_44_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_44_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_44_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_44_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_44_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_44_cma_s0), .xout(u0_m0_wo0_mtree_madd2_44_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_44_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_44_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_22_BitSelect_for_a_tessel0_0(BITSELECT,2359)@17
    assign u0_m0_wo0_mtree_add0_22_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_44_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_22_p1_of_2(ADD,1541)@17 + 1
    assign u0_m0_wo0_mtree_add0_22_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_22_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_22_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_22_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_22_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_22_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_22_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_22_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_22_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_22_p1_of_2_q = u0_m0_wo0_mtree_add0_22_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add1_11_p1_of_2(ADD,1849)@18 + 1
    assign u0_m0_wo0_mtree_add1_11_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_22_p1_of_2_q};
    assign u0_m0_wo0_mtree_add1_11_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_23_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_11_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add1_11_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add1_11_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add1_11_p1_of_2_c[0] = u0_m0_wo0_mtree_add1_11_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add1_11_p1_of_2_q = u0_m0_wo0_mtree_add1_11_p1_of_2_o[19:0];

    // u0_m0_wo0_dec86(LOOKUP,683)@10 + 1
    assign u0_m0_wo0_dec86_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec86_q <= $unsigned(1'b0);
            u0_m0_wo0_dec86_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111100110 : begin
                                         u0_m0_wo0_dec86_q <= 1'b0;
                                         u0_m0_wo0_dec86_e <= u0_m0_wo0_dec86_c;
                                     end
                14'b00001010000010 : begin
                                         u0_m0_wo0_dec86_q <= 1'b1;
                                         u0_m0_wo0_dec86_e <= u0_m0_wo0_dec86_c;
                                     end
                default : begin
                              u0_m0_wo0_dec86_q <= 1'b0;
                              u0_m0_wo0_dec86_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm86(DUALMEM,685)@10 + 2
    assign u0_m0_wo0_cm86_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm86_aa = u0_m0_wo0_dec86_q;
    assign u0_m0_wo0_cm86_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm86_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm86.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm86_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm86_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm86_aa),
        .data_a(u0_m0_wo0_cm86_ia),
        .wren_a(u0_m0_wo0_dec86_e[0]),
        .address_b(u0_m0_wo0_cm86_ab),
        .q_b(u0_m0_wo0_cm86_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm86_q = u0_m0_wo0_cm86_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr225_notEnable(LOGICAL,3712)@12
    assign u0_m0_wo0_wi0_r0_delayr225_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr225_nor(LOGICAL,3713)@12
    assign u0_m0_wo0_wi0_r0_delayr225_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr225_notEnable_q | u0_m0_wo0_wi0_r0_delayr225_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr225_mem_last(CONSTANT,3709)
    assign u0_m0_wo0_wi0_r0_delayr225_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr225_cmp(LOGICAL,3710)@12
    assign u0_m0_wo0_wi0_r0_delayr225_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr225_mem_last_q == u0_m0_wo0_wi0_r0_delayr225_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr225_cmpReg(REG,3711)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr225_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr225_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr225_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr225_sticky_ena(REG,3714)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr225_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr225_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr225_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr225_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr225_enaAnd(LOGICAL,3715)@12
    assign u0_m0_wo0_wi0_r0_delayr225_enaAnd_q = u0_m0_wo0_wi0_r0_delayr225_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr225_rdcnt(COUNTER,3706)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr225_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr225_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr225_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr225_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr225_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr225_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr225_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr225_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr225_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr225_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr225_rdcnt_q = u0_m0_wo0_wi0_r0_delayr225_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr225_rdmux(MUX,3707)@12
    assign u0_m0_wo0_wi0_r0_delayr225_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr225_rdmux_s or u0_m0_wo0_wi0_r0_delayr225_wraddr_q or u0_m0_wo0_wi0_r0_delayr225_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr225_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr225_rdmux_q = u0_m0_wo0_wi0_r0_delayr225_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr225_rdmux_q = u0_m0_wo0_wi0_r0_delayr225_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr225_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join225(BITJOIN,199)@12
    assign u0_m0_wo0_wi0_r0_join225_q = {u0_m0_wo0_wi0_r0_split225_d, u0_m0_wo0_wi0_r0_split225_c, u0_m0_wo0_wi0_r0_split225_b, u0_m0_wo0_wi0_r0_split221_e};

    // u0_m0_wo0_wi0_r0_delayr225_wraddr(REG,3708)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr225_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr225_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr225_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr225_mem(DUALMEM,3705)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr225_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join225_q);
    assign u0_m0_wo0_wi0_r0_delayr225_mem_aa = u0_m0_wo0_wi0_r0_delayr225_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr225_mem_ab = u0_m0_wo0_wi0_r0_delayr225_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr225_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr225_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr225_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr225_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr225_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr225_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr225_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr225_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr225_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr225_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr225_mem_q = u0_m0_wo0_wi0_r0_delayr225_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split225(BITSELECT,200)@12
    assign u0_m0_wo0_wi0_r0_split225_b = $unsigned(u0_m0_wo0_wi0_r0_delayr225_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split225_c = $unsigned(u0_m0_wo0_wi0_r0_delayr225_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split225_d = $unsigned(u0_m0_wo0_wi0_r0_delayr225_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split225_e = $unsigned(u0_m0_wo0_wi0_r0_delayr225_mem_q[63:48]);

    // u0_m0_wo0_dec87(LOOKUP,686)@10 + 1
    assign u0_m0_wo0_dec87_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec87_q <= $unsigned(1'b0);
            u0_m0_wo0_dec87_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111100111 : begin
                                         u0_m0_wo0_dec87_q <= 1'b0;
                                         u0_m0_wo0_dec87_e <= u0_m0_wo0_dec87_c;
                                     end
                14'b00001010000011 : begin
                                         u0_m0_wo0_dec87_q <= 1'b1;
                                         u0_m0_wo0_dec87_e <= u0_m0_wo0_dec87_c;
                                     end
                default : begin
                              u0_m0_wo0_dec87_q <= 1'b0;
                              u0_m0_wo0_dec87_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm87(DUALMEM,688)@10 + 2
    assign u0_m0_wo0_cm87_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm87_aa = u0_m0_wo0_dec87_q;
    assign u0_m0_wo0_cm87_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm87_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm87.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm87_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm87_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm87_aa),
        .data_a(u0_m0_wo0_cm87_ia),
        .wren_a(u0_m0_wo0_dec87_e[0]),
        .address_b(u0_m0_wo0_cm87_ab),
        .q_b(u0_m0_wo0_cm87_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm87_q = u0_m0_wo0_cm87_iq[15:0];

    // u0_m0_wo0_mtree_madd2_43_cma(CHAINMULTADD,1247)@12 + 5
    assign u0_m0_wo0_mtree_madd2_43_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_43_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_43_cma_ena1 = u0_m0_wo0_mtree_madd2_43_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_43_cma_ena2 = u0_m0_wo0_mtree_madd2_43_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_43_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split221_e);
    assign u0_m0_wo0_mtree_madd2_43_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split85_d);
    assign u0_m0_wo0_mtree_madd2_43_cma_c0 = $unsigned(u0_m0_wo0_cm87_q);
    assign u0_m0_wo0_mtree_madd2_43_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split225_b);
    assign u0_m0_wo0_mtree_madd2_43_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split85_c);
    assign u0_m0_wo0_mtree_madd2_43_cma_c1 = $unsigned(u0_m0_wo0_cm86_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_43_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_43_cma_ena2, u0_m0_wo0_mtree_madd2_43_cma_ena1, u0_m0_wo0_mtree_madd2_43_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_43_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_43_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_43_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_43_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_43_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_43_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_43_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_43_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_43_cma_s0), .xout(u0_m0_wo0_mtree_madd2_43_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_43_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_43_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_21_BitSelect_for_b_tessel0_0(BITSELECT,2354)@17
    assign u0_m0_wo0_mtree_add0_21_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_43_cma_q[19:0]);

    // u0_m0_wo0_dec84(LOOKUP,677)@10 + 1
    assign u0_m0_wo0_dec84_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec84_q <= $unsigned(1'b0);
            u0_m0_wo0_dec84_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111100100 : begin
                                         u0_m0_wo0_dec84_q <= 1'b0;
                                         u0_m0_wo0_dec84_e <= u0_m0_wo0_dec84_c;
                                     end
                14'b00001010000000 : begin
                                         u0_m0_wo0_dec84_q <= 1'b1;
                                         u0_m0_wo0_dec84_e <= u0_m0_wo0_dec84_c;
                                     end
                default : begin
                              u0_m0_wo0_dec84_q <= 1'b0;
                              u0_m0_wo0_dec84_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm84(DUALMEM,679)@10 + 2
    assign u0_m0_wo0_cm84_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm84_aa = u0_m0_wo0_dec84_q;
    assign u0_m0_wo0_cm84_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm84_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm84.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm84_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm84_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm84_aa),
        .data_a(u0_m0_wo0_cm84_ia),
        .wren_a(u0_m0_wo0_dec84_e[0]),
        .address_b(u0_m0_wo0_cm84_ab),
        .q_b(u0_m0_wo0_cm84_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm84_q = u0_m0_wo0_cm84_iq[15:0];

    // u0_m0_wo0_dec85(LOOKUP,680)@10 + 1
    assign u0_m0_wo0_dec85_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec85_q <= $unsigned(1'b0);
            u0_m0_wo0_dec85_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111100101 : begin
                                         u0_m0_wo0_dec85_q <= 1'b0;
                                         u0_m0_wo0_dec85_e <= u0_m0_wo0_dec85_c;
                                     end
                14'b00001010000001 : begin
                                         u0_m0_wo0_dec85_q <= 1'b1;
                                         u0_m0_wo0_dec85_e <= u0_m0_wo0_dec85_c;
                                     end
                default : begin
                              u0_m0_wo0_dec85_q <= 1'b0;
                              u0_m0_wo0_dec85_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm85(DUALMEM,682)@10 + 2
    assign u0_m0_wo0_cm85_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm85_aa = u0_m0_wo0_dec85_q;
    assign u0_m0_wo0_cm85_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm85_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm85.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm85_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm85_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm85_aa),
        .data_a(u0_m0_wo0_cm85_ia),
        .wren_a(u0_m0_wo0_dec85_e[0]),
        .address_b(u0_m0_wo0_cm85_ab),
        .q_b(u0_m0_wo0_cm85_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm85_q = u0_m0_wo0_cm85_iq[15:0];

    // u0_m0_wo0_mtree_madd2_42_cma(CHAINMULTADD,1248)@12 + 5
    assign u0_m0_wo0_mtree_madd2_42_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_42_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_42_cma_ena1 = u0_m0_wo0_mtree_madd2_42_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_42_cma_ena2 = u0_m0_wo0_mtree_madd2_42_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_42_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split225_c);
    assign u0_m0_wo0_mtree_madd2_42_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split85_b);
    assign u0_m0_wo0_mtree_madd2_42_cma_c0 = $unsigned(u0_m0_wo0_cm85_q);
    assign u0_m0_wo0_mtree_madd2_42_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split225_d);
    assign u0_m0_wo0_mtree_madd2_42_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split81_e);
    assign u0_m0_wo0_mtree_madd2_42_cma_c1 = $unsigned(u0_m0_wo0_cm84_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_42_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_42_cma_ena2, u0_m0_wo0_mtree_madd2_42_cma_ena1, u0_m0_wo0_mtree_madd2_42_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_42_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_42_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_42_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_42_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_42_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_42_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_42_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_42_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_42_cma_s0), .xout(u0_m0_wo0_mtree_madd2_42_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_42_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_42_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_21_BitSelect_for_a_tessel0_0(BITSELECT,2349)@17
    assign u0_m0_wo0_mtree_add0_21_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_42_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_21_p1_of_2(ADD,1530)@17 + 1
    assign u0_m0_wo0_mtree_add0_21_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_21_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_21_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_21_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_21_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_21_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_21_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_21_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_21_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_21_p1_of_2_q = u0_m0_wo0_mtree_add0_21_p1_of_2_o[19:0];

    // u0_m0_wo0_dec82(LOOKUP,671)@10 + 1
    assign u0_m0_wo0_dec82_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec82_q <= $unsigned(1'b0);
            u0_m0_wo0_dec82_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111100010 : begin
                                         u0_m0_wo0_dec82_q <= 1'b0;
                                         u0_m0_wo0_dec82_e <= u0_m0_wo0_dec82_c;
                                     end
                14'b00001001111110 : begin
                                         u0_m0_wo0_dec82_q <= 1'b1;
                                         u0_m0_wo0_dec82_e <= u0_m0_wo0_dec82_c;
                                     end
                default : begin
                              u0_m0_wo0_dec82_q <= 1'b0;
                              u0_m0_wo0_dec82_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm82(DUALMEM,673)@10 + 2
    assign u0_m0_wo0_cm82_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm82_aa = u0_m0_wo0_dec82_q;
    assign u0_m0_wo0_cm82_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm82_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm82.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm82_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm82_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm82_aa),
        .data_a(u0_m0_wo0_cm82_ia),
        .wren_a(u0_m0_wo0_dec82_e[0]),
        .address_b(u0_m0_wo0_cm82_ab),
        .q_b(u0_m0_wo0_cm82_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm82_q = u0_m0_wo0_cm82_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr229_notEnable(LOGICAL,3723)@12
    assign u0_m0_wo0_wi0_r0_delayr229_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr229_nor(LOGICAL,3724)@12
    assign u0_m0_wo0_wi0_r0_delayr229_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr229_notEnable_q | u0_m0_wo0_wi0_r0_delayr229_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr229_mem_last(CONSTANT,3720)
    assign u0_m0_wo0_wi0_r0_delayr229_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr229_cmp(LOGICAL,3721)@12
    assign u0_m0_wo0_wi0_r0_delayr229_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr229_mem_last_q == u0_m0_wo0_wi0_r0_delayr229_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr229_cmpReg(REG,3722)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr229_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr229_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr229_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr229_sticky_ena(REG,3725)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr229_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr229_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr229_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr229_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr229_enaAnd(LOGICAL,3726)@12
    assign u0_m0_wo0_wi0_r0_delayr229_enaAnd_q = u0_m0_wo0_wi0_r0_delayr229_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr229_rdcnt(COUNTER,3717)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr229_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr229_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr229_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr229_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr229_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr229_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr229_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr229_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr229_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr229_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr229_rdcnt_q = u0_m0_wo0_wi0_r0_delayr229_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr229_rdmux(MUX,3718)@12
    assign u0_m0_wo0_wi0_r0_delayr229_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr229_rdmux_s or u0_m0_wo0_wi0_r0_delayr229_wraddr_q or u0_m0_wo0_wi0_r0_delayr229_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr229_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr229_rdmux_q = u0_m0_wo0_wi0_r0_delayr229_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr229_rdmux_q = u0_m0_wo0_wi0_r0_delayr229_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr229_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join229(BITJOIN,202)@12
    assign u0_m0_wo0_wi0_r0_join229_q = {u0_m0_wo0_wi0_r0_split229_d, u0_m0_wo0_wi0_r0_split229_c, u0_m0_wo0_wi0_r0_split229_b, u0_m0_wo0_wi0_r0_split225_e};

    // u0_m0_wo0_wi0_r0_delayr229_wraddr(REG,3719)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr229_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr229_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr229_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr229_mem(DUALMEM,3716)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr229_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join229_q);
    assign u0_m0_wo0_wi0_r0_delayr229_mem_aa = u0_m0_wo0_wi0_r0_delayr229_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr229_mem_ab = u0_m0_wo0_wi0_r0_delayr229_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr229_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr229_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr229_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr229_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr229_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr229_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr229_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr229_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr229_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr229_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr229_mem_q = u0_m0_wo0_wi0_r0_delayr229_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split229(BITSELECT,203)@12
    assign u0_m0_wo0_wi0_r0_split229_b = $unsigned(u0_m0_wo0_wi0_r0_delayr229_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split229_c = $unsigned(u0_m0_wo0_wi0_r0_delayr229_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split229_d = $unsigned(u0_m0_wo0_wi0_r0_delayr229_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split229_e = $unsigned(u0_m0_wo0_wi0_r0_delayr229_mem_q[63:48]);

    // u0_m0_wo0_dec83(LOOKUP,674)@10 + 1
    assign u0_m0_wo0_dec83_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec83_q <= $unsigned(1'b0);
            u0_m0_wo0_dec83_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111100011 : begin
                                         u0_m0_wo0_dec83_q <= 1'b0;
                                         u0_m0_wo0_dec83_e <= u0_m0_wo0_dec83_c;
                                     end
                14'b00001001111111 : begin
                                         u0_m0_wo0_dec83_q <= 1'b1;
                                         u0_m0_wo0_dec83_e <= u0_m0_wo0_dec83_c;
                                     end
                default : begin
                              u0_m0_wo0_dec83_q <= 1'b0;
                              u0_m0_wo0_dec83_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm83(DUALMEM,676)@10 + 2
    assign u0_m0_wo0_cm83_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm83_aa = u0_m0_wo0_dec83_q;
    assign u0_m0_wo0_cm83_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm83_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm83.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm83_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm83_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm83_aa),
        .data_a(u0_m0_wo0_cm83_ia),
        .wren_a(u0_m0_wo0_dec83_e[0]),
        .address_b(u0_m0_wo0_cm83_ab),
        .q_b(u0_m0_wo0_cm83_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm83_q = u0_m0_wo0_cm83_iq[15:0];

    // u0_m0_wo0_mtree_madd2_41_cma(CHAINMULTADD,1249)@12 + 5
    assign u0_m0_wo0_mtree_madd2_41_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_41_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_41_cma_ena1 = u0_m0_wo0_mtree_madd2_41_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_41_cma_ena2 = u0_m0_wo0_mtree_madd2_41_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_41_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split225_e);
    assign u0_m0_wo0_mtree_madd2_41_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split81_d);
    assign u0_m0_wo0_mtree_madd2_41_cma_c0 = $unsigned(u0_m0_wo0_cm83_q);
    assign u0_m0_wo0_mtree_madd2_41_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split229_b);
    assign u0_m0_wo0_mtree_madd2_41_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split81_c);
    assign u0_m0_wo0_mtree_madd2_41_cma_c1 = $unsigned(u0_m0_wo0_cm82_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_41_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_41_cma_ena2, u0_m0_wo0_mtree_madd2_41_cma_ena1, u0_m0_wo0_mtree_madd2_41_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_41_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_41_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_41_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_41_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_41_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_41_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_41_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_41_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_41_cma_s0), .xout(u0_m0_wo0_mtree_madd2_41_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_41_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_41_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_20_BitSelect_for_b_tessel0_0(BITSELECT,2344)@17
    assign u0_m0_wo0_mtree_add0_20_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_41_cma_q[19:0]);

    // u0_m0_wo0_dec80(LOOKUP,665)@10 + 1
    assign u0_m0_wo0_dec80_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec80_q <= $unsigned(1'b0);
            u0_m0_wo0_dec80_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111100000 : begin
                                         u0_m0_wo0_dec80_q <= 1'b0;
                                         u0_m0_wo0_dec80_e <= u0_m0_wo0_dec80_c;
                                     end
                14'b00001001111100 : begin
                                         u0_m0_wo0_dec80_q <= 1'b1;
                                         u0_m0_wo0_dec80_e <= u0_m0_wo0_dec80_c;
                                     end
                default : begin
                              u0_m0_wo0_dec80_q <= 1'b0;
                              u0_m0_wo0_dec80_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm80(DUALMEM,667)@10 + 2
    assign u0_m0_wo0_cm80_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm80_aa = u0_m0_wo0_dec80_q;
    assign u0_m0_wo0_cm80_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm80_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm80.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm80_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm80_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm80_aa),
        .data_a(u0_m0_wo0_cm80_ia),
        .wren_a(u0_m0_wo0_dec80_e[0]),
        .address_b(u0_m0_wo0_cm80_ab),
        .q_b(u0_m0_wo0_cm80_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm80_q = u0_m0_wo0_cm80_iq[15:0];

    // u0_m0_wo0_dec81(LOOKUP,668)@10 + 1
    assign u0_m0_wo0_dec81_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec81_q <= $unsigned(1'b0);
            u0_m0_wo0_dec81_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111100001 : begin
                                         u0_m0_wo0_dec81_q <= 1'b0;
                                         u0_m0_wo0_dec81_e <= u0_m0_wo0_dec81_c;
                                     end
                14'b00001001111101 : begin
                                         u0_m0_wo0_dec81_q <= 1'b1;
                                         u0_m0_wo0_dec81_e <= u0_m0_wo0_dec81_c;
                                     end
                default : begin
                              u0_m0_wo0_dec81_q <= 1'b0;
                              u0_m0_wo0_dec81_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm81(DUALMEM,670)@10 + 2
    assign u0_m0_wo0_cm81_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm81_aa = u0_m0_wo0_dec81_q;
    assign u0_m0_wo0_cm81_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm81_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm81.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm81_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm81_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm81_aa),
        .data_a(u0_m0_wo0_cm81_ia),
        .wren_a(u0_m0_wo0_dec81_e[0]),
        .address_b(u0_m0_wo0_cm81_ab),
        .q_b(u0_m0_wo0_cm81_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm81_q = u0_m0_wo0_cm81_iq[15:0];

    // u0_m0_wo0_mtree_madd2_40_cma(CHAINMULTADD,1250)@12 + 5
    assign u0_m0_wo0_mtree_madd2_40_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_40_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_40_cma_ena1 = u0_m0_wo0_mtree_madd2_40_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_40_cma_ena2 = u0_m0_wo0_mtree_madd2_40_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_40_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split229_c);
    assign u0_m0_wo0_mtree_madd2_40_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split81_b);
    assign u0_m0_wo0_mtree_madd2_40_cma_c0 = $unsigned(u0_m0_wo0_cm81_q);
    assign u0_m0_wo0_mtree_madd2_40_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split229_d);
    assign u0_m0_wo0_mtree_madd2_40_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split77_e);
    assign u0_m0_wo0_mtree_madd2_40_cma_c1 = $unsigned(u0_m0_wo0_cm80_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_40_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_40_cma_ena2, u0_m0_wo0_mtree_madd2_40_cma_ena1, u0_m0_wo0_mtree_madd2_40_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_40_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_40_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_40_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_40_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_40_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_40_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_40_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_40_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_40_cma_s0), .xout(u0_m0_wo0_mtree_madd2_40_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_40_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_40_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_20_BitSelect_for_a_tessel0_0(BITSELECT,2339)@17
    assign u0_m0_wo0_mtree_add0_20_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_40_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_20_p1_of_2(ADD,1519)@17 + 1
    assign u0_m0_wo0_mtree_add0_20_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_20_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_20_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_20_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_20_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_20_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_20_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_20_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_20_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_20_p1_of_2_q = u0_m0_wo0_mtree_add0_20_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add1_10_p1_of_2(ADD,1838)@18 + 1
    assign u0_m0_wo0_mtree_add1_10_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_20_p1_of_2_q};
    assign u0_m0_wo0_mtree_add1_10_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_21_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_10_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add1_10_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add1_10_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add1_10_p1_of_2_c[0] = u0_m0_wo0_mtree_add1_10_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add1_10_p1_of_2_q = u0_m0_wo0_mtree_add1_10_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add2_5_p1_of_2(ADD,1992)@19 + 1
    assign u0_m0_wo0_mtree_add2_5_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add1_10_p1_of_2_q};
    assign u0_m0_wo0_mtree_add2_5_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add1_11_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add2_5_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add2_5_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add2_5_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add2_5_p1_of_2_c[0] = u0_m0_wo0_mtree_add2_5_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add2_5_p1_of_2_q = u0_m0_wo0_mtree_add2_5_p1_of_2_o[19:0];

    // u0_m0_wo0_dec78(LOOKUP,659)@10 + 1
    assign u0_m0_wo0_dec78_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec78_q <= $unsigned(1'b0);
            u0_m0_wo0_dec78_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111011110 : begin
                                         u0_m0_wo0_dec78_q <= 1'b0;
                                         u0_m0_wo0_dec78_e <= u0_m0_wo0_dec78_c;
                                     end
                14'b00001001111010 : begin
                                         u0_m0_wo0_dec78_q <= 1'b1;
                                         u0_m0_wo0_dec78_e <= u0_m0_wo0_dec78_c;
                                     end
                default : begin
                              u0_m0_wo0_dec78_q <= 1'b0;
                              u0_m0_wo0_dec78_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm78(DUALMEM,661)@10 + 2
    assign u0_m0_wo0_cm78_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm78_aa = u0_m0_wo0_dec78_q;
    assign u0_m0_wo0_cm78_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm78_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm78.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm78_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm78_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm78_aa),
        .data_a(u0_m0_wo0_cm78_ia),
        .wren_a(u0_m0_wo0_dec78_e[0]),
        .address_b(u0_m0_wo0_cm78_ab),
        .q_b(u0_m0_wo0_cm78_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm78_q = u0_m0_wo0_cm78_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr233_notEnable(LOGICAL,3734)@12
    assign u0_m0_wo0_wi0_r0_delayr233_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr233_nor(LOGICAL,3735)@12
    assign u0_m0_wo0_wi0_r0_delayr233_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr233_notEnable_q | u0_m0_wo0_wi0_r0_delayr233_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr233_mem_last(CONSTANT,3731)
    assign u0_m0_wo0_wi0_r0_delayr233_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr233_cmp(LOGICAL,3732)@12
    assign u0_m0_wo0_wi0_r0_delayr233_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr233_mem_last_q == u0_m0_wo0_wi0_r0_delayr233_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr233_cmpReg(REG,3733)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr233_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr233_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr233_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr233_sticky_ena(REG,3736)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr233_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr233_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr233_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr233_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr233_enaAnd(LOGICAL,3737)@12
    assign u0_m0_wo0_wi0_r0_delayr233_enaAnd_q = u0_m0_wo0_wi0_r0_delayr233_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr233_rdcnt(COUNTER,3728)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr233_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr233_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr233_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr233_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr233_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr233_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr233_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr233_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr233_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr233_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr233_rdcnt_q = u0_m0_wo0_wi0_r0_delayr233_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr233_rdmux(MUX,3729)@12
    assign u0_m0_wo0_wi0_r0_delayr233_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr233_rdmux_s or u0_m0_wo0_wi0_r0_delayr233_wraddr_q or u0_m0_wo0_wi0_r0_delayr233_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr233_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr233_rdmux_q = u0_m0_wo0_wi0_r0_delayr233_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr233_rdmux_q = u0_m0_wo0_wi0_r0_delayr233_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr233_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join233(BITJOIN,205)@12
    assign u0_m0_wo0_wi0_r0_join233_q = {u0_m0_wo0_wi0_r0_split233_d, u0_m0_wo0_wi0_r0_split233_c, u0_m0_wo0_wi0_r0_split233_b, u0_m0_wo0_wi0_r0_split229_e};

    // u0_m0_wo0_wi0_r0_delayr233_wraddr(REG,3730)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr233_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr233_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr233_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr233_mem(DUALMEM,3727)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr233_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join233_q);
    assign u0_m0_wo0_wi0_r0_delayr233_mem_aa = u0_m0_wo0_wi0_r0_delayr233_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr233_mem_ab = u0_m0_wo0_wi0_r0_delayr233_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr233_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr233_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr233_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr233_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr233_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr233_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr233_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr233_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr233_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr233_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr233_mem_q = u0_m0_wo0_wi0_r0_delayr233_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split233(BITSELECT,206)@12
    assign u0_m0_wo0_wi0_r0_split233_b = $unsigned(u0_m0_wo0_wi0_r0_delayr233_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split233_c = $unsigned(u0_m0_wo0_wi0_r0_delayr233_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split233_d = $unsigned(u0_m0_wo0_wi0_r0_delayr233_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split233_e = $unsigned(u0_m0_wo0_wi0_r0_delayr233_mem_q[63:48]);

    // u0_m0_wo0_dec79(LOOKUP,662)@10 + 1
    assign u0_m0_wo0_dec79_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec79_q <= $unsigned(1'b0);
            u0_m0_wo0_dec79_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111011111 : begin
                                         u0_m0_wo0_dec79_q <= 1'b0;
                                         u0_m0_wo0_dec79_e <= u0_m0_wo0_dec79_c;
                                     end
                14'b00001001111011 : begin
                                         u0_m0_wo0_dec79_q <= 1'b1;
                                         u0_m0_wo0_dec79_e <= u0_m0_wo0_dec79_c;
                                     end
                default : begin
                              u0_m0_wo0_dec79_q <= 1'b0;
                              u0_m0_wo0_dec79_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm79(DUALMEM,664)@10 + 2
    assign u0_m0_wo0_cm79_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm79_aa = u0_m0_wo0_dec79_q;
    assign u0_m0_wo0_cm79_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm79_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm79.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm79_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm79_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm79_aa),
        .data_a(u0_m0_wo0_cm79_ia),
        .wren_a(u0_m0_wo0_dec79_e[0]),
        .address_b(u0_m0_wo0_cm79_ab),
        .q_b(u0_m0_wo0_cm79_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm79_q = u0_m0_wo0_cm79_iq[15:0];

    // u0_m0_wo0_mtree_madd2_39_cma(CHAINMULTADD,1251)@12 + 5
    assign u0_m0_wo0_mtree_madd2_39_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_39_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_39_cma_ena1 = u0_m0_wo0_mtree_madd2_39_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_39_cma_ena2 = u0_m0_wo0_mtree_madd2_39_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_39_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split229_e);
    assign u0_m0_wo0_mtree_madd2_39_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split77_d);
    assign u0_m0_wo0_mtree_madd2_39_cma_c0 = $unsigned(u0_m0_wo0_cm79_q);
    assign u0_m0_wo0_mtree_madd2_39_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split233_b);
    assign u0_m0_wo0_mtree_madd2_39_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split77_c);
    assign u0_m0_wo0_mtree_madd2_39_cma_c1 = $unsigned(u0_m0_wo0_cm78_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_39_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_39_cma_ena2, u0_m0_wo0_mtree_madd2_39_cma_ena1, u0_m0_wo0_mtree_madd2_39_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_39_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_39_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_39_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_39_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_39_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_39_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_39_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_39_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_39_cma_s0), .xout(u0_m0_wo0_mtree_madd2_39_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_39_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_39_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_19_BitSelect_for_b_tessel0_0(BITSELECT,2334)@17
    assign u0_m0_wo0_mtree_add0_19_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_39_cma_q[19:0]);

    // u0_m0_wo0_dec76(LOOKUP,653)@10 + 1
    assign u0_m0_wo0_dec76_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec76_q <= $unsigned(1'b0);
            u0_m0_wo0_dec76_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111011100 : begin
                                         u0_m0_wo0_dec76_q <= 1'b0;
                                         u0_m0_wo0_dec76_e <= u0_m0_wo0_dec76_c;
                                     end
                14'b00001001111000 : begin
                                         u0_m0_wo0_dec76_q <= 1'b1;
                                         u0_m0_wo0_dec76_e <= u0_m0_wo0_dec76_c;
                                     end
                default : begin
                              u0_m0_wo0_dec76_q <= 1'b0;
                              u0_m0_wo0_dec76_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm76(DUALMEM,655)@10 + 2
    assign u0_m0_wo0_cm76_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm76_aa = u0_m0_wo0_dec76_q;
    assign u0_m0_wo0_cm76_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm76_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm76.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm76_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm76_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm76_aa),
        .data_a(u0_m0_wo0_cm76_ia),
        .wren_a(u0_m0_wo0_dec76_e[0]),
        .address_b(u0_m0_wo0_cm76_ab),
        .q_b(u0_m0_wo0_cm76_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm76_q = u0_m0_wo0_cm76_iq[15:0];

    // u0_m0_wo0_dec77(LOOKUP,656)@10 + 1
    assign u0_m0_wo0_dec77_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec77_q <= $unsigned(1'b0);
            u0_m0_wo0_dec77_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111011101 : begin
                                         u0_m0_wo0_dec77_q <= 1'b0;
                                         u0_m0_wo0_dec77_e <= u0_m0_wo0_dec77_c;
                                     end
                14'b00001001111001 : begin
                                         u0_m0_wo0_dec77_q <= 1'b1;
                                         u0_m0_wo0_dec77_e <= u0_m0_wo0_dec77_c;
                                     end
                default : begin
                              u0_m0_wo0_dec77_q <= 1'b0;
                              u0_m0_wo0_dec77_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm77(DUALMEM,658)@10 + 2
    assign u0_m0_wo0_cm77_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm77_aa = u0_m0_wo0_dec77_q;
    assign u0_m0_wo0_cm77_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm77_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm77.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm77_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm77_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm77_aa),
        .data_a(u0_m0_wo0_cm77_ia),
        .wren_a(u0_m0_wo0_dec77_e[0]),
        .address_b(u0_m0_wo0_cm77_ab),
        .q_b(u0_m0_wo0_cm77_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm77_q = u0_m0_wo0_cm77_iq[15:0];

    // u0_m0_wo0_mtree_madd2_38_cma(CHAINMULTADD,1252)@12 + 5
    assign u0_m0_wo0_mtree_madd2_38_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_38_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_38_cma_ena1 = u0_m0_wo0_mtree_madd2_38_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_38_cma_ena2 = u0_m0_wo0_mtree_madd2_38_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_38_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split233_c);
    assign u0_m0_wo0_mtree_madd2_38_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split77_b);
    assign u0_m0_wo0_mtree_madd2_38_cma_c0 = $unsigned(u0_m0_wo0_cm77_q);
    assign u0_m0_wo0_mtree_madd2_38_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split233_d);
    assign u0_m0_wo0_mtree_madd2_38_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split73_e);
    assign u0_m0_wo0_mtree_madd2_38_cma_c1 = $unsigned(u0_m0_wo0_cm76_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_38_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_38_cma_ena2, u0_m0_wo0_mtree_madd2_38_cma_ena1, u0_m0_wo0_mtree_madd2_38_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_38_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_38_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_38_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_38_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_38_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_38_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_38_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_38_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_38_cma_s0), .xout(u0_m0_wo0_mtree_madd2_38_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_38_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_38_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_19_BitSelect_for_a_tessel0_0(BITSELECT,2329)@17
    assign u0_m0_wo0_mtree_add0_19_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_38_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_19_p1_of_2(ADD,1508)@17 + 1
    assign u0_m0_wo0_mtree_add0_19_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_19_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_19_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_19_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_19_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_19_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_19_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_19_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_19_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_19_p1_of_2_q = u0_m0_wo0_mtree_add0_19_p1_of_2_o[19:0];

    // u0_m0_wo0_dec74(LOOKUP,647)@10 + 1
    assign u0_m0_wo0_dec74_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec74_q <= $unsigned(1'b0);
            u0_m0_wo0_dec74_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111011010 : begin
                                         u0_m0_wo0_dec74_q <= 1'b0;
                                         u0_m0_wo0_dec74_e <= u0_m0_wo0_dec74_c;
                                     end
                14'b00001001110110 : begin
                                         u0_m0_wo0_dec74_q <= 1'b1;
                                         u0_m0_wo0_dec74_e <= u0_m0_wo0_dec74_c;
                                     end
                default : begin
                              u0_m0_wo0_dec74_q <= 1'b0;
                              u0_m0_wo0_dec74_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm74(DUALMEM,649)@10 + 2
    assign u0_m0_wo0_cm74_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm74_aa = u0_m0_wo0_dec74_q;
    assign u0_m0_wo0_cm74_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm74_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm74.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm74_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm74_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm74_aa),
        .data_a(u0_m0_wo0_cm74_ia),
        .wren_a(u0_m0_wo0_dec74_e[0]),
        .address_b(u0_m0_wo0_cm74_ab),
        .q_b(u0_m0_wo0_cm74_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm74_q = u0_m0_wo0_cm74_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr237_notEnable(LOGICAL,3745)@12
    assign u0_m0_wo0_wi0_r0_delayr237_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr237_nor(LOGICAL,3746)@12
    assign u0_m0_wo0_wi0_r0_delayr237_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr237_notEnable_q | u0_m0_wo0_wi0_r0_delayr237_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr237_mem_last(CONSTANT,3742)
    assign u0_m0_wo0_wi0_r0_delayr237_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr237_cmp(LOGICAL,3743)@12
    assign u0_m0_wo0_wi0_r0_delayr237_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr237_mem_last_q == u0_m0_wo0_wi0_r0_delayr237_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr237_cmpReg(REG,3744)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr237_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr237_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr237_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr237_sticky_ena(REG,3747)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr237_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr237_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr237_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr237_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr237_enaAnd(LOGICAL,3748)@12
    assign u0_m0_wo0_wi0_r0_delayr237_enaAnd_q = u0_m0_wo0_wi0_r0_delayr237_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr237_rdcnt(COUNTER,3739)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr237_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr237_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr237_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr237_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr237_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr237_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr237_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr237_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr237_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr237_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr237_rdcnt_q = u0_m0_wo0_wi0_r0_delayr237_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr237_rdmux(MUX,3740)@12
    assign u0_m0_wo0_wi0_r0_delayr237_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr237_rdmux_s or u0_m0_wo0_wi0_r0_delayr237_wraddr_q or u0_m0_wo0_wi0_r0_delayr237_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr237_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr237_rdmux_q = u0_m0_wo0_wi0_r0_delayr237_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr237_rdmux_q = u0_m0_wo0_wi0_r0_delayr237_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr237_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join237(BITJOIN,208)@12
    assign u0_m0_wo0_wi0_r0_join237_q = {u0_m0_wo0_wi0_r0_split237_d, u0_m0_wo0_wi0_r0_split237_c, u0_m0_wo0_wi0_r0_split237_b, u0_m0_wo0_wi0_r0_split233_e};

    // u0_m0_wo0_wi0_r0_delayr237_wraddr(REG,3741)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr237_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr237_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr237_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr237_mem(DUALMEM,3738)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr237_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join237_q);
    assign u0_m0_wo0_wi0_r0_delayr237_mem_aa = u0_m0_wo0_wi0_r0_delayr237_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr237_mem_ab = u0_m0_wo0_wi0_r0_delayr237_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr237_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr237_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr237_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr237_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr237_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr237_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr237_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr237_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr237_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr237_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr237_mem_q = u0_m0_wo0_wi0_r0_delayr237_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split237(BITSELECT,209)@12
    assign u0_m0_wo0_wi0_r0_split237_b = $unsigned(u0_m0_wo0_wi0_r0_delayr237_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split237_c = $unsigned(u0_m0_wo0_wi0_r0_delayr237_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split237_d = $unsigned(u0_m0_wo0_wi0_r0_delayr237_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split237_e = $unsigned(u0_m0_wo0_wi0_r0_delayr237_mem_q[63:48]);

    // u0_m0_wo0_dec75(LOOKUP,650)@10 + 1
    assign u0_m0_wo0_dec75_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec75_q <= $unsigned(1'b0);
            u0_m0_wo0_dec75_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111011011 : begin
                                         u0_m0_wo0_dec75_q <= 1'b0;
                                         u0_m0_wo0_dec75_e <= u0_m0_wo0_dec75_c;
                                     end
                14'b00001001110111 : begin
                                         u0_m0_wo0_dec75_q <= 1'b1;
                                         u0_m0_wo0_dec75_e <= u0_m0_wo0_dec75_c;
                                     end
                default : begin
                              u0_m0_wo0_dec75_q <= 1'b0;
                              u0_m0_wo0_dec75_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm75(DUALMEM,652)@10 + 2
    assign u0_m0_wo0_cm75_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm75_aa = u0_m0_wo0_dec75_q;
    assign u0_m0_wo0_cm75_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm75_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm75.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm75_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm75_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm75_aa),
        .data_a(u0_m0_wo0_cm75_ia),
        .wren_a(u0_m0_wo0_dec75_e[0]),
        .address_b(u0_m0_wo0_cm75_ab),
        .q_b(u0_m0_wo0_cm75_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm75_q = u0_m0_wo0_cm75_iq[15:0];

    // u0_m0_wo0_mtree_madd2_37_cma(CHAINMULTADD,1253)@12 + 5
    assign u0_m0_wo0_mtree_madd2_37_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_37_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_37_cma_ena1 = u0_m0_wo0_mtree_madd2_37_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_37_cma_ena2 = u0_m0_wo0_mtree_madd2_37_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_37_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split233_e);
    assign u0_m0_wo0_mtree_madd2_37_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split73_d);
    assign u0_m0_wo0_mtree_madd2_37_cma_c0 = $unsigned(u0_m0_wo0_cm75_q);
    assign u0_m0_wo0_mtree_madd2_37_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split237_b);
    assign u0_m0_wo0_mtree_madd2_37_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split73_c);
    assign u0_m0_wo0_mtree_madd2_37_cma_c1 = $unsigned(u0_m0_wo0_cm74_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_37_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_37_cma_ena2, u0_m0_wo0_mtree_madd2_37_cma_ena1, u0_m0_wo0_mtree_madd2_37_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_37_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_37_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_37_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_37_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_37_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_37_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_37_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_37_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_37_cma_s0), .xout(u0_m0_wo0_mtree_madd2_37_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_37_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_37_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_18_BitSelect_for_b_tessel0_0(BITSELECT,2324)@17
    assign u0_m0_wo0_mtree_add0_18_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_37_cma_q[19:0]);

    // u0_m0_wo0_dec72(LOOKUP,641)@10 + 1
    assign u0_m0_wo0_dec72_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec72_q <= $unsigned(1'b0);
            u0_m0_wo0_dec72_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111011000 : begin
                                         u0_m0_wo0_dec72_q <= 1'b0;
                                         u0_m0_wo0_dec72_e <= u0_m0_wo0_dec72_c;
                                     end
                14'b00001001110100 : begin
                                         u0_m0_wo0_dec72_q <= 1'b1;
                                         u0_m0_wo0_dec72_e <= u0_m0_wo0_dec72_c;
                                     end
                default : begin
                              u0_m0_wo0_dec72_q <= 1'b0;
                              u0_m0_wo0_dec72_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm72(DUALMEM,643)@10 + 2
    assign u0_m0_wo0_cm72_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm72_aa = u0_m0_wo0_dec72_q;
    assign u0_m0_wo0_cm72_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm72_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm72.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm72_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm72_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm72_aa),
        .data_a(u0_m0_wo0_cm72_ia),
        .wren_a(u0_m0_wo0_dec72_e[0]),
        .address_b(u0_m0_wo0_cm72_ab),
        .q_b(u0_m0_wo0_cm72_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm72_q = u0_m0_wo0_cm72_iq[15:0];

    // u0_m0_wo0_dec73(LOOKUP,644)@10 + 1
    assign u0_m0_wo0_dec73_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec73_q <= $unsigned(1'b0);
            u0_m0_wo0_dec73_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111011001 : begin
                                         u0_m0_wo0_dec73_q <= 1'b0;
                                         u0_m0_wo0_dec73_e <= u0_m0_wo0_dec73_c;
                                     end
                14'b00001001110101 : begin
                                         u0_m0_wo0_dec73_q <= 1'b1;
                                         u0_m0_wo0_dec73_e <= u0_m0_wo0_dec73_c;
                                     end
                default : begin
                              u0_m0_wo0_dec73_q <= 1'b0;
                              u0_m0_wo0_dec73_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm73(DUALMEM,646)@10 + 2
    assign u0_m0_wo0_cm73_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm73_aa = u0_m0_wo0_dec73_q;
    assign u0_m0_wo0_cm73_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm73_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm73.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm73_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm73_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm73_aa),
        .data_a(u0_m0_wo0_cm73_ia),
        .wren_a(u0_m0_wo0_dec73_e[0]),
        .address_b(u0_m0_wo0_cm73_ab),
        .q_b(u0_m0_wo0_cm73_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm73_q = u0_m0_wo0_cm73_iq[15:0];

    // u0_m0_wo0_mtree_madd2_36_cma(CHAINMULTADD,1254)@12 + 5
    assign u0_m0_wo0_mtree_madd2_36_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_36_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_36_cma_ena1 = u0_m0_wo0_mtree_madd2_36_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_36_cma_ena2 = u0_m0_wo0_mtree_madd2_36_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_36_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split237_c);
    assign u0_m0_wo0_mtree_madd2_36_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split73_b);
    assign u0_m0_wo0_mtree_madd2_36_cma_c0 = $unsigned(u0_m0_wo0_cm73_q);
    assign u0_m0_wo0_mtree_madd2_36_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split237_d);
    assign u0_m0_wo0_mtree_madd2_36_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split69_e);
    assign u0_m0_wo0_mtree_madd2_36_cma_c1 = $unsigned(u0_m0_wo0_cm72_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_36_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_36_cma_ena2, u0_m0_wo0_mtree_madd2_36_cma_ena1, u0_m0_wo0_mtree_madd2_36_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_36_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_36_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_36_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_36_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_36_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_36_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_36_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_36_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_36_cma_s0), .xout(u0_m0_wo0_mtree_madd2_36_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_36_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_36_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_18_BitSelect_for_a_tessel0_0(BITSELECT,2319)@17
    assign u0_m0_wo0_mtree_add0_18_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_36_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_18_p1_of_2(ADD,1497)@17 + 1
    assign u0_m0_wo0_mtree_add0_18_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_18_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_18_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_18_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_18_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_18_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_18_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_18_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_18_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_18_p1_of_2_q = u0_m0_wo0_mtree_add0_18_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add1_9_p1_of_2(ADD,1827)@18 + 1
    assign u0_m0_wo0_mtree_add1_9_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_18_p1_of_2_q};
    assign u0_m0_wo0_mtree_add1_9_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_19_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_9_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add1_9_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add1_9_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add1_9_p1_of_2_c[0] = u0_m0_wo0_mtree_add1_9_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add1_9_p1_of_2_q = u0_m0_wo0_mtree_add1_9_p1_of_2_o[19:0];

    // u0_m0_wo0_dec70(LOOKUP,635)@10 + 1
    assign u0_m0_wo0_dec70_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec70_q <= $unsigned(1'b0);
            u0_m0_wo0_dec70_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111010110 : begin
                                         u0_m0_wo0_dec70_q <= 1'b0;
                                         u0_m0_wo0_dec70_e <= u0_m0_wo0_dec70_c;
                                     end
                14'b00001001110010 : begin
                                         u0_m0_wo0_dec70_q <= 1'b1;
                                         u0_m0_wo0_dec70_e <= u0_m0_wo0_dec70_c;
                                     end
                default : begin
                              u0_m0_wo0_dec70_q <= 1'b0;
                              u0_m0_wo0_dec70_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm70(DUALMEM,637)@10 + 2
    assign u0_m0_wo0_cm70_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm70_aa = u0_m0_wo0_dec70_q;
    assign u0_m0_wo0_cm70_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm70_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm70.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm70_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm70_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm70_aa),
        .data_a(u0_m0_wo0_cm70_ia),
        .wren_a(u0_m0_wo0_dec70_e[0]),
        .address_b(u0_m0_wo0_cm70_ab),
        .q_b(u0_m0_wo0_cm70_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm70_q = u0_m0_wo0_cm70_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr241_notEnable(LOGICAL,3756)@12
    assign u0_m0_wo0_wi0_r0_delayr241_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr241_nor(LOGICAL,3757)@12
    assign u0_m0_wo0_wi0_r0_delayr241_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr241_notEnable_q | u0_m0_wo0_wi0_r0_delayr241_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr241_mem_last(CONSTANT,3753)
    assign u0_m0_wo0_wi0_r0_delayr241_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr241_cmp(LOGICAL,3754)@12
    assign u0_m0_wo0_wi0_r0_delayr241_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr241_mem_last_q == u0_m0_wo0_wi0_r0_delayr241_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr241_cmpReg(REG,3755)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr241_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr241_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr241_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr241_sticky_ena(REG,3758)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr241_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr241_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr241_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr241_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr241_enaAnd(LOGICAL,3759)@12
    assign u0_m0_wo0_wi0_r0_delayr241_enaAnd_q = u0_m0_wo0_wi0_r0_delayr241_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr241_rdcnt(COUNTER,3750)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr241_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr241_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr241_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr241_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr241_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr241_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr241_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr241_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr241_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr241_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr241_rdcnt_q = u0_m0_wo0_wi0_r0_delayr241_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr241_rdmux(MUX,3751)@12
    assign u0_m0_wo0_wi0_r0_delayr241_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr241_rdmux_s or u0_m0_wo0_wi0_r0_delayr241_wraddr_q or u0_m0_wo0_wi0_r0_delayr241_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr241_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr241_rdmux_q = u0_m0_wo0_wi0_r0_delayr241_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr241_rdmux_q = u0_m0_wo0_wi0_r0_delayr241_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr241_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join241(BITJOIN,211)@12
    assign u0_m0_wo0_wi0_r0_join241_q = {u0_m0_wo0_wi0_r0_split241_d, u0_m0_wo0_wi0_r0_split241_c, u0_m0_wo0_wi0_r0_split241_b, u0_m0_wo0_wi0_r0_split237_e};

    // u0_m0_wo0_wi0_r0_delayr241_wraddr(REG,3752)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr241_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr241_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr241_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr241_mem(DUALMEM,3749)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr241_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join241_q);
    assign u0_m0_wo0_wi0_r0_delayr241_mem_aa = u0_m0_wo0_wi0_r0_delayr241_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr241_mem_ab = u0_m0_wo0_wi0_r0_delayr241_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr241_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr241_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr241_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr241_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr241_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr241_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr241_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr241_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr241_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr241_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr241_mem_q = u0_m0_wo0_wi0_r0_delayr241_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split241(BITSELECT,212)@12
    assign u0_m0_wo0_wi0_r0_split241_b = $unsigned(u0_m0_wo0_wi0_r0_delayr241_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split241_c = $unsigned(u0_m0_wo0_wi0_r0_delayr241_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split241_d = $unsigned(u0_m0_wo0_wi0_r0_delayr241_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split241_e = $unsigned(u0_m0_wo0_wi0_r0_delayr241_mem_q[63:48]);

    // u0_m0_wo0_dec71(LOOKUP,638)@10 + 1
    assign u0_m0_wo0_dec71_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec71_q <= $unsigned(1'b0);
            u0_m0_wo0_dec71_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111010111 : begin
                                         u0_m0_wo0_dec71_q <= 1'b0;
                                         u0_m0_wo0_dec71_e <= u0_m0_wo0_dec71_c;
                                     end
                14'b00001001110011 : begin
                                         u0_m0_wo0_dec71_q <= 1'b1;
                                         u0_m0_wo0_dec71_e <= u0_m0_wo0_dec71_c;
                                     end
                default : begin
                              u0_m0_wo0_dec71_q <= 1'b0;
                              u0_m0_wo0_dec71_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm71(DUALMEM,640)@10 + 2
    assign u0_m0_wo0_cm71_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm71_aa = u0_m0_wo0_dec71_q;
    assign u0_m0_wo0_cm71_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm71_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm71.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm71_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm71_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm71_aa),
        .data_a(u0_m0_wo0_cm71_ia),
        .wren_a(u0_m0_wo0_dec71_e[0]),
        .address_b(u0_m0_wo0_cm71_ab),
        .q_b(u0_m0_wo0_cm71_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm71_q = u0_m0_wo0_cm71_iq[15:0];

    // u0_m0_wo0_mtree_madd2_35_cma(CHAINMULTADD,1255)@12 + 5
    assign u0_m0_wo0_mtree_madd2_35_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_35_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_35_cma_ena1 = u0_m0_wo0_mtree_madd2_35_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_35_cma_ena2 = u0_m0_wo0_mtree_madd2_35_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_35_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split237_e);
    assign u0_m0_wo0_mtree_madd2_35_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split69_d);
    assign u0_m0_wo0_mtree_madd2_35_cma_c0 = $unsigned(u0_m0_wo0_cm71_q);
    assign u0_m0_wo0_mtree_madd2_35_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split241_b);
    assign u0_m0_wo0_mtree_madd2_35_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split69_c);
    assign u0_m0_wo0_mtree_madd2_35_cma_c1 = $unsigned(u0_m0_wo0_cm70_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_35_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_35_cma_ena2, u0_m0_wo0_mtree_madd2_35_cma_ena1, u0_m0_wo0_mtree_madd2_35_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_35_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_35_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_35_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_35_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_35_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_35_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_35_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_35_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_35_cma_s0), .xout(u0_m0_wo0_mtree_madd2_35_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_35_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_35_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_17_BitSelect_for_b_tessel0_0(BITSELECT,2314)@17
    assign u0_m0_wo0_mtree_add0_17_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_35_cma_q[19:0]);

    // u0_m0_wo0_dec68(LOOKUP,629)@10 + 1
    assign u0_m0_wo0_dec68_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec68_q <= $unsigned(1'b0);
            u0_m0_wo0_dec68_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111010100 : begin
                                         u0_m0_wo0_dec68_q <= 1'b0;
                                         u0_m0_wo0_dec68_e <= u0_m0_wo0_dec68_c;
                                     end
                14'b00001001110000 : begin
                                         u0_m0_wo0_dec68_q <= 1'b1;
                                         u0_m0_wo0_dec68_e <= u0_m0_wo0_dec68_c;
                                     end
                default : begin
                              u0_m0_wo0_dec68_q <= 1'b0;
                              u0_m0_wo0_dec68_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm68(DUALMEM,631)@10 + 2
    assign u0_m0_wo0_cm68_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm68_aa = u0_m0_wo0_dec68_q;
    assign u0_m0_wo0_cm68_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm68_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm68.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm68_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm68_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm68_aa),
        .data_a(u0_m0_wo0_cm68_ia),
        .wren_a(u0_m0_wo0_dec68_e[0]),
        .address_b(u0_m0_wo0_cm68_ab),
        .q_b(u0_m0_wo0_cm68_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm68_q = u0_m0_wo0_cm68_iq[15:0];

    // u0_m0_wo0_dec69(LOOKUP,632)@10 + 1
    assign u0_m0_wo0_dec69_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec69_q <= $unsigned(1'b0);
            u0_m0_wo0_dec69_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111010101 : begin
                                         u0_m0_wo0_dec69_q <= 1'b0;
                                         u0_m0_wo0_dec69_e <= u0_m0_wo0_dec69_c;
                                     end
                14'b00001001110001 : begin
                                         u0_m0_wo0_dec69_q <= 1'b1;
                                         u0_m0_wo0_dec69_e <= u0_m0_wo0_dec69_c;
                                     end
                default : begin
                              u0_m0_wo0_dec69_q <= 1'b0;
                              u0_m0_wo0_dec69_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm69(DUALMEM,634)@10 + 2
    assign u0_m0_wo0_cm69_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm69_aa = u0_m0_wo0_dec69_q;
    assign u0_m0_wo0_cm69_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm69_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm69.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm69_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm69_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm69_aa),
        .data_a(u0_m0_wo0_cm69_ia),
        .wren_a(u0_m0_wo0_dec69_e[0]),
        .address_b(u0_m0_wo0_cm69_ab),
        .q_b(u0_m0_wo0_cm69_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm69_q = u0_m0_wo0_cm69_iq[15:0];

    // u0_m0_wo0_mtree_madd2_34_cma(CHAINMULTADD,1256)@12 + 5
    assign u0_m0_wo0_mtree_madd2_34_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_34_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_34_cma_ena1 = u0_m0_wo0_mtree_madd2_34_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_34_cma_ena2 = u0_m0_wo0_mtree_madd2_34_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_34_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split241_c);
    assign u0_m0_wo0_mtree_madd2_34_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split69_b);
    assign u0_m0_wo0_mtree_madd2_34_cma_c0 = $unsigned(u0_m0_wo0_cm69_q);
    assign u0_m0_wo0_mtree_madd2_34_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split241_d);
    assign u0_m0_wo0_mtree_madd2_34_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split65_e);
    assign u0_m0_wo0_mtree_madd2_34_cma_c1 = $unsigned(u0_m0_wo0_cm68_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_34_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_34_cma_ena2, u0_m0_wo0_mtree_madd2_34_cma_ena1, u0_m0_wo0_mtree_madd2_34_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_34_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_34_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_34_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_34_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_34_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_34_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_34_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_34_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_34_cma_s0), .xout(u0_m0_wo0_mtree_madd2_34_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_34_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_34_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_17_BitSelect_for_a_tessel0_0(BITSELECT,2309)@17
    assign u0_m0_wo0_mtree_add0_17_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_34_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_17_p1_of_2(ADD,1486)@17 + 1
    assign u0_m0_wo0_mtree_add0_17_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_17_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_17_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_17_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_17_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_17_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_17_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_17_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_17_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_17_p1_of_2_q = u0_m0_wo0_mtree_add0_17_p1_of_2_o[19:0];

    // u0_m0_wo0_dec66(LOOKUP,623)@10 + 1
    assign u0_m0_wo0_dec66_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec66_q <= $unsigned(1'b0);
            u0_m0_wo0_dec66_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111010010 : begin
                                         u0_m0_wo0_dec66_q <= 1'b0;
                                         u0_m0_wo0_dec66_e <= u0_m0_wo0_dec66_c;
                                     end
                14'b00001001101110 : begin
                                         u0_m0_wo0_dec66_q <= 1'b1;
                                         u0_m0_wo0_dec66_e <= u0_m0_wo0_dec66_c;
                                     end
                default : begin
                              u0_m0_wo0_dec66_q <= 1'b0;
                              u0_m0_wo0_dec66_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm66(DUALMEM,625)@10 + 2
    assign u0_m0_wo0_cm66_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm66_aa = u0_m0_wo0_dec66_q;
    assign u0_m0_wo0_cm66_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm66_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm66.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm66_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm66_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm66_aa),
        .data_a(u0_m0_wo0_cm66_ia),
        .wren_a(u0_m0_wo0_dec66_e[0]),
        .address_b(u0_m0_wo0_cm66_ab),
        .q_b(u0_m0_wo0_cm66_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm66_q = u0_m0_wo0_cm66_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr245_notEnable(LOGICAL,3767)@12
    assign u0_m0_wo0_wi0_r0_delayr245_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr245_nor(LOGICAL,3768)@12
    assign u0_m0_wo0_wi0_r0_delayr245_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr245_notEnable_q | u0_m0_wo0_wi0_r0_delayr245_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr245_mem_last(CONSTANT,3764)
    assign u0_m0_wo0_wi0_r0_delayr245_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr245_cmp(LOGICAL,3765)@12
    assign u0_m0_wo0_wi0_r0_delayr245_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr245_mem_last_q == u0_m0_wo0_wi0_r0_delayr245_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr245_cmpReg(REG,3766)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr245_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr245_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr245_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr245_sticky_ena(REG,3769)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr245_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr245_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr245_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr245_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr245_enaAnd(LOGICAL,3770)@12
    assign u0_m0_wo0_wi0_r0_delayr245_enaAnd_q = u0_m0_wo0_wi0_r0_delayr245_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr245_rdcnt(COUNTER,3761)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr245_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr245_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr245_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr245_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr245_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr245_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr245_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr245_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr245_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr245_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr245_rdcnt_q = u0_m0_wo0_wi0_r0_delayr245_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr245_rdmux(MUX,3762)@12
    assign u0_m0_wo0_wi0_r0_delayr245_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr245_rdmux_s or u0_m0_wo0_wi0_r0_delayr245_wraddr_q or u0_m0_wo0_wi0_r0_delayr245_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr245_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr245_rdmux_q = u0_m0_wo0_wi0_r0_delayr245_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr245_rdmux_q = u0_m0_wo0_wi0_r0_delayr245_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr245_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join245(BITJOIN,214)@12
    assign u0_m0_wo0_wi0_r0_join245_q = {u0_m0_wo0_wi0_r0_split245_d, u0_m0_wo0_wi0_r0_split245_c, u0_m0_wo0_wi0_r0_split245_b, u0_m0_wo0_wi0_r0_split241_e};

    // u0_m0_wo0_wi0_r0_delayr245_wraddr(REG,3763)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr245_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr245_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr245_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr245_mem(DUALMEM,3760)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr245_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join245_q);
    assign u0_m0_wo0_wi0_r0_delayr245_mem_aa = u0_m0_wo0_wi0_r0_delayr245_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr245_mem_ab = u0_m0_wo0_wi0_r0_delayr245_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr245_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr245_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr245_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr245_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr245_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr245_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr245_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr245_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr245_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr245_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr245_mem_q = u0_m0_wo0_wi0_r0_delayr245_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split245(BITSELECT,215)@12
    assign u0_m0_wo0_wi0_r0_split245_b = $unsigned(u0_m0_wo0_wi0_r0_delayr245_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split245_c = $unsigned(u0_m0_wo0_wi0_r0_delayr245_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split245_d = $unsigned(u0_m0_wo0_wi0_r0_delayr245_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split245_e = $unsigned(u0_m0_wo0_wi0_r0_delayr245_mem_q[63:48]);

    // u0_m0_wo0_dec67(LOOKUP,626)@10 + 1
    assign u0_m0_wo0_dec67_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec67_q <= $unsigned(1'b0);
            u0_m0_wo0_dec67_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111010011 : begin
                                         u0_m0_wo0_dec67_q <= 1'b0;
                                         u0_m0_wo0_dec67_e <= u0_m0_wo0_dec67_c;
                                     end
                14'b00001001101111 : begin
                                         u0_m0_wo0_dec67_q <= 1'b1;
                                         u0_m0_wo0_dec67_e <= u0_m0_wo0_dec67_c;
                                     end
                default : begin
                              u0_m0_wo0_dec67_q <= 1'b0;
                              u0_m0_wo0_dec67_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm67(DUALMEM,628)@10 + 2
    assign u0_m0_wo0_cm67_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm67_aa = u0_m0_wo0_dec67_q;
    assign u0_m0_wo0_cm67_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm67_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm67.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm67_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm67_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm67_aa),
        .data_a(u0_m0_wo0_cm67_ia),
        .wren_a(u0_m0_wo0_dec67_e[0]),
        .address_b(u0_m0_wo0_cm67_ab),
        .q_b(u0_m0_wo0_cm67_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm67_q = u0_m0_wo0_cm67_iq[15:0];

    // u0_m0_wo0_mtree_madd2_33_cma(CHAINMULTADD,1257)@12 + 5
    assign u0_m0_wo0_mtree_madd2_33_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_33_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_33_cma_ena1 = u0_m0_wo0_mtree_madd2_33_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_33_cma_ena2 = u0_m0_wo0_mtree_madd2_33_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_33_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split241_e);
    assign u0_m0_wo0_mtree_madd2_33_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split65_d);
    assign u0_m0_wo0_mtree_madd2_33_cma_c0 = $unsigned(u0_m0_wo0_cm67_q);
    assign u0_m0_wo0_mtree_madd2_33_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split245_b);
    assign u0_m0_wo0_mtree_madd2_33_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split65_c);
    assign u0_m0_wo0_mtree_madd2_33_cma_c1 = $unsigned(u0_m0_wo0_cm66_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_33_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_33_cma_ena2, u0_m0_wo0_mtree_madd2_33_cma_ena1, u0_m0_wo0_mtree_madd2_33_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_33_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_33_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_33_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_33_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_33_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_33_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_33_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_33_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_33_cma_s0), .xout(u0_m0_wo0_mtree_madd2_33_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_33_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_33_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_16_BitSelect_for_b_tessel0_0(BITSELECT,2304)@17
    assign u0_m0_wo0_mtree_add0_16_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_33_cma_q[19:0]);

    // u0_m0_wo0_dec64(LOOKUP,617)@10 + 1
    assign u0_m0_wo0_dec64_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec64_q <= $unsigned(1'b0);
            u0_m0_wo0_dec64_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111010000 : begin
                                         u0_m0_wo0_dec64_q <= 1'b0;
                                         u0_m0_wo0_dec64_e <= u0_m0_wo0_dec64_c;
                                     end
                14'b00001001101100 : begin
                                         u0_m0_wo0_dec64_q <= 1'b1;
                                         u0_m0_wo0_dec64_e <= u0_m0_wo0_dec64_c;
                                     end
                default : begin
                              u0_m0_wo0_dec64_q <= 1'b0;
                              u0_m0_wo0_dec64_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm64(DUALMEM,619)@10 + 2
    assign u0_m0_wo0_cm64_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm64_aa = u0_m0_wo0_dec64_q;
    assign u0_m0_wo0_cm64_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm64_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm64.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm64_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm64_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm64_aa),
        .data_a(u0_m0_wo0_cm64_ia),
        .wren_a(u0_m0_wo0_dec64_e[0]),
        .address_b(u0_m0_wo0_cm64_ab),
        .q_b(u0_m0_wo0_cm64_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm64_q = u0_m0_wo0_cm64_iq[15:0];

    // u0_m0_wo0_dec65(LOOKUP,620)@10 + 1
    assign u0_m0_wo0_dec65_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec65_q <= $unsigned(1'b0);
            u0_m0_wo0_dec65_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111010001 : begin
                                         u0_m0_wo0_dec65_q <= 1'b0;
                                         u0_m0_wo0_dec65_e <= u0_m0_wo0_dec65_c;
                                     end
                14'b00001001101101 : begin
                                         u0_m0_wo0_dec65_q <= 1'b1;
                                         u0_m0_wo0_dec65_e <= u0_m0_wo0_dec65_c;
                                     end
                default : begin
                              u0_m0_wo0_dec65_q <= 1'b0;
                              u0_m0_wo0_dec65_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm65(DUALMEM,622)@10 + 2
    assign u0_m0_wo0_cm65_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm65_aa = u0_m0_wo0_dec65_q;
    assign u0_m0_wo0_cm65_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm65_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm65.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm65_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm65_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm65_aa),
        .data_a(u0_m0_wo0_cm65_ia),
        .wren_a(u0_m0_wo0_dec65_e[0]),
        .address_b(u0_m0_wo0_cm65_ab),
        .q_b(u0_m0_wo0_cm65_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm65_q = u0_m0_wo0_cm65_iq[15:0];

    // u0_m0_wo0_mtree_madd2_32_cma(CHAINMULTADD,1258)@12 + 5
    assign u0_m0_wo0_mtree_madd2_32_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_32_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_32_cma_ena1 = u0_m0_wo0_mtree_madd2_32_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_32_cma_ena2 = u0_m0_wo0_mtree_madd2_32_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_32_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split245_c);
    assign u0_m0_wo0_mtree_madd2_32_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split65_b);
    assign u0_m0_wo0_mtree_madd2_32_cma_c0 = $unsigned(u0_m0_wo0_cm65_q);
    assign u0_m0_wo0_mtree_madd2_32_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split245_d);
    assign u0_m0_wo0_mtree_madd2_32_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split61_e);
    assign u0_m0_wo0_mtree_madd2_32_cma_c1 = $unsigned(u0_m0_wo0_cm64_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_32_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_32_cma_ena2, u0_m0_wo0_mtree_madd2_32_cma_ena1, u0_m0_wo0_mtree_madd2_32_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_32_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_32_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_32_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_32_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_32_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_32_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_32_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_32_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_32_cma_s0), .xout(u0_m0_wo0_mtree_madd2_32_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_32_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_32_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_16_BitSelect_for_a_tessel0_0(BITSELECT,2299)@17
    assign u0_m0_wo0_mtree_add0_16_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_32_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_16_p1_of_2(ADD,1475)@17 + 1
    assign u0_m0_wo0_mtree_add0_16_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_16_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_16_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_16_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_16_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_16_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_16_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_16_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_16_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_16_p1_of_2_q = u0_m0_wo0_mtree_add0_16_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add1_8_p1_of_2(ADD,1816)@18 + 1
    assign u0_m0_wo0_mtree_add1_8_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_16_p1_of_2_q};
    assign u0_m0_wo0_mtree_add1_8_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_17_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_8_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add1_8_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add1_8_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add1_8_p1_of_2_c[0] = u0_m0_wo0_mtree_add1_8_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add1_8_p1_of_2_q = u0_m0_wo0_mtree_add1_8_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add2_4_p1_of_2(ADD,1981)@19 + 1
    assign u0_m0_wo0_mtree_add2_4_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add1_8_p1_of_2_q};
    assign u0_m0_wo0_mtree_add2_4_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add1_9_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add2_4_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add2_4_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add2_4_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add2_4_p1_of_2_c[0] = u0_m0_wo0_mtree_add2_4_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add2_4_p1_of_2_q = u0_m0_wo0_mtree_add2_4_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add3_2_p1_of_2(ADD,2069)@20 + 1
    assign u0_m0_wo0_mtree_add3_2_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add2_4_p1_of_2_q};
    assign u0_m0_wo0_mtree_add3_2_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add2_5_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add3_2_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add3_2_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add3_2_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add3_2_p1_of_2_c[0] = u0_m0_wo0_mtree_add3_2_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add3_2_p1_of_2_q = u0_m0_wo0_mtree_add3_2_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add4_1_p1_of_2(ADD,2113)@21 + 1
    assign u0_m0_wo0_mtree_add4_1_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add3_2_p1_of_2_q};
    assign u0_m0_wo0_mtree_add4_1_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add3_3_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add4_1_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add4_1_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add4_1_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add4_1_p1_of_2_c[0] = u0_m0_wo0_mtree_add4_1_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add4_1_p1_of_2_q = u0_m0_wo0_mtree_add4_1_p1_of_2_o[19:0];

    // u0_m0_wo0_dec62(LOOKUP,611)@10 + 1
    assign u0_m0_wo0_dec62_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec62_q <= $unsigned(1'b0);
            u0_m0_wo0_dec62_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111001110 : begin
                                         u0_m0_wo0_dec62_q <= 1'b0;
                                         u0_m0_wo0_dec62_e <= u0_m0_wo0_dec62_c;
                                     end
                14'b00001001101010 : begin
                                         u0_m0_wo0_dec62_q <= 1'b1;
                                         u0_m0_wo0_dec62_e <= u0_m0_wo0_dec62_c;
                                     end
                default : begin
                              u0_m0_wo0_dec62_q <= 1'b0;
                              u0_m0_wo0_dec62_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm62(DUALMEM,613)@10 + 2
    assign u0_m0_wo0_cm62_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm62_aa = u0_m0_wo0_dec62_q;
    assign u0_m0_wo0_cm62_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm62_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm62.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm62_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm62_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm62_aa),
        .data_a(u0_m0_wo0_cm62_ia),
        .wren_a(u0_m0_wo0_dec62_e[0]),
        .address_b(u0_m0_wo0_cm62_ab),
        .q_b(u0_m0_wo0_cm62_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm62_q = u0_m0_wo0_cm62_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr249_notEnable(LOGICAL,3778)@12
    assign u0_m0_wo0_wi0_r0_delayr249_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr249_nor(LOGICAL,3779)@12
    assign u0_m0_wo0_wi0_r0_delayr249_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr249_notEnable_q | u0_m0_wo0_wi0_r0_delayr249_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr249_mem_last(CONSTANT,3775)
    assign u0_m0_wo0_wi0_r0_delayr249_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr249_cmp(LOGICAL,3776)@12
    assign u0_m0_wo0_wi0_r0_delayr249_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr249_mem_last_q == u0_m0_wo0_wi0_r0_delayr249_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr249_cmpReg(REG,3777)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr249_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr249_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr249_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr249_sticky_ena(REG,3780)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr249_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr249_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr249_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr249_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr249_enaAnd(LOGICAL,3781)@12
    assign u0_m0_wo0_wi0_r0_delayr249_enaAnd_q = u0_m0_wo0_wi0_r0_delayr249_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr249_rdcnt(COUNTER,3772)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr249_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr249_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr249_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr249_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr249_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr249_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr249_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr249_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr249_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr249_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr249_rdcnt_q = u0_m0_wo0_wi0_r0_delayr249_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr249_rdmux(MUX,3773)@12
    assign u0_m0_wo0_wi0_r0_delayr249_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr249_rdmux_s or u0_m0_wo0_wi0_r0_delayr249_wraddr_q or u0_m0_wo0_wi0_r0_delayr249_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr249_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr249_rdmux_q = u0_m0_wo0_wi0_r0_delayr249_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr249_rdmux_q = u0_m0_wo0_wi0_r0_delayr249_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr249_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join249(BITJOIN,217)@12
    assign u0_m0_wo0_wi0_r0_join249_q = {u0_m0_wo0_wi0_r0_split249_d, u0_m0_wo0_wi0_r0_split249_c, u0_m0_wo0_wi0_r0_split249_b, u0_m0_wo0_wi0_r0_split245_e};

    // u0_m0_wo0_wi0_r0_delayr249_wraddr(REG,3774)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr249_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr249_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr249_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr249_mem(DUALMEM,3771)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr249_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join249_q);
    assign u0_m0_wo0_wi0_r0_delayr249_mem_aa = u0_m0_wo0_wi0_r0_delayr249_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr249_mem_ab = u0_m0_wo0_wi0_r0_delayr249_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr249_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr249_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr249_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr249_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr249_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr249_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr249_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr249_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr249_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr249_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr249_mem_q = u0_m0_wo0_wi0_r0_delayr249_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split249(BITSELECT,218)@12
    assign u0_m0_wo0_wi0_r0_split249_b = $unsigned(u0_m0_wo0_wi0_r0_delayr249_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split249_c = $unsigned(u0_m0_wo0_wi0_r0_delayr249_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split249_d = $unsigned(u0_m0_wo0_wi0_r0_delayr249_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split249_e = $unsigned(u0_m0_wo0_wi0_r0_delayr249_mem_q[63:48]);

    // u0_m0_wo0_dec63(LOOKUP,614)@10 + 1
    assign u0_m0_wo0_dec63_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec63_q <= $unsigned(1'b0);
            u0_m0_wo0_dec63_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111001111 : begin
                                         u0_m0_wo0_dec63_q <= 1'b0;
                                         u0_m0_wo0_dec63_e <= u0_m0_wo0_dec63_c;
                                     end
                14'b00001001101011 : begin
                                         u0_m0_wo0_dec63_q <= 1'b1;
                                         u0_m0_wo0_dec63_e <= u0_m0_wo0_dec63_c;
                                     end
                default : begin
                              u0_m0_wo0_dec63_q <= 1'b0;
                              u0_m0_wo0_dec63_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm63(DUALMEM,616)@10 + 2
    assign u0_m0_wo0_cm63_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm63_aa = u0_m0_wo0_dec63_q;
    assign u0_m0_wo0_cm63_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm63_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm63.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm63_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm63_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm63_aa),
        .data_a(u0_m0_wo0_cm63_ia),
        .wren_a(u0_m0_wo0_dec63_e[0]),
        .address_b(u0_m0_wo0_cm63_ab),
        .q_b(u0_m0_wo0_cm63_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm63_q = u0_m0_wo0_cm63_iq[15:0];

    // u0_m0_wo0_mtree_madd2_31_cma(CHAINMULTADD,1259)@12 + 5
    assign u0_m0_wo0_mtree_madd2_31_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_31_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_31_cma_ena1 = u0_m0_wo0_mtree_madd2_31_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_31_cma_ena2 = u0_m0_wo0_mtree_madd2_31_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_31_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split245_e);
    assign u0_m0_wo0_mtree_madd2_31_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split61_d);
    assign u0_m0_wo0_mtree_madd2_31_cma_c0 = $unsigned(u0_m0_wo0_cm63_q);
    assign u0_m0_wo0_mtree_madd2_31_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split249_b);
    assign u0_m0_wo0_mtree_madd2_31_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split61_c);
    assign u0_m0_wo0_mtree_madd2_31_cma_c1 = $unsigned(u0_m0_wo0_cm62_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_31_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_31_cma_ena2, u0_m0_wo0_mtree_madd2_31_cma_ena1, u0_m0_wo0_mtree_madd2_31_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_31_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_31_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_31_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_31_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_31_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_31_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_31_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_31_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_31_cma_s0), .xout(u0_m0_wo0_mtree_madd2_31_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_31_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_31_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_15_BitSelect_for_b_tessel0_0(BITSELECT,2294)@17
    assign u0_m0_wo0_mtree_add0_15_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_31_cma_q[19:0]);

    // u0_m0_wo0_dec60(LOOKUP,605)@10 + 1
    assign u0_m0_wo0_dec60_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec60_q <= $unsigned(1'b0);
            u0_m0_wo0_dec60_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111001100 : begin
                                         u0_m0_wo0_dec60_q <= 1'b0;
                                         u0_m0_wo0_dec60_e <= u0_m0_wo0_dec60_c;
                                     end
                14'b00001001101000 : begin
                                         u0_m0_wo0_dec60_q <= 1'b1;
                                         u0_m0_wo0_dec60_e <= u0_m0_wo0_dec60_c;
                                     end
                default : begin
                              u0_m0_wo0_dec60_q <= 1'b0;
                              u0_m0_wo0_dec60_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm60(DUALMEM,607)@10 + 2
    assign u0_m0_wo0_cm60_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm60_aa = u0_m0_wo0_dec60_q;
    assign u0_m0_wo0_cm60_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm60_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm60.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm60_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm60_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm60_aa),
        .data_a(u0_m0_wo0_cm60_ia),
        .wren_a(u0_m0_wo0_dec60_e[0]),
        .address_b(u0_m0_wo0_cm60_ab),
        .q_b(u0_m0_wo0_cm60_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm60_q = u0_m0_wo0_cm60_iq[15:0];

    // u0_m0_wo0_dec61(LOOKUP,608)@10 + 1
    assign u0_m0_wo0_dec61_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec61_q <= $unsigned(1'b0);
            u0_m0_wo0_dec61_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111001101 : begin
                                         u0_m0_wo0_dec61_q <= 1'b0;
                                         u0_m0_wo0_dec61_e <= u0_m0_wo0_dec61_c;
                                     end
                14'b00001001101001 : begin
                                         u0_m0_wo0_dec61_q <= 1'b1;
                                         u0_m0_wo0_dec61_e <= u0_m0_wo0_dec61_c;
                                     end
                default : begin
                              u0_m0_wo0_dec61_q <= 1'b0;
                              u0_m0_wo0_dec61_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm61(DUALMEM,610)@10 + 2
    assign u0_m0_wo0_cm61_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm61_aa = u0_m0_wo0_dec61_q;
    assign u0_m0_wo0_cm61_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm61_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm61.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm61_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm61_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm61_aa),
        .data_a(u0_m0_wo0_cm61_ia),
        .wren_a(u0_m0_wo0_dec61_e[0]),
        .address_b(u0_m0_wo0_cm61_ab),
        .q_b(u0_m0_wo0_cm61_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm61_q = u0_m0_wo0_cm61_iq[15:0];

    // u0_m0_wo0_mtree_madd2_30_cma(CHAINMULTADD,1260)@12 + 5
    assign u0_m0_wo0_mtree_madd2_30_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_30_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_30_cma_ena1 = u0_m0_wo0_mtree_madd2_30_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_30_cma_ena2 = u0_m0_wo0_mtree_madd2_30_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_30_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split249_c);
    assign u0_m0_wo0_mtree_madd2_30_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split61_b);
    assign u0_m0_wo0_mtree_madd2_30_cma_c0 = $unsigned(u0_m0_wo0_cm61_q);
    assign u0_m0_wo0_mtree_madd2_30_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split249_d);
    assign u0_m0_wo0_mtree_madd2_30_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split57_e);
    assign u0_m0_wo0_mtree_madd2_30_cma_c1 = $unsigned(u0_m0_wo0_cm60_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_30_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_30_cma_ena2, u0_m0_wo0_mtree_madd2_30_cma_ena1, u0_m0_wo0_mtree_madd2_30_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_30_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_30_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_30_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_30_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_30_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_30_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_30_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_30_cma_s0), .xout(u0_m0_wo0_mtree_madd2_30_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_30_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_30_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_15_BitSelect_for_a_tessel0_0(BITSELECT,2289)@17
    assign u0_m0_wo0_mtree_add0_15_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_30_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_15_p1_of_2(ADD,1464)@17 + 1
    assign u0_m0_wo0_mtree_add0_15_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_15_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_15_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_15_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_15_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_15_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_15_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_15_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_15_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_15_p1_of_2_q = u0_m0_wo0_mtree_add0_15_p1_of_2_o[19:0];

    // u0_m0_wo0_dec58(LOOKUP,599)@10 + 1
    assign u0_m0_wo0_dec58_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec58_q <= $unsigned(1'b0);
            u0_m0_wo0_dec58_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111001010 : begin
                                         u0_m0_wo0_dec58_q <= 1'b0;
                                         u0_m0_wo0_dec58_e <= u0_m0_wo0_dec58_c;
                                     end
                14'b00001001100110 : begin
                                         u0_m0_wo0_dec58_q <= 1'b1;
                                         u0_m0_wo0_dec58_e <= u0_m0_wo0_dec58_c;
                                     end
                default : begin
                              u0_m0_wo0_dec58_q <= 1'b0;
                              u0_m0_wo0_dec58_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm58(DUALMEM,601)@10 + 2
    assign u0_m0_wo0_cm58_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm58_aa = u0_m0_wo0_dec58_q;
    assign u0_m0_wo0_cm58_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm58_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm58.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm58_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm58_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm58_aa),
        .data_a(u0_m0_wo0_cm58_ia),
        .wren_a(u0_m0_wo0_dec58_e[0]),
        .address_b(u0_m0_wo0_cm58_ab),
        .q_b(u0_m0_wo0_cm58_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm58_q = u0_m0_wo0_cm58_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr253_notEnable(LOGICAL,3789)@12
    assign u0_m0_wo0_wi0_r0_delayr253_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr253_nor(LOGICAL,3790)@12
    assign u0_m0_wo0_wi0_r0_delayr253_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr253_notEnable_q | u0_m0_wo0_wi0_r0_delayr253_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr253_mem_last(CONSTANT,3786)
    assign u0_m0_wo0_wi0_r0_delayr253_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr253_cmp(LOGICAL,3787)@12
    assign u0_m0_wo0_wi0_r0_delayr253_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr253_mem_last_q == u0_m0_wo0_wi0_r0_delayr253_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr253_cmpReg(REG,3788)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr253_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr253_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr253_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr253_sticky_ena(REG,3791)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr253_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr253_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr253_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr253_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr253_enaAnd(LOGICAL,3792)@12
    assign u0_m0_wo0_wi0_r0_delayr253_enaAnd_q = u0_m0_wo0_wi0_r0_delayr253_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr253_rdcnt(COUNTER,3783)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr253_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr253_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr253_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr253_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr253_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr253_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr253_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr253_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr253_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr253_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr253_rdcnt_q = u0_m0_wo0_wi0_r0_delayr253_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr253_rdmux(MUX,3784)@12
    assign u0_m0_wo0_wi0_r0_delayr253_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr253_rdmux_s or u0_m0_wo0_wi0_r0_delayr253_wraddr_q or u0_m0_wo0_wi0_r0_delayr253_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr253_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr253_rdmux_q = u0_m0_wo0_wi0_r0_delayr253_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr253_rdmux_q = u0_m0_wo0_wi0_r0_delayr253_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr253_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join253(BITJOIN,220)@12
    assign u0_m0_wo0_wi0_r0_join253_q = {u0_m0_wo0_wi0_r0_split253_d, u0_m0_wo0_wi0_r0_split253_c, u0_m0_wo0_wi0_r0_split253_b, u0_m0_wo0_wi0_r0_split249_e};

    // u0_m0_wo0_wi0_r0_delayr253_wraddr(REG,3785)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr253_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr253_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr253_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr253_mem(DUALMEM,3782)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr253_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join253_q);
    assign u0_m0_wo0_wi0_r0_delayr253_mem_aa = u0_m0_wo0_wi0_r0_delayr253_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr253_mem_ab = u0_m0_wo0_wi0_r0_delayr253_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr253_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr253_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr253_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr253_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr253_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr253_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr253_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr253_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr253_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr253_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr253_mem_q = u0_m0_wo0_wi0_r0_delayr253_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split253(BITSELECT,221)@12
    assign u0_m0_wo0_wi0_r0_split253_b = $unsigned(u0_m0_wo0_wi0_r0_delayr253_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split253_c = $unsigned(u0_m0_wo0_wi0_r0_delayr253_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split253_d = $unsigned(u0_m0_wo0_wi0_r0_delayr253_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split253_e = $unsigned(u0_m0_wo0_wi0_r0_delayr253_mem_q[63:48]);

    // u0_m0_wo0_dec59(LOOKUP,602)@10 + 1
    assign u0_m0_wo0_dec59_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec59_q <= $unsigned(1'b0);
            u0_m0_wo0_dec59_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111001011 : begin
                                         u0_m0_wo0_dec59_q <= 1'b0;
                                         u0_m0_wo0_dec59_e <= u0_m0_wo0_dec59_c;
                                     end
                14'b00001001100111 : begin
                                         u0_m0_wo0_dec59_q <= 1'b1;
                                         u0_m0_wo0_dec59_e <= u0_m0_wo0_dec59_c;
                                     end
                default : begin
                              u0_m0_wo0_dec59_q <= 1'b0;
                              u0_m0_wo0_dec59_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm59(DUALMEM,604)@10 + 2
    assign u0_m0_wo0_cm59_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm59_aa = u0_m0_wo0_dec59_q;
    assign u0_m0_wo0_cm59_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm59_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm59.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm59_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm59_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm59_aa),
        .data_a(u0_m0_wo0_cm59_ia),
        .wren_a(u0_m0_wo0_dec59_e[0]),
        .address_b(u0_m0_wo0_cm59_ab),
        .q_b(u0_m0_wo0_cm59_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm59_q = u0_m0_wo0_cm59_iq[15:0];

    // u0_m0_wo0_mtree_madd2_29_cma(CHAINMULTADD,1261)@12 + 5
    assign u0_m0_wo0_mtree_madd2_29_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_29_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_29_cma_ena1 = u0_m0_wo0_mtree_madd2_29_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_29_cma_ena2 = u0_m0_wo0_mtree_madd2_29_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_29_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split249_e);
    assign u0_m0_wo0_mtree_madd2_29_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split57_d);
    assign u0_m0_wo0_mtree_madd2_29_cma_c0 = $unsigned(u0_m0_wo0_cm59_q);
    assign u0_m0_wo0_mtree_madd2_29_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split253_b);
    assign u0_m0_wo0_mtree_madd2_29_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split57_c);
    assign u0_m0_wo0_mtree_madd2_29_cma_c1 = $unsigned(u0_m0_wo0_cm58_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_29_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_29_cma_ena2, u0_m0_wo0_mtree_madd2_29_cma_ena1, u0_m0_wo0_mtree_madd2_29_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_29_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_29_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_29_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_29_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_29_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_29_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_29_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_29_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_29_cma_s0), .xout(u0_m0_wo0_mtree_madd2_29_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_29_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_29_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_14_BitSelect_for_b_tessel0_0(BITSELECT,2284)@17
    assign u0_m0_wo0_mtree_add0_14_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_29_cma_q[19:0]);

    // u0_m0_wo0_dec56(LOOKUP,593)@10 + 1
    assign u0_m0_wo0_dec56_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec56_q <= $unsigned(1'b0);
            u0_m0_wo0_dec56_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111001000 : begin
                                         u0_m0_wo0_dec56_q <= 1'b0;
                                         u0_m0_wo0_dec56_e <= u0_m0_wo0_dec56_c;
                                     end
                14'b00001001100100 : begin
                                         u0_m0_wo0_dec56_q <= 1'b1;
                                         u0_m0_wo0_dec56_e <= u0_m0_wo0_dec56_c;
                                     end
                default : begin
                              u0_m0_wo0_dec56_q <= 1'b0;
                              u0_m0_wo0_dec56_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm56(DUALMEM,595)@10 + 2
    assign u0_m0_wo0_cm56_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm56_aa = u0_m0_wo0_dec56_q;
    assign u0_m0_wo0_cm56_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm56_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm56.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm56_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm56_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm56_aa),
        .data_a(u0_m0_wo0_cm56_ia),
        .wren_a(u0_m0_wo0_dec56_e[0]),
        .address_b(u0_m0_wo0_cm56_ab),
        .q_b(u0_m0_wo0_cm56_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm56_q = u0_m0_wo0_cm56_iq[15:0];

    // u0_m0_wo0_dec57(LOOKUP,596)@10 + 1
    assign u0_m0_wo0_dec57_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec57_q <= $unsigned(1'b0);
            u0_m0_wo0_dec57_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111001001 : begin
                                         u0_m0_wo0_dec57_q <= 1'b0;
                                         u0_m0_wo0_dec57_e <= u0_m0_wo0_dec57_c;
                                     end
                14'b00001001100101 : begin
                                         u0_m0_wo0_dec57_q <= 1'b1;
                                         u0_m0_wo0_dec57_e <= u0_m0_wo0_dec57_c;
                                     end
                default : begin
                              u0_m0_wo0_dec57_q <= 1'b0;
                              u0_m0_wo0_dec57_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm57(DUALMEM,598)@10 + 2
    assign u0_m0_wo0_cm57_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm57_aa = u0_m0_wo0_dec57_q;
    assign u0_m0_wo0_cm57_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm57_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm57.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm57_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm57_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm57_aa),
        .data_a(u0_m0_wo0_cm57_ia),
        .wren_a(u0_m0_wo0_dec57_e[0]),
        .address_b(u0_m0_wo0_cm57_ab),
        .q_b(u0_m0_wo0_cm57_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm57_q = u0_m0_wo0_cm57_iq[15:0];

    // u0_m0_wo0_mtree_madd2_28_cma(CHAINMULTADD,1262)@12 + 5
    assign u0_m0_wo0_mtree_madd2_28_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_28_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_28_cma_ena1 = u0_m0_wo0_mtree_madd2_28_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_28_cma_ena2 = u0_m0_wo0_mtree_madd2_28_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_28_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split253_c);
    assign u0_m0_wo0_mtree_madd2_28_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split57_b);
    assign u0_m0_wo0_mtree_madd2_28_cma_c0 = $unsigned(u0_m0_wo0_cm57_q);
    assign u0_m0_wo0_mtree_madd2_28_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split253_d);
    assign u0_m0_wo0_mtree_madd2_28_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split53_e);
    assign u0_m0_wo0_mtree_madd2_28_cma_c1 = $unsigned(u0_m0_wo0_cm56_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_28_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_28_cma_ena2, u0_m0_wo0_mtree_madd2_28_cma_ena1, u0_m0_wo0_mtree_madd2_28_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_28_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_28_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_28_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_28_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_28_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_28_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_28_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_28_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_28_cma_s0), .xout(u0_m0_wo0_mtree_madd2_28_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_28_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_28_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_14_BitSelect_for_a_tessel0_0(BITSELECT,2279)@17
    assign u0_m0_wo0_mtree_add0_14_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_28_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_14_p1_of_2(ADD,1453)@17 + 1
    assign u0_m0_wo0_mtree_add0_14_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_14_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_14_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_14_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_14_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_14_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_14_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_14_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_14_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_14_p1_of_2_q = u0_m0_wo0_mtree_add0_14_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add1_7_p1_of_2(ADD,1805)@18 + 1
    assign u0_m0_wo0_mtree_add1_7_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_14_p1_of_2_q};
    assign u0_m0_wo0_mtree_add1_7_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_15_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_7_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add1_7_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add1_7_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add1_7_p1_of_2_c[0] = u0_m0_wo0_mtree_add1_7_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add1_7_p1_of_2_q = u0_m0_wo0_mtree_add1_7_p1_of_2_o[19:0];

    // u0_m0_wo0_dec54(LOOKUP,587)@10 + 1
    assign u0_m0_wo0_dec54_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec54_q <= $unsigned(1'b0);
            u0_m0_wo0_dec54_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111000110 : begin
                                         u0_m0_wo0_dec54_q <= 1'b0;
                                         u0_m0_wo0_dec54_e <= u0_m0_wo0_dec54_c;
                                     end
                14'b00001001100010 : begin
                                         u0_m0_wo0_dec54_q <= 1'b1;
                                         u0_m0_wo0_dec54_e <= u0_m0_wo0_dec54_c;
                                     end
                default : begin
                              u0_m0_wo0_dec54_q <= 1'b0;
                              u0_m0_wo0_dec54_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm54(DUALMEM,589)@10 + 2
    assign u0_m0_wo0_cm54_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm54_aa = u0_m0_wo0_dec54_q;
    assign u0_m0_wo0_cm54_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm54_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm54.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm54_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm54_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm54_aa),
        .data_a(u0_m0_wo0_cm54_ia),
        .wren_a(u0_m0_wo0_dec54_e[0]),
        .address_b(u0_m0_wo0_cm54_ab),
        .q_b(u0_m0_wo0_cm54_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm54_q = u0_m0_wo0_cm54_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr257_notEnable(LOGICAL,3800)@12
    assign u0_m0_wo0_wi0_r0_delayr257_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr257_nor(LOGICAL,3801)@12
    assign u0_m0_wo0_wi0_r0_delayr257_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr257_notEnable_q | u0_m0_wo0_wi0_r0_delayr257_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr257_mem_last(CONSTANT,3797)
    assign u0_m0_wo0_wi0_r0_delayr257_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr257_cmp(LOGICAL,3798)@12
    assign u0_m0_wo0_wi0_r0_delayr257_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr257_mem_last_q == u0_m0_wo0_wi0_r0_delayr257_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr257_cmpReg(REG,3799)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr257_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr257_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr257_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr257_sticky_ena(REG,3802)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr257_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr257_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr257_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr257_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr257_enaAnd(LOGICAL,3803)@12
    assign u0_m0_wo0_wi0_r0_delayr257_enaAnd_q = u0_m0_wo0_wi0_r0_delayr257_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr257_rdcnt(COUNTER,3794)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr257_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr257_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr257_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr257_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr257_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr257_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr257_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr257_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr257_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr257_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr257_rdcnt_q = u0_m0_wo0_wi0_r0_delayr257_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr257_rdmux(MUX,3795)@12
    assign u0_m0_wo0_wi0_r0_delayr257_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr257_rdmux_s or u0_m0_wo0_wi0_r0_delayr257_wraddr_q or u0_m0_wo0_wi0_r0_delayr257_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr257_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr257_rdmux_q = u0_m0_wo0_wi0_r0_delayr257_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr257_rdmux_q = u0_m0_wo0_wi0_r0_delayr257_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr257_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join257(BITJOIN,223)@12
    assign u0_m0_wo0_wi0_r0_join257_q = {u0_m0_wo0_wi0_r0_split257_d, u0_m0_wo0_wi0_r0_split257_c, u0_m0_wo0_wi0_r0_split257_b, u0_m0_wo0_wi0_r0_split253_e};

    // u0_m0_wo0_wi0_r0_delayr257_wraddr(REG,3796)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr257_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr257_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr257_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr257_mem(DUALMEM,3793)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr257_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join257_q);
    assign u0_m0_wo0_wi0_r0_delayr257_mem_aa = u0_m0_wo0_wi0_r0_delayr257_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr257_mem_ab = u0_m0_wo0_wi0_r0_delayr257_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr257_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr257_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr257_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr257_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr257_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr257_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr257_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr257_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr257_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr257_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr257_mem_q = u0_m0_wo0_wi0_r0_delayr257_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split257(BITSELECT,224)@12
    assign u0_m0_wo0_wi0_r0_split257_b = $unsigned(u0_m0_wo0_wi0_r0_delayr257_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split257_c = $unsigned(u0_m0_wo0_wi0_r0_delayr257_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split257_d = $unsigned(u0_m0_wo0_wi0_r0_delayr257_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split257_e = $unsigned(u0_m0_wo0_wi0_r0_delayr257_mem_q[63:48]);

    // u0_m0_wo0_dec55(LOOKUP,590)@10 + 1
    assign u0_m0_wo0_dec55_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec55_q <= $unsigned(1'b0);
            u0_m0_wo0_dec55_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111000111 : begin
                                         u0_m0_wo0_dec55_q <= 1'b0;
                                         u0_m0_wo0_dec55_e <= u0_m0_wo0_dec55_c;
                                     end
                14'b00001001100011 : begin
                                         u0_m0_wo0_dec55_q <= 1'b1;
                                         u0_m0_wo0_dec55_e <= u0_m0_wo0_dec55_c;
                                     end
                default : begin
                              u0_m0_wo0_dec55_q <= 1'b0;
                              u0_m0_wo0_dec55_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm55(DUALMEM,592)@10 + 2
    assign u0_m0_wo0_cm55_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm55_aa = u0_m0_wo0_dec55_q;
    assign u0_m0_wo0_cm55_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm55_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm55.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm55_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm55_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm55_aa),
        .data_a(u0_m0_wo0_cm55_ia),
        .wren_a(u0_m0_wo0_dec55_e[0]),
        .address_b(u0_m0_wo0_cm55_ab),
        .q_b(u0_m0_wo0_cm55_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm55_q = u0_m0_wo0_cm55_iq[15:0];

    // u0_m0_wo0_mtree_madd2_27_cma(CHAINMULTADD,1263)@12 + 5
    assign u0_m0_wo0_mtree_madd2_27_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_27_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_27_cma_ena1 = u0_m0_wo0_mtree_madd2_27_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_27_cma_ena2 = u0_m0_wo0_mtree_madd2_27_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_27_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split253_e);
    assign u0_m0_wo0_mtree_madd2_27_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split53_d);
    assign u0_m0_wo0_mtree_madd2_27_cma_c0 = $unsigned(u0_m0_wo0_cm55_q);
    assign u0_m0_wo0_mtree_madd2_27_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split257_b);
    assign u0_m0_wo0_mtree_madd2_27_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split53_c);
    assign u0_m0_wo0_mtree_madd2_27_cma_c1 = $unsigned(u0_m0_wo0_cm54_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_27_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_27_cma_ena2, u0_m0_wo0_mtree_madd2_27_cma_ena1, u0_m0_wo0_mtree_madd2_27_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_27_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_27_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_27_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_27_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_27_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_27_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_27_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_27_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_27_cma_s0), .xout(u0_m0_wo0_mtree_madd2_27_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_27_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_27_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_13_BitSelect_for_b_tessel0_0(BITSELECT,2274)@17
    assign u0_m0_wo0_mtree_add0_13_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_27_cma_q[19:0]);

    // u0_m0_wo0_dec52(LOOKUP,581)@10 + 1
    assign u0_m0_wo0_dec52_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec52_q <= $unsigned(1'b0);
            u0_m0_wo0_dec52_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111000100 : begin
                                         u0_m0_wo0_dec52_q <= 1'b0;
                                         u0_m0_wo0_dec52_e <= u0_m0_wo0_dec52_c;
                                     end
                14'b00001001100000 : begin
                                         u0_m0_wo0_dec52_q <= 1'b1;
                                         u0_m0_wo0_dec52_e <= u0_m0_wo0_dec52_c;
                                     end
                default : begin
                              u0_m0_wo0_dec52_q <= 1'b0;
                              u0_m0_wo0_dec52_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm52(DUALMEM,583)@10 + 2
    assign u0_m0_wo0_cm52_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm52_aa = u0_m0_wo0_dec52_q;
    assign u0_m0_wo0_cm52_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm52_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm52.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm52_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm52_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm52_aa),
        .data_a(u0_m0_wo0_cm52_ia),
        .wren_a(u0_m0_wo0_dec52_e[0]),
        .address_b(u0_m0_wo0_cm52_ab),
        .q_b(u0_m0_wo0_cm52_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm52_q = u0_m0_wo0_cm52_iq[15:0];

    // u0_m0_wo0_dec53(LOOKUP,584)@10 + 1
    assign u0_m0_wo0_dec53_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec53_q <= $unsigned(1'b0);
            u0_m0_wo0_dec53_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111000101 : begin
                                         u0_m0_wo0_dec53_q <= 1'b0;
                                         u0_m0_wo0_dec53_e <= u0_m0_wo0_dec53_c;
                                     end
                14'b00001001100001 : begin
                                         u0_m0_wo0_dec53_q <= 1'b1;
                                         u0_m0_wo0_dec53_e <= u0_m0_wo0_dec53_c;
                                     end
                default : begin
                              u0_m0_wo0_dec53_q <= 1'b0;
                              u0_m0_wo0_dec53_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm53(DUALMEM,586)@10 + 2
    assign u0_m0_wo0_cm53_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm53_aa = u0_m0_wo0_dec53_q;
    assign u0_m0_wo0_cm53_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm53_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm53.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm53_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm53_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm53_aa),
        .data_a(u0_m0_wo0_cm53_ia),
        .wren_a(u0_m0_wo0_dec53_e[0]),
        .address_b(u0_m0_wo0_cm53_ab),
        .q_b(u0_m0_wo0_cm53_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm53_q = u0_m0_wo0_cm53_iq[15:0];

    // u0_m0_wo0_mtree_madd2_26_cma(CHAINMULTADD,1264)@12 + 5
    assign u0_m0_wo0_mtree_madd2_26_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_26_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_26_cma_ena1 = u0_m0_wo0_mtree_madd2_26_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_26_cma_ena2 = u0_m0_wo0_mtree_madd2_26_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_26_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split257_c);
    assign u0_m0_wo0_mtree_madd2_26_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split53_b);
    assign u0_m0_wo0_mtree_madd2_26_cma_c0 = $unsigned(u0_m0_wo0_cm53_q);
    assign u0_m0_wo0_mtree_madd2_26_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split257_d);
    assign u0_m0_wo0_mtree_madd2_26_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split49_e);
    assign u0_m0_wo0_mtree_madd2_26_cma_c1 = $unsigned(u0_m0_wo0_cm52_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_26_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_26_cma_ena2, u0_m0_wo0_mtree_madd2_26_cma_ena1, u0_m0_wo0_mtree_madd2_26_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_26_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_26_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_26_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_26_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_26_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_26_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_26_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_26_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_26_cma_s0), .xout(u0_m0_wo0_mtree_madd2_26_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_26_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_26_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_13_BitSelect_for_a_tessel0_0(BITSELECT,2269)@17
    assign u0_m0_wo0_mtree_add0_13_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_26_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_13_p1_of_2(ADD,1442)@17 + 1
    assign u0_m0_wo0_mtree_add0_13_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_13_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_13_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_13_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_13_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_13_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_13_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_13_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_13_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_13_p1_of_2_q = u0_m0_wo0_mtree_add0_13_p1_of_2_o[19:0];

    // u0_m0_wo0_dec50(LOOKUP,575)@10 + 1
    assign u0_m0_wo0_dec50_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec50_q <= $unsigned(1'b0);
            u0_m0_wo0_dec50_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111000010 : begin
                                         u0_m0_wo0_dec50_q <= 1'b0;
                                         u0_m0_wo0_dec50_e <= u0_m0_wo0_dec50_c;
                                     end
                14'b00001001011110 : begin
                                         u0_m0_wo0_dec50_q <= 1'b1;
                                         u0_m0_wo0_dec50_e <= u0_m0_wo0_dec50_c;
                                     end
                default : begin
                              u0_m0_wo0_dec50_q <= 1'b0;
                              u0_m0_wo0_dec50_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm50(DUALMEM,577)@10 + 2
    assign u0_m0_wo0_cm50_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm50_aa = u0_m0_wo0_dec50_q;
    assign u0_m0_wo0_cm50_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm50_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm50.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm50_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm50_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm50_aa),
        .data_a(u0_m0_wo0_cm50_ia),
        .wren_a(u0_m0_wo0_dec50_e[0]),
        .address_b(u0_m0_wo0_cm50_ab),
        .q_b(u0_m0_wo0_cm50_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm50_q = u0_m0_wo0_cm50_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr261_notEnable(LOGICAL,3811)@12
    assign u0_m0_wo0_wi0_r0_delayr261_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr261_nor(LOGICAL,3812)@12
    assign u0_m0_wo0_wi0_r0_delayr261_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr261_notEnable_q | u0_m0_wo0_wi0_r0_delayr261_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr261_mem_last(CONSTANT,3808)
    assign u0_m0_wo0_wi0_r0_delayr261_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr261_cmp(LOGICAL,3809)@12
    assign u0_m0_wo0_wi0_r0_delayr261_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr261_mem_last_q == u0_m0_wo0_wi0_r0_delayr261_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr261_cmpReg(REG,3810)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr261_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr261_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr261_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr261_sticky_ena(REG,3813)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr261_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr261_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr261_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr261_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr261_enaAnd(LOGICAL,3814)@12
    assign u0_m0_wo0_wi0_r0_delayr261_enaAnd_q = u0_m0_wo0_wi0_r0_delayr261_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr261_rdcnt(COUNTER,3805)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr261_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr261_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr261_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr261_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr261_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr261_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr261_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr261_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr261_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr261_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr261_rdcnt_q = u0_m0_wo0_wi0_r0_delayr261_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr261_rdmux(MUX,3806)@12
    assign u0_m0_wo0_wi0_r0_delayr261_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr261_rdmux_s or u0_m0_wo0_wi0_r0_delayr261_wraddr_q or u0_m0_wo0_wi0_r0_delayr261_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr261_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr261_rdmux_q = u0_m0_wo0_wi0_r0_delayr261_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr261_rdmux_q = u0_m0_wo0_wi0_r0_delayr261_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr261_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join261(BITJOIN,226)@12
    assign u0_m0_wo0_wi0_r0_join261_q = {u0_m0_wo0_wi0_r0_split261_d, u0_m0_wo0_wi0_r0_split261_c, u0_m0_wo0_wi0_r0_split261_b, u0_m0_wo0_wi0_r0_split257_e};

    // u0_m0_wo0_wi0_r0_delayr261_wraddr(REG,3807)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr261_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr261_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr261_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr261_mem(DUALMEM,3804)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr261_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join261_q);
    assign u0_m0_wo0_wi0_r0_delayr261_mem_aa = u0_m0_wo0_wi0_r0_delayr261_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr261_mem_ab = u0_m0_wo0_wi0_r0_delayr261_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr261_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr261_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr261_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr261_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr261_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr261_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr261_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr261_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr261_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr261_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr261_mem_q = u0_m0_wo0_wi0_r0_delayr261_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split261(BITSELECT,227)@12
    assign u0_m0_wo0_wi0_r0_split261_b = $unsigned(u0_m0_wo0_wi0_r0_delayr261_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split261_c = $unsigned(u0_m0_wo0_wi0_r0_delayr261_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split261_d = $unsigned(u0_m0_wo0_wi0_r0_delayr261_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split261_e = $unsigned(u0_m0_wo0_wi0_r0_delayr261_mem_q[63:48]);

    // u0_m0_wo0_dec51(LOOKUP,578)@10 + 1
    assign u0_m0_wo0_dec51_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec51_q <= $unsigned(1'b0);
            u0_m0_wo0_dec51_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111000011 : begin
                                         u0_m0_wo0_dec51_q <= 1'b0;
                                         u0_m0_wo0_dec51_e <= u0_m0_wo0_dec51_c;
                                     end
                14'b00001001011111 : begin
                                         u0_m0_wo0_dec51_q <= 1'b1;
                                         u0_m0_wo0_dec51_e <= u0_m0_wo0_dec51_c;
                                     end
                default : begin
                              u0_m0_wo0_dec51_q <= 1'b0;
                              u0_m0_wo0_dec51_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm51(DUALMEM,580)@10 + 2
    assign u0_m0_wo0_cm51_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm51_aa = u0_m0_wo0_dec51_q;
    assign u0_m0_wo0_cm51_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm51_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm51.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm51_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm51_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm51_aa),
        .data_a(u0_m0_wo0_cm51_ia),
        .wren_a(u0_m0_wo0_dec51_e[0]),
        .address_b(u0_m0_wo0_cm51_ab),
        .q_b(u0_m0_wo0_cm51_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm51_q = u0_m0_wo0_cm51_iq[15:0];

    // u0_m0_wo0_mtree_madd2_25_cma(CHAINMULTADD,1265)@12 + 5
    assign u0_m0_wo0_mtree_madd2_25_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_25_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_25_cma_ena1 = u0_m0_wo0_mtree_madd2_25_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_25_cma_ena2 = u0_m0_wo0_mtree_madd2_25_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_25_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split257_e);
    assign u0_m0_wo0_mtree_madd2_25_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split49_d);
    assign u0_m0_wo0_mtree_madd2_25_cma_c0 = $unsigned(u0_m0_wo0_cm51_q);
    assign u0_m0_wo0_mtree_madd2_25_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split261_b);
    assign u0_m0_wo0_mtree_madd2_25_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split49_c);
    assign u0_m0_wo0_mtree_madd2_25_cma_c1 = $unsigned(u0_m0_wo0_cm50_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_25_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_25_cma_ena2, u0_m0_wo0_mtree_madd2_25_cma_ena1, u0_m0_wo0_mtree_madd2_25_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_25_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_25_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_25_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_25_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_25_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_25_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_25_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_25_cma_s0), .xout(u0_m0_wo0_mtree_madd2_25_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_25_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_25_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_12_BitSelect_for_b_tessel0_0(BITSELECT,2264)@17
    assign u0_m0_wo0_mtree_add0_12_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_25_cma_q[19:0]);

    // u0_m0_wo0_dec48(LOOKUP,569)@10 + 1
    assign u0_m0_wo0_dec48_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec48_q <= $unsigned(1'b0);
            u0_m0_wo0_dec48_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111000000 : begin
                                         u0_m0_wo0_dec48_q <= 1'b0;
                                         u0_m0_wo0_dec48_e <= u0_m0_wo0_dec48_c;
                                     end
                14'b00001001011100 : begin
                                         u0_m0_wo0_dec48_q <= 1'b1;
                                         u0_m0_wo0_dec48_e <= u0_m0_wo0_dec48_c;
                                     end
                default : begin
                              u0_m0_wo0_dec48_q <= 1'b0;
                              u0_m0_wo0_dec48_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm48(DUALMEM,571)@10 + 2
    assign u0_m0_wo0_cm48_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm48_aa = u0_m0_wo0_dec48_q;
    assign u0_m0_wo0_cm48_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm48_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm48.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm48_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm48_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm48_aa),
        .data_a(u0_m0_wo0_cm48_ia),
        .wren_a(u0_m0_wo0_dec48_e[0]),
        .address_b(u0_m0_wo0_cm48_ab),
        .q_b(u0_m0_wo0_cm48_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm48_q = u0_m0_wo0_cm48_iq[15:0];

    // u0_m0_wo0_dec49(LOOKUP,572)@10 + 1
    assign u0_m0_wo0_dec49_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec49_q <= $unsigned(1'b0);
            u0_m0_wo0_dec49_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000111000001 : begin
                                         u0_m0_wo0_dec49_q <= 1'b0;
                                         u0_m0_wo0_dec49_e <= u0_m0_wo0_dec49_c;
                                     end
                14'b00001001011101 : begin
                                         u0_m0_wo0_dec49_q <= 1'b1;
                                         u0_m0_wo0_dec49_e <= u0_m0_wo0_dec49_c;
                                     end
                default : begin
                              u0_m0_wo0_dec49_q <= 1'b0;
                              u0_m0_wo0_dec49_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm49(DUALMEM,574)@10 + 2
    assign u0_m0_wo0_cm49_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm49_aa = u0_m0_wo0_dec49_q;
    assign u0_m0_wo0_cm49_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm49_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm49.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm49_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm49_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm49_aa),
        .data_a(u0_m0_wo0_cm49_ia),
        .wren_a(u0_m0_wo0_dec49_e[0]),
        .address_b(u0_m0_wo0_cm49_ab),
        .q_b(u0_m0_wo0_cm49_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm49_q = u0_m0_wo0_cm49_iq[15:0];

    // u0_m0_wo0_mtree_madd2_24_cma(CHAINMULTADD,1266)@12 + 5
    assign u0_m0_wo0_mtree_madd2_24_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_24_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_24_cma_ena1 = u0_m0_wo0_mtree_madd2_24_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_24_cma_ena2 = u0_m0_wo0_mtree_madd2_24_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_24_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split261_c);
    assign u0_m0_wo0_mtree_madd2_24_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split49_b);
    assign u0_m0_wo0_mtree_madd2_24_cma_c0 = $unsigned(u0_m0_wo0_cm49_q);
    assign u0_m0_wo0_mtree_madd2_24_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split261_d);
    assign u0_m0_wo0_mtree_madd2_24_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split45_e);
    assign u0_m0_wo0_mtree_madd2_24_cma_c1 = $unsigned(u0_m0_wo0_cm48_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_24_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_24_cma_ena2, u0_m0_wo0_mtree_madd2_24_cma_ena1, u0_m0_wo0_mtree_madd2_24_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_24_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_24_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_24_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_24_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_24_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_24_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_24_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_24_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_24_cma_s0), .xout(u0_m0_wo0_mtree_madd2_24_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_24_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_24_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_12_BitSelect_for_a_tessel0_0(BITSELECT,2259)@17
    assign u0_m0_wo0_mtree_add0_12_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_24_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_12_p1_of_2(ADD,1431)@17 + 1
    assign u0_m0_wo0_mtree_add0_12_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_12_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_12_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_12_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_12_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_12_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_12_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_12_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_12_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_12_p1_of_2_q = u0_m0_wo0_mtree_add0_12_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add1_6_p1_of_2(ADD,1794)@18 + 1
    assign u0_m0_wo0_mtree_add1_6_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_12_p1_of_2_q};
    assign u0_m0_wo0_mtree_add1_6_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_13_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_6_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add1_6_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add1_6_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add1_6_p1_of_2_c[0] = u0_m0_wo0_mtree_add1_6_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add1_6_p1_of_2_q = u0_m0_wo0_mtree_add1_6_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add2_3_p1_of_2(ADD,1970)@19 + 1
    assign u0_m0_wo0_mtree_add2_3_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add1_6_p1_of_2_q};
    assign u0_m0_wo0_mtree_add2_3_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add1_7_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add2_3_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add2_3_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add2_3_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add2_3_p1_of_2_c[0] = u0_m0_wo0_mtree_add2_3_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add2_3_p1_of_2_q = u0_m0_wo0_mtree_add2_3_p1_of_2_o[19:0];

    // u0_m0_wo0_dec46(LOOKUP,563)@10 + 1
    assign u0_m0_wo0_dec46_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec46_q <= $unsigned(1'b0);
            u0_m0_wo0_dec46_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110111110 : begin
                                         u0_m0_wo0_dec46_q <= 1'b0;
                                         u0_m0_wo0_dec46_e <= u0_m0_wo0_dec46_c;
                                     end
                14'b00001001011010 : begin
                                         u0_m0_wo0_dec46_q <= 1'b1;
                                         u0_m0_wo0_dec46_e <= u0_m0_wo0_dec46_c;
                                     end
                default : begin
                              u0_m0_wo0_dec46_q <= 1'b0;
                              u0_m0_wo0_dec46_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm46(DUALMEM,565)@10 + 2
    assign u0_m0_wo0_cm46_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm46_aa = u0_m0_wo0_dec46_q;
    assign u0_m0_wo0_cm46_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm46_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm46.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm46_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm46_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm46_aa),
        .data_a(u0_m0_wo0_cm46_ia),
        .wren_a(u0_m0_wo0_dec46_e[0]),
        .address_b(u0_m0_wo0_cm46_ab),
        .q_b(u0_m0_wo0_cm46_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm46_q = u0_m0_wo0_cm46_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr265_notEnable(LOGICAL,3822)@12
    assign u0_m0_wo0_wi0_r0_delayr265_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr265_nor(LOGICAL,3823)@12
    assign u0_m0_wo0_wi0_r0_delayr265_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr265_notEnable_q | u0_m0_wo0_wi0_r0_delayr265_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr265_mem_last(CONSTANT,3819)
    assign u0_m0_wo0_wi0_r0_delayr265_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr265_cmp(LOGICAL,3820)@12
    assign u0_m0_wo0_wi0_r0_delayr265_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr265_mem_last_q == u0_m0_wo0_wi0_r0_delayr265_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr265_cmpReg(REG,3821)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr265_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr265_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr265_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr265_sticky_ena(REG,3824)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr265_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr265_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr265_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr265_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr265_enaAnd(LOGICAL,3825)@12
    assign u0_m0_wo0_wi0_r0_delayr265_enaAnd_q = u0_m0_wo0_wi0_r0_delayr265_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr265_rdcnt(COUNTER,3816)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr265_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr265_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr265_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr265_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr265_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr265_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr265_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr265_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr265_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr265_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr265_rdcnt_q = u0_m0_wo0_wi0_r0_delayr265_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr265_rdmux(MUX,3817)@12
    assign u0_m0_wo0_wi0_r0_delayr265_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr265_rdmux_s or u0_m0_wo0_wi0_r0_delayr265_wraddr_q or u0_m0_wo0_wi0_r0_delayr265_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr265_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr265_rdmux_q = u0_m0_wo0_wi0_r0_delayr265_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr265_rdmux_q = u0_m0_wo0_wi0_r0_delayr265_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr265_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join265(BITJOIN,229)@12
    assign u0_m0_wo0_wi0_r0_join265_q = {u0_m0_wo0_wi0_r0_split265_d, u0_m0_wo0_wi0_r0_split265_c, u0_m0_wo0_wi0_r0_split265_b, u0_m0_wo0_wi0_r0_split261_e};

    // u0_m0_wo0_wi0_r0_delayr265_wraddr(REG,3818)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr265_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr265_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr265_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr265_mem(DUALMEM,3815)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr265_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join265_q);
    assign u0_m0_wo0_wi0_r0_delayr265_mem_aa = u0_m0_wo0_wi0_r0_delayr265_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr265_mem_ab = u0_m0_wo0_wi0_r0_delayr265_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr265_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr265_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr265_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr265_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr265_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr265_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr265_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr265_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr265_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr265_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr265_mem_q = u0_m0_wo0_wi0_r0_delayr265_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split265(BITSELECT,230)@12
    assign u0_m0_wo0_wi0_r0_split265_b = $unsigned(u0_m0_wo0_wi0_r0_delayr265_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split265_c = $unsigned(u0_m0_wo0_wi0_r0_delayr265_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split265_d = $unsigned(u0_m0_wo0_wi0_r0_delayr265_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split265_e = $unsigned(u0_m0_wo0_wi0_r0_delayr265_mem_q[63:48]);

    // u0_m0_wo0_dec47(LOOKUP,566)@10 + 1
    assign u0_m0_wo0_dec47_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec47_q <= $unsigned(1'b0);
            u0_m0_wo0_dec47_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110111111 : begin
                                         u0_m0_wo0_dec47_q <= 1'b0;
                                         u0_m0_wo0_dec47_e <= u0_m0_wo0_dec47_c;
                                     end
                14'b00001001011011 : begin
                                         u0_m0_wo0_dec47_q <= 1'b1;
                                         u0_m0_wo0_dec47_e <= u0_m0_wo0_dec47_c;
                                     end
                default : begin
                              u0_m0_wo0_dec47_q <= 1'b0;
                              u0_m0_wo0_dec47_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm47(DUALMEM,568)@10 + 2
    assign u0_m0_wo0_cm47_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm47_aa = u0_m0_wo0_dec47_q;
    assign u0_m0_wo0_cm47_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm47_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm47.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm47_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm47_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm47_aa),
        .data_a(u0_m0_wo0_cm47_ia),
        .wren_a(u0_m0_wo0_dec47_e[0]),
        .address_b(u0_m0_wo0_cm47_ab),
        .q_b(u0_m0_wo0_cm47_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm47_q = u0_m0_wo0_cm47_iq[15:0];

    // u0_m0_wo0_mtree_madd2_23_cma(CHAINMULTADD,1267)@12 + 5
    assign u0_m0_wo0_mtree_madd2_23_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_23_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_23_cma_ena1 = u0_m0_wo0_mtree_madd2_23_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_23_cma_ena2 = u0_m0_wo0_mtree_madd2_23_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_23_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split261_e);
    assign u0_m0_wo0_mtree_madd2_23_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split45_d);
    assign u0_m0_wo0_mtree_madd2_23_cma_c0 = $unsigned(u0_m0_wo0_cm47_q);
    assign u0_m0_wo0_mtree_madd2_23_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split265_b);
    assign u0_m0_wo0_mtree_madd2_23_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split45_c);
    assign u0_m0_wo0_mtree_madd2_23_cma_c1 = $unsigned(u0_m0_wo0_cm46_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_23_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_23_cma_ena2, u0_m0_wo0_mtree_madd2_23_cma_ena1, u0_m0_wo0_mtree_madd2_23_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_23_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_23_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_23_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_23_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_23_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_23_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_23_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_23_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_23_cma_s0), .xout(u0_m0_wo0_mtree_madd2_23_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_23_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_23_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_11_BitSelect_for_b_tessel0_0(BITSELECT,2254)@17
    assign u0_m0_wo0_mtree_add0_11_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_23_cma_q[19:0]);

    // u0_m0_wo0_dec44(LOOKUP,557)@10 + 1
    assign u0_m0_wo0_dec44_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec44_q <= $unsigned(1'b0);
            u0_m0_wo0_dec44_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110111100 : begin
                                         u0_m0_wo0_dec44_q <= 1'b0;
                                         u0_m0_wo0_dec44_e <= u0_m0_wo0_dec44_c;
                                     end
                14'b00001001011000 : begin
                                         u0_m0_wo0_dec44_q <= 1'b1;
                                         u0_m0_wo0_dec44_e <= u0_m0_wo0_dec44_c;
                                     end
                default : begin
                              u0_m0_wo0_dec44_q <= 1'b0;
                              u0_m0_wo0_dec44_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm44(DUALMEM,559)@10 + 2
    assign u0_m0_wo0_cm44_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm44_aa = u0_m0_wo0_dec44_q;
    assign u0_m0_wo0_cm44_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm44_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm44.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm44_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm44_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm44_aa),
        .data_a(u0_m0_wo0_cm44_ia),
        .wren_a(u0_m0_wo0_dec44_e[0]),
        .address_b(u0_m0_wo0_cm44_ab),
        .q_b(u0_m0_wo0_cm44_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm44_q = u0_m0_wo0_cm44_iq[15:0];

    // u0_m0_wo0_dec45(LOOKUP,560)@10 + 1
    assign u0_m0_wo0_dec45_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec45_q <= $unsigned(1'b0);
            u0_m0_wo0_dec45_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110111101 : begin
                                         u0_m0_wo0_dec45_q <= 1'b0;
                                         u0_m0_wo0_dec45_e <= u0_m0_wo0_dec45_c;
                                     end
                14'b00001001011001 : begin
                                         u0_m0_wo0_dec45_q <= 1'b1;
                                         u0_m0_wo0_dec45_e <= u0_m0_wo0_dec45_c;
                                     end
                default : begin
                              u0_m0_wo0_dec45_q <= 1'b0;
                              u0_m0_wo0_dec45_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm45(DUALMEM,562)@10 + 2
    assign u0_m0_wo0_cm45_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm45_aa = u0_m0_wo0_dec45_q;
    assign u0_m0_wo0_cm45_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm45_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm45.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm45_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm45_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm45_aa),
        .data_a(u0_m0_wo0_cm45_ia),
        .wren_a(u0_m0_wo0_dec45_e[0]),
        .address_b(u0_m0_wo0_cm45_ab),
        .q_b(u0_m0_wo0_cm45_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm45_q = u0_m0_wo0_cm45_iq[15:0];

    // u0_m0_wo0_mtree_madd2_22_cma(CHAINMULTADD,1268)@12 + 5
    assign u0_m0_wo0_mtree_madd2_22_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_22_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_22_cma_ena1 = u0_m0_wo0_mtree_madd2_22_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_22_cma_ena2 = u0_m0_wo0_mtree_madd2_22_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_22_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split265_c);
    assign u0_m0_wo0_mtree_madd2_22_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split45_b);
    assign u0_m0_wo0_mtree_madd2_22_cma_c0 = $unsigned(u0_m0_wo0_cm45_q);
    assign u0_m0_wo0_mtree_madd2_22_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split265_d);
    assign u0_m0_wo0_mtree_madd2_22_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split41_e);
    assign u0_m0_wo0_mtree_madd2_22_cma_c1 = $unsigned(u0_m0_wo0_cm44_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_22_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_22_cma_ena2, u0_m0_wo0_mtree_madd2_22_cma_ena1, u0_m0_wo0_mtree_madd2_22_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_22_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_22_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_22_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_22_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_22_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_22_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_22_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_22_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_22_cma_s0), .xout(u0_m0_wo0_mtree_madd2_22_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_22_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_22_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_11_BitSelect_for_a_tessel0_0(BITSELECT,2249)@17
    assign u0_m0_wo0_mtree_add0_11_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_22_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_11_p1_of_2(ADD,1420)@17 + 1
    assign u0_m0_wo0_mtree_add0_11_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_11_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_11_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_11_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_11_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_11_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_11_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_11_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_11_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_11_p1_of_2_q = u0_m0_wo0_mtree_add0_11_p1_of_2_o[19:0];

    // u0_m0_wo0_dec42(LOOKUP,551)@10 + 1
    assign u0_m0_wo0_dec42_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec42_q <= $unsigned(1'b0);
            u0_m0_wo0_dec42_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110111010 : begin
                                         u0_m0_wo0_dec42_q <= 1'b0;
                                         u0_m0_wo0_dec42_e <= u0_m0_wo0_dec42_c;
                                     end
                14'b00001001010110 : begin
                                         u0_m0_wo0_dec42_q <= 1'b1;
                                         u0_m0_wo0_dec42_e <= u0_m0_wo0_dec42_c;
                                     end
                default : begin
                              u0_m0_wo0_dec42_q <= 1'b0;
                              u0_m0_wo0_dec42_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm42(DUALMEM,553)@10 + 2
    assign u0_m0_wo0_cm42_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm42_aa = u0_m0_wo0_dec42_q;
    assign u0_m0_wo0_cm42_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm42_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm42.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm42_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm42_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm42_aa),
        .data_a(u0_m0_wo0_cm42_ia),
        .wren_a(u0_m0_wo0_dec42_e[0]),
        .address_b(u0_m0_wo0_cm42_ab),
        .q_b(u0_m0_wo0_cm42_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm42_q = u0_m0_wo0_cm42_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr269_notEnable(LOGICAL,3833)@12
    assign u0_m0_wo0_wi0_r0_delayr269_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr269_nor(LOGICAL,3834)@12
    assign u0_m0_wo0_wi0_r0_delayr269_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr269_notEnable_q | u0_m0_wo0_wi0_r0_delayr269_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr269_mem_last(CONSTANT,3830)
    assign u0_m0_wo0_wi0_r0_delayr269_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr269_cmp(LOGICAL,3831)@12
    assign u0_m0_wo0_wi0_r0_delayr269_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr269_mem_last_q == u0_m0_wo0_wi0_r0_delayr269_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr269_cmpReg(REG,3832)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr269_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr269_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr269_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr269_sticky_ena(REG,3835)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr269_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr269_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr269_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr269_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr269_enaAnd(LOGICAL,3836)@12
    assign u0_m0_wo0_wi0_r0_delayr269_enaAnd_q = u0_m0_wo0_wi0_r0_delayr269_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr269_rdcnt(COUNTER,3827)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr269_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr269_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr269_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr269_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr269_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr269_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr269_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr269_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr269_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr269_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr269_rdcnt_q = u0_m0_wo0_wi0_r0_delayr269_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr269_rdmux(MUX,3828)@12
    assign u0_m0_wo0_wi0_r0_delayr269_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr269_rdmux_s or u0_m0_wo0_wi0_r0_delayr269_wraddr_q or u0_m0_wo0_wi0_r0_delayr269_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr269_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr269_rdmux_q = u0_m0_wo0_wi0_r0_delayr269_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr269_rdmux_q = u0_m0_wo0_wi0_r0_delayr269_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr269_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join269(BITJOIN,232)@12
    assign u0_m0_wo0_wi0_r0_join269_q = {u0_m0_wo0_wi0_r0_split269_d, u0_m0_wo0_wi0_r0_split269_c, u0_m0_wo0_wi0_r0_split269_b, u0_m0_wo0_wi0_r0_split265_e};

    // u0_m0_wo0_wi0_r0_delayr269_wraddr(REG,3829)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr269_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr269_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr269_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr269_mem(DUALMEM,3826)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr269_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join269_q);
    assign u0_m0_wo0_wi0_r0_delayr269_mem_aa = u0_m0_wo0_wi0_r0_delayr269_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr269_mem_ab = u0_m0_wo0_wi0_r0_delayr269_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr269_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr269_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr269_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr269_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr269_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr269_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr269_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr269_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr269_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr269_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr269_mem_q = u0_m0_wo0_wi0_r0_delayr269_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split269(BITSELECT,233)@12
    assign u0_m0_wo0_wi0_r0_split269_b = $unsigned(u0_m0_wo0_wi0_r0_delayr269_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split269_c = $unsigned(u0_m0_wo0_wi0_r0_delayr269_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split269_d = $unsigned(u0_m0_wo0_wi0_r0_delayr269_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split269_e = $unsigned(u0_m0_wo0_wi0_r0_delayr269_mem_q[63:48]);

    // u0_m0_wo0_dec43(LOOKUP,554)@10 + 1
    assign u0_m0_wo0_dec43_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec43_q <= $unsigned(1'b0);
            u0_m0_wo0_dec43_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110111011 : begin
                                         u0_m0_wo0_dec43_q <= 1'b0;
                                         u0_m0_wo0_dec43_e <= u0_m0_wo0_dec43_c;
                                     end
                14'b00001001010111 : begin
                                         u0_m0_wo0_dec43_q <= 1'b1;
                                         u0_m0_wo0_dec43_e <= u0_m0_wo0_dec43_c;
                                     end
                default : begin
                              u0_m0_wo0_dec43_q <= 1'b0;
                              u0_m0_wo0_dec43_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm43(DUALMEM,556)@10 + 2
    assign u0_m0_wo0_cm43_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm43_aa = u0_m0_wo0_dec43_q;
    assign u0_m0_wo0_cm43_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm43_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm43.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm43_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm43_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm43_aa),
        .data_a(u0_m0_wo0_cm43_ia),
        .wren_a(u0_m0_wo0_dec43_e[0]),
        .address_b(u0_m0_wo0_cm43_ab),
        .q_b(u0_m0_wo0_cm43_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm43_q = u0_m0_wo0_cm43_iq[15:0];

    // u0_m0_wo0_mtree_madd2_21_cma(CHAINMULTADD,1269)@12 + 5
    assign u0_m0_wo0_mtree_madd2_21_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_21_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_21_cma_ena1 = u0_m0_wo0_mtree_madd2_21_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_21_cma_ena2 = u0_m0_wo0_mtree_madd2_21_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_21_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split265_e);
    assign u0_m0_wo0_mtree_madd2_21_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split41_d);
    assign u0_m0_wo0_mtree_madd2_21_cma_c0 = $unsigned(u0_m0_wo0_cm43_q);
    assign u0_m0_wo0_mtree_madd2_21_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split269_b);
    assign u0_m0_wo0_mtree_madd2_21_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split41_c);
    assign u0_m0_wo0_mtree_madd2_21_cma_c1 = $unsigned(u0_m0_wo0_cm42_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_21_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_21_cma_ena2, u0_m0_wo0_mtree_madd2_21_cma_ena1, u0_m0_wo0_mtree_madd2_21_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_21_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_21_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_21_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_21_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_21_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_21_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_21_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_21_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_21_cma_s0), .xout(u0_m0_wo0_mtree_madd2_21_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_21_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_21_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_10_BitSelect_for_b_tessel0_0(BITSELECT,2244)@17
    assign u0_m0_wo0_mtree_add0_10_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_21_cma_q[19:0]);

    // u0_m0_wo0_dec40(LOOKUP,545)@10 + 1
    assign u0_m0_wo0_dec40_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec40_q <= $unsigned(1'b0);
            u0_m0_wo0_dec40_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110111000 : begin
                                         u0_m0_wo0_dec40_q <= 1'b0;
                                         u0_m0_wo0_dec40_e <= u0_m0_wo0_dec40_c;
                                     end
                14'b00001001010100 : begin
                                         u0_m0_wo0_dec40_q <= 1'b1;
                                         u0_m0_wo0_dec40_e <= u0_m0_wo0_dec40_c;
                                     end
                default : begin
                              u0_m0_wo0_dec40_q <= 1'b0;
                              u0_m0_wo0_dec40_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm40(DUALMEM,547)@10 + 2
    assign u0_m0_wo0_cm40_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm40_aa = u0_m0_wo0_dec40_q;
    assign u0_m0_wo0_cm40_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm40_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm40.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm40_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm40_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm40_aa),
        .data_a(u0_m0_wo0_cm40_ia),
        .wren_a(u0_m0_wo0_dec40_e[0]),
        .address_b(u0_m0_wo0_cm40_ab),
        .q_b(u0_m0_wo0_cm40_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm40_q = u0_m0_wo0_cm40_iq[15:0];

    // u0_m0_wo0_dec41(LOOKUP,548)@10 + 1
    assign u0_m0_wo0_dec41_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec41_q <= $unsigned(1'b0);
            u0_m0_wo0_dec41_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110111001 : begin
                                         u0_m0_wo0_dec41_q <= 1'b0;
                                         u0_m0_wo0_dec41_e <= u0_m0_wo0_dec41_c;
                                     end
                14'b00001001010101 : begin
                                         u0_m0_wo0_dec41_q <= 1'b1;
                                         u0_m0_wo0_dec41_e <= u0_m0_wo0_dec41_c;
                                     end
                default : begin
                              u0_m0_wo0_dec41_q <= 1'b0;
                              u0_m0_wo0_dec41_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm41(DUALMEM,550)@10 + 2
    assign u0_m0_wo0_cm41_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm41_aa = u0_m0_wo0_dec41_q;
    assign u0_m0_wo0_cm41_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm41_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm41.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm41_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm41_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm41_aa),
        .data_a(u0_m0_wo0_cm41_ia),
        .wren_a(u0_m0_wo0_dec41_e[0]),
        .address_b(u0_m0_wo0_cm41_ab),
        .q_b(u0_m0_wo0_cm41_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm41_q = u0_m0_wo0_cm41_iq[15:0];

    // u0_m0_wo0_mtree_madd2_20_cma(CHAINMULTADD,1270)@12 + 5
    assign u0_m0_wo0_mtree_madd2_20_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_20_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_20_cma_ena1 = u0_m0_wo0_mtree_madd2_20_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_20_cma_ena2 = u0_m0_wo0_mtree_madd2_20_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_20_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split269_c);
    assign u0_m0_wo0_mtree_madd2_20_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split41_b);
    assign u0_m0_wo0_mtree_madd2_20_cma_c0 = $unsigned(u0_m0_wo0_cm41_q);
    assign u0_m0_wo0_mtree_madd2_20_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split269_d);
    assign u0_m0_wo0_mtree_madd2_20_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split37_e);
    assign u0_m0_wo0_mtree_madd2_20_cma_c1 = $unsigned(u0_m0_wo0_cm40_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_20_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_20_cma_ena2, u0_m0_wo0_mtree_madd2_20_cma_ena1, u0_m0_wo0_mtree_madd2_20_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_20_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_20_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_20_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_20_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_20_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_20_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_20_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_20_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_20_cma_s0), .xout(u0_m0_wo0_mtree_madd2_20_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_20_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_20_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_10_BitSelect_for_a_tessel0_0(BITSELECT,2239)@17
    assign u0_m0_wo0_mtree_add0_10_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_20_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_10_p1_of_2(ADD,1409)@17 + 1
    assign u0_m0_wo0_mtree_add0_10_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_10_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_10_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_10_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_10_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_10_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_10_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_10_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_10_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_10_p1_of_2_q = u0_m0_wo0_mtree_add0_10_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add1_5_p1_of_2(ADD,1783)@18 + 1
    assign u0_m0_wo0_mtree_add1_5_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_10_p1_of_2_q};
    assign u0_m0_wo0_mtree_add1_5_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_11_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_5_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add1_5_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add1_5_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add1_5_p1_of_2_c[0] = u0_m0_wo0_mtree_add1_5_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add1_5_p1_of_2_q = u0_m0_wo0_mtree_add1_5_p1_of_2_o[19:0];

    // u0_m0_wo0_dec38(LOOKUP,539)@10 + 1
    assign u0_m0_wo0_dec38_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec38_q <= $unsigned(1'b0);
            u0_m0_wo0_dec38_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110110110 : begin
                                         u0_m0_wo0_dec38_q <= 1'b0;
                                         u0_m0_wo0_dec38_e <= u0_m0_wo0_dec38_c;
                                     end
                14'b00001001010010 : begin
                                         u0_m0_wo0_dec38_q <= 1'b1;
                                         u0_m0_wo0_dec38_e <= u0_m0_wo0_dec38_c;
                                     end
                default : begin
                              u0_m0_wo0_dec38_q <= 1'b0;
                              u0_m0_wo0_dec38_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm38(DUALMEM,541)@10 + 2
    assign u0_m0_wo0_cm38_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm38_aa = u0_m0_wo0_dec38_q;
    assign u0_m0_wo0_cm38_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm38_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm38.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm38_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm38_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm38_aa),
        .data_a(u0_m0_wo0_cm38_ia),
        .wren_a(u0_m0_wo0_dec38_e[0]),
        .address_b(u0_m0_wo0_cm38_ab),
        .q_b(u0_m0_wo0_cm38_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm38_q = u0_m0_wo0_cm38_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr273_notEnable(LOGICAL,3844)@12
    assign u0_m0_wo0_wi0_r0_delayr273_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr273_nor(LOGICAL,3845)@12
    assign u0_m0_wo0_wi0_r0_delayr273_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr273_notEnable_q | u0_m0_wo0_wi0_r0_delayr273_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr273_mem_last(CONSTANT,3841)
    assign u0_m0_wo0_wi0_r0_delayr273_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr273_cmp(LOGICAL,3842)@12
    assign u0_m0_wo0_wi0_r0_delayr273_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr273_mem_last_q == u0_m0_wo0_wi0_r0_delayr273_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr273_cmpReg(REG,3843)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr273_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr273_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr273_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr273_sticky_ena(REG,3846)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr273_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr273_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr273_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr273_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr273_enaAnd(LOGICAL,3847)@12
    assign u0_m0_wo0_wi0_r0_delayr273_enaAnd_q = u0_m0_wo0_wi0_r0_delayr273_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr273_rdcnt(COUNTER,3838)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr273_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr273_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr273_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr273_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr273_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr273_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr273_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr273_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr273_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr273_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr273_rdcnt_q = u0_m0_wo0_wi0_r0_delayr273_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr273_rdmux(MUX,3839)@12
    assign u0_m0_wo0_wi0_r0_delayr273_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr273_rdmux_s or u0_m0_wo0_wi0_r0_delayr273_wraddr_q or u0_m0_wo0_wi0_r0_delayr273_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr273_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr273_rdmux_q = u0_m0_wo0_wi0_r0_delayr273_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr273_rdmux_q = u0_m0_wo0_wi0_r0_delayr273_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr273_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join273(BITJOIN,235)@12
    assign u0_m0_wo0_wi0_r0_join273_q = {u0_m0_wo0_wi0_r0_split273_d, u0_m0_wo0_wi0_r0_split273_c, u0_m0_wo0_wi0_r0_split273_b, u0_m0_wo0_wi0_r0_split269_e};

    // u0_m0_wo0_wi0_r0_delayr273_wraddr(REG,3840)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr273_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr273_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr273_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr273_mem(DUALMEM,3837)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr273_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join273_q);
    assign u0_m0_wo0_wi0_r0_delayr273_mem_aa = u0_m0_wo0_wi0_r0_delayr273_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr273_mem_ab = u0_m0_wo0_wi0_r0_delayr273_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr273_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr273_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr273_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr273_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr273_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr273_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr273_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr273_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr273_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr273_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr273_mem_q = u0_m0_wo0_wi0_r0_delayr273_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split273(BITSELECT,236)@12
    assign u0_m0_wo0_wi0_r0_split273_b = $unsigned(u0_m0_wo0_wi0_r0_delayr273_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split273_c = $unsigned(u0_m0_wo0_wi0_r0_delayr273_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split273_d = $unsigned(u0_m0_wo0_wi0_r0_delayr273_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split273_e = $unsigned(u0_m0_wo0_wi0_r0_delayr273_mem_q[63:48]);

    // u0_m0_wo0_dec39(LOOKUP,542)@10 + 1
    assign u0_m0_wo0_dec39_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec39_q <= $unsigned(1'b0);
            u0_m0_wo0_dec39_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110110111 : begin
                                         u0_m0_wo0_dec39_q <= 1'b0;
                                         u0_m0_wo0_dec39_e <= u0_m0_wo0_dec39_c;
                                     end
                14'b00001001010011 : begin
                                         u0_m0_wo0_dec39_q <= 1'b1;
                                         u0_m0_wo0_dec39_e <= u0_m0_wo0_dec39_c;
                                     end
                default : begin
                              u0_m0_wo0_dec39_q <= 1'b0;
                              u0_m0_wo0_dec39_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm39(DUALMEM,544)@10 + 2
    assign u0_m0_wo0_cm39_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm39_aa = u0_m0_wo0_dec39_q;
    assign u0_m0_wo0_cm39_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm39_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm39.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm39_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm39_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm39_aa),
        .data_a(u0_m0_wo0_cm39_ia),
        .wren_a(u0_m0_wo0_dec39_e[0]),
        .address_b(u0_m0_wo0_cm39_ab),
        .q_b(u0_m0_wo0_cm39_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm39_q = u0_m0_wo0_cm39_iq[15:0];

    // u0_m0_wo0_mtree_madd2_19_cma(CHAINMULTADD,1271)@12 + 5
    assign u0_m0_wo0_mtree_madd2_19_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_19_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_19_cma_ena1 = u0_m0_wo0_mtree_madd2_19_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_19_cma_ena2 = u0_m0_wo0_mtree_madd2_19_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_19_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split269_e);
    assign u0_m0_wo0_mtree_madd2_19_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split37_d);
    assign u0_m0_wo0_mtree_madd2_19_cma_c0 = $unsigned(u0_m0_wo0_cm39_q);
    assign u0_m0_wo0_mtree_madd2_19_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split273_b);
    assign u0_m0_wo0_mtree_madd2_19_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split37_c);
    assign u0_m0_wo0_mtree_madd2_19_cma_c1 = $unsigned(u0_m0_wo0_cm38_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_19_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_19_cma_ena2, u0_m0_wo0_mtree_madd2_19_cma_ena1, u0_m0_wo0_mtree_madd2_19_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_19_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_19_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_19_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_19_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_19_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_19_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_19_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_19_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_19_cma_s0), .xout(u0_m0_wo0_mtree_madd2_19_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_19_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_19_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_9_BitSelect_for_b_tessel0_0(BITSELECT,2234)@17
    assign u0_m0_wo0_mtree_add0_9_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_19_cma_q[19:0]);

    // u0_m0_wo0_dec36(LOOKUP,533)@10 + 1
    assign u0_m0_wo0_dec36_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec36_q <= $unsigned(1'b0);
            u0_m0_wo0_dec36_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110110100 : begin
                                         u0_m0_wo0_dec36_q <= 1'b0;
                                         u0_m0_wo0_dec36_e <= u0_m0_wo0_dec36_c;
                                     end
                14'b00001001010000 : begin
                                         u0_m0_wo0_dec36_q <= 1'b1;
                                         u0_m0_wo0_dec36_e <= u0_m0_wo0_dec36_c;
                                     end
                default : begin
                              u0_m0_wo0_dec36_q <= 1'b0;
                              u0_m0_wo0_dec36_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm36(DUALMEM,535)@10 + 2
    assign u0_m0_wo0_cm36_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm36_aa = u0_m0_wo0_dec36_q;
    assign u0_m0_wo0_cm36_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm36_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm36.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm36_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm36_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm36_aa),
        .data_a(u0_m0_wo0_cm36_ia),
        .wren_a(u0_m0_wo0_dec36_e[0]),
        .address_b(u0_m0_wo0_cm36_ab),
        .q_b(u0_m0_wo0_cm36_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm36_q = u0_m0_wo0_cm36_iq[15:0];

    // u0_m0_wo0_dec37(LOOKUP,536)@10 + 1
    assign u0_m0_wo0_dec37_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec37_q <= $unsigned(1'b0);
            u0_m0_wo0_dec37_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110110101 : begin
                                         u0_m0_wo0_dec37_q <= 1'b0;
                                         u0_m0_wo0_dec37_e <= u0_m0_wo0_dec37_c;
                                     end
                14'b00001001010001 : begin
                                         u0_m0_wo0_dec37_q <= 1'b1;
                                         u0_m0_wo0_dec37_e <= u0_m0_wo0_dec37_c;
                                     end
                default : begin
                              u0_m0_wo0_dec37_q <= 1'b0;
                              u0_m0_wo0_dec37_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm37(DUALMEM,538)@10 + 2
    assign u0_m0_wo0_cm37_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm37_aa = u0_m0_wo0_dec37_q;
    assign u0_m0_wo0_cm37_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm37_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm37.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm37_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm37_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm37_aa),
        .data_a(u0_m0_wo0_cm37_ia),
        .wren_a(u0_m0_wo0_dec37_e[0]),
        .address_b(u0_m0_wo0_cm37_ab),
        .q_b(u0_m0_wo0_cm37_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm37_q = u0_m0_wo0_cm37_iq[15:0];

    // u0_m0_wo0_mtree_madd2_18_cma(CHAINMULTADD,1272)@12 + 5
    assign u0_m0_wo0_mtree_madd2_18_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_18_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_18_cma_ena1 = u0_m0_wo0_mtree_madd2_18_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_18_cma_ena2 = u0_m0_wo0_mtree_madd2_18_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_18_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split273_c);
    assign u0_m0_wo0_mtree_madd2_18_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split37_b);
    assign u0_m0_wo0_mtree_madd2_18_cma_c0 = $unsigned(u0_m0_wo0_cm37_q);
    assign u0_m0_wo0_mtree_madd2_18_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split273_d);
    assign u0_m0_wo0_mtree_madd2_18_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split33_e);
    assign u0_m0_wo0_mtree_madd2_18_cma_c1 = $unsigned(u0_m0_wo0_cm36_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_18_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_18_cma_ena2, u0_m0_wo0_mtree_madd2_18_cma_ena1, u0_m0_wo0_mtree_madd2_18_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_18_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_18_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_18_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_18_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_18_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_18_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_18_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_18_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_18_cma_s0), .xout(u0_m0_wo0_mtree_madd2_18_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_18_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_18_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_9_BitSelect_for_a_tessel0_0(BITSELECT,2229)@17
    assign u0_m0_wo0_mtree_add0_9_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_18_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_9_p1_of_2(ADD,1398)@17 + 1
    assign u0_m0_wo0_mtree_add0_9_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_9_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_9_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_9_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_9_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_9_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_9_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_9_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_9_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_9_p1_of_2_q = u0_m0_wo0_mtree_add0_9_p1_of_2_o[19:0];

    // u0_m0_wo0_dec34(LOOKUP,527)@10 + 1
    assign u0_m0_wo0_dec34_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec34_q <= $unsigned(1'b0);
            u0_m0_wo0_dec34_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110110010 : begin
                                         u0_m0_wo0_dec34_q <= 1'b0;
                                         u0_m0_wo0_dec34_e <= u0_m0_wo0_dec34_c;
                                     end
                14'b00001001001110 : begin
                                         u0_m0_wo0_dec34_q <= 1'b1;
                                         u0_m0_wo0_dec34_e <= u0_m0_wo0_dec34_c;
                                     end
                default : begin
                              u0_m0_wo0_dec34_q <= 1'b0;
                              u0_m0_wo0_dec34_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm34(DUALMEM,529)@10 + 2
    assign u0_m0_wo0_cm34_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm34_aa = u0_m0_wo0_dec34_q;
    assign u0_m0_wo0_cm34_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm34_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm34.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm34_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm34_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm34_aa),
        .data_a(u0_m0_wo0_cm34_ia),
        .wren_a(u0_m0_wo0_dec34_e[0]),
        .address_b(u0_m0_wo0_cm34_ab),
        .q_b(u0_m0_wo0_cm34_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm34_q = u0_m0_wo0_cm34_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr277_notEnable(LOGICAL,3855)@12
    assign u0_m0_wo0_wi0_r0_delayr277_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr277_nor(LOGICAL,3856)@12
    assign u0_m0_wo0_wi0_r0_delayr277_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr277_notEnable_q | u0_m0_wo0_wi0_r0_delayr277_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr277_mem_last(CONSTANT,3852)
    assign u0_m0_wo0_wi0_r0_delayr277_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr277_cmp(LOGICAL,3853)@12
    assign u0_m0_wo0_wi0_r0_delayr277_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr277_mem_last_q == u0_m0_wo0_wi0_r0_delayr277_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr277_cmpReg(REG,3854)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr277_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr277_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr277_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr277_sticky_ena(REG,3857)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr277_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr277_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr277_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr277_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr277_enaAnd(LOGICAL,3858)@12
    assign u0_m0_wo0_wi0_r0_delayr277_enaAnd_q = u0_m0_wo0_wi0_r0_delayr277_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr277_rdcnt(COUNTER,3849)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr277_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr277_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr277_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr277_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr277_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr277_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr277_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr277_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr277_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr277_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr277_rdcnt_q = u0_m0_wo0_wi0_r0_delayr277_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr277_rdmux(MUX,3850)@12
    assign u0_m0_wo0_wi0_r0_delayr277_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr277_rdmux_s or u0_m0_wo0_wi0_r0_delayr277_wraddr_q or u0_m0_wo0_wi0_r0_delayr277_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr277_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr277_rdmux_q = u0_m0_wo0_wi0_r0_delayr277_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr277_rdmux_q = u0_m0_wo0_wi0_r0_delayr277_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr277_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join277(BITJOIN,238)@12
    assign u0_m0_wo0_wi0_r0_join277_q = {u0_m0_wo0_wi0_r0_split277_d, u0_m0_wo0_wi0_r0_split277_c, u0_m0_wo0_wi0_r0_split277_b, u0_m0_wo0_wi0_r0_split273_e};

    // u0_m0_wo0_wi0_r0_delayr277_wraddr(REG,3851)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr277_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr277_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr277_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr277_mem(DUALMEM,3848)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr277_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join277_q);
    assign u0_m0_wo0_wi0_r0_delayr277_mem_aa = u0_m0_wo0_wi0_r0_delayr277_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr277_mem_ab = u0_m0_wo0_wi0_r0_delayr277_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr277_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr277_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr277_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr277_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr277_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr277_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr277_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr277_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr277_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr277_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr277_mem_q = u0_m0_wo0_wi0_r0_delayr277_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split277(BITSELECT,239)@12
    assign u0_m0_wo0_wi0_r0_split277_b = $unsigned(u0_m0_wo0_wi0_r0_delayr277_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split277_c = $unsigned(u0_m0_wo0_wi0_r0_delayr277_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split277_d = $unsigned(u0_m0_wo0_wi0_r0_delayr277_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split277_e = $unsigned(u0_m0_wo0_wi0_r0_delayr277_mem_q[63:48]);

    // u0_m0_wo0_dec35(LOOKUP,530)@10 + 1
    assign u0_m0_wo0_dec35_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec35_q <= $unsigned(1'b0);
            u0_m0_wo0_dec35_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110110011 : begin
                                         u0_m0_wo0_dec35_q <= 1'b0;
                                         u0_m0_wo0_dec35_e <= u0_m0_wo0_dec35_c;
                                     end
                14'b00001001001111 : begin
                                         u0_m0_wo0_dec35_q <= 1'b1;
                                         u0_m0_wo0_dec35_e <= u0_m0_wo0_dec35_c;
                                     end
                default : begin
                              u0_m0_wo0_dec35_q <= 1'b0;
                              u0_m0_wo0_dec35_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm35(DUALMEM,532)@10 + 2
    assign u0_m0_wo0_cm35_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm35_aa = u0_m0_wo0_dec35_q;
    assign u0_m0_wo0_cm35_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm35_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm35.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm35_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm35_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm35_aa),
        .data_a(u0_m0_wo0_cm35_ia),
        .wren_a(u0_m0_wo0_dec35_e[0]),
        .address_b(u0_m0_wo0_cm35_ab),
        .q_b(u0_m0_wo0_cm35_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm35_q = u0_m0_wo0_cm35_iq[15:0];

    // u0_m0_wo0_mtree_madd2_17_cma(CHAINMULTADD,1273)@12 + 5
    assign u0_m0_wo0_mtree_madd2_17_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_17_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_17_cma_ena1 = u0_m0_wo0_mtree_madd2_17_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_17_cma_ena2 = u0_m0_wo0_mtree_madd2_17_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_17_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split273_e);
    assign u0_m0_wo0_mtree_madd2_17_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split33_d);
    assign u0_m0_wo0_mtree_madd2_17_cma_c0 = $unsigned(u0_m0_wo0_cm35_q);
    assign u0_m0_wo0_mtree_madd2_17_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split277_b);
    assign u0_m0_wo0_mtree_madd2_17_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split33_c);
    assign u0_m0_wo0_mtree_madd2_17_cma_c1 = $unsigned(u0_m0_wo0_cm34_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_17_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_17_cma_ena2, u0_m0_wo0_mtree_madd2_17_cma_ena1, u0_m0_wo0_mtree_madd2_17_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_17_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_17_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_17_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_17_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_17_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_17_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_17_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_17_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_17_cma_s0), .xout(u0_m0_wo0_mtree_madd2_17_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_17_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_17_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_8_BitSelect_for_b_tessel0_0(BITSELECT,2224)@17
    assign u0_m0_wo0_mtree_add0_8_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_17_cma_q[19:0]);

    // u0_m0_wo0_dec32(LOOKUP,521)@10 + 1
    assign u0_m0_wo0_dec32_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec32_q <= $unsigned(1'b0);
            u0_m0_wo0_dec32_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110110000 : begin
                                         u0_m0_wo0_dec32_q <= 1'b0;
                                         u0_m0_wo0_dec32_e <= u0_m0_wo0_dec32_c;
                                     end
                14'b00001001001100 : begin
                                         u0_m0_wo0_dec32_q <= 1'b1;
                                         u0_m0_wo0_dec32_e <= u0_m0_wo0_dec32_c;
                                     end
                default : begin
                              u0_m0_wo0_dec32_q <= 1'b0;
                              u0_m0_wo0_dec32_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm32(DUALMEM,523)@10 + 2
    assign u0_m0_wo0_cm32_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm32_aa = u0_m0_wo0_dec32_q;
    assign u0_m0_wo0_cm32_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm32_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm32.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm32_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm32_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm32_aa),
        .data_a(u0_m0_wo0_cm32_ia),
        .wren_a(u0_m0_wo0_dec32_e[0]),
        .address_b(u0_m0_wo0_cm32_ab),
        .q_b(u0_m0_wo0_cm32_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm32_q = u0_m0_wo0_cm32_iq[15:0];

    // u0_m0_wo0_dec33(LOOKUP,524)@10 + 1
    assign u0_m0_wo0_dec33_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec33_q <= $unsigned(1'b0);
            u0_m0_wo0_dec33_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110110001 : begin
                                         u0_m0_wo0_dec33_q <= 1'b0;
                                         u0_m0_wo0_dec33_e <= u0_m0_wo0_dec33_c;
                                     end
                14'b00001001001101 : begin
                                         u0_m0_wo0_dec33_q <= 1'b1;
                                         u0_m0_wo0_dec33_e <= u0_m0_wo0_dec33_c;
                                     end
                default : begin
                              u0_m0_wo0_dec33_q <= 1'b0;
                              u0_m0_wo0_dec33_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm33(DUALMEM,526)@10 + 2
    assign u0_m0_wo0_cm33_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm33_aa = u0_m0_wo0_dec33_q;
    assign u0_m0_wo0_cm33_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm33_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm33.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm33_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm33_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm33_aa),
        .data_a(u0_m0_wo0_cm33_ia),
        .wren_a(u0_m0_wo0_dec33_e[0]),
        .address_b(u0_m0_wo0_cm33_ab),
        .q_b(u0_m0_wo0_cm33_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm33_q = u0_m0_wo0_cm33_iq[15:0];

    // u0_m0_wo0_mtree_madd2_16_cma(CHAINMULTADD,1274)@12 + 5
    assign u0_m0_wo0_mtree_madd2_16_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_16_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_16_cma_ena1 = u0_m0_wo0_mtree_madd2_16_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_16_cma_ena2 = u0_m0_wo0_mtree_madd2_16_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_16_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split277_c);
    assign u0_m0_wo0_mtree_madd2_16_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split33_b);
    assign u0_m0_wo0_mtree_madd2_16_cma_c0 = $unsigned(u0_m0_wo0_cm33_q);
    assign u0_m0_wo0_mtree_madd2_16_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split277_d);
    assign u0_m0_wo0_mtree_madd2_16_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split29_e);
    assign u0_m0_wo0_mtree_madd2_16_cma_c1 = $unsigned(u0_m0_wo0_cm32_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_16_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_16_cma_ena2, u0_m0_wo0_mtree_madd2_16_cma_ena1, u0_m0_wo0_mtree_madd2_16_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_16_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_16_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_16_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_16_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_16_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_16_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_16_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_16_cma_s0), .xout(u0_m0_wo0_mtree_madd2_16_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_16_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_16_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_8_BitSelect_for_a_tessel0_0(BITSELECT,2219)@17
    assign u0_m0_wo0_mtree_add0_8_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_16_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_8_p1_of_2(ADD,1387)@17 + 1
    assign u0_m0_wo0_mtree_add0_8_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_8_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_8_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_8_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_8_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_8_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_8_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_8_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_8_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_8_p1_of_2_q = u0_m0_wo0_mtree_add0_8_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add1_4_p1_of_2(ADD,1772)@18 + 1
    assign u0_m0_wo0_mtree_add1_4_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_8_p1_of_2_q};
    assign u0_m0_wo0_mtree_add1_4_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_9_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_4_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add1_4_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add1_4_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add1_4_p1_of_2_c[0] = u0_m0_wo0_mtree_add1_4_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add1_4_p1_of_2_q = u0_m0_wo0_mtree_add1_4_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add2_2_p1_of_2(ADD,1959)@19 + 1
    assign u0_m0_wo0_mtree_add2_2_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add1_4_p1_of_2_q};
    assign u0_m0_wo0_mtree_add2_2_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add1_5_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add2_2_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add2_2_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add2_2_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add2_2_p1_of_2_c[0] = u0_m0_wo0_mtree_add2_2_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add2_2_p1_of_2_q = u0_m0_wo0_mtree_add2_2_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add3_1_p1_of_2(ADD,2058)@20 + 1
    assign u0_m0_wo0_mtree_add3_1_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add2_2_p1_of_2_q};
    assign u0_m0_wo0_mtree_add3_1_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add2_3_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add3_1_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add3_1_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add3_1_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add3_1_p1_of_2_c[0] = u0_m0_wo0_mtree_add3_1_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add3_1_p1_of_2_q = u0_m0_wo0_mtree_add3_1_p1_of_2_o[19:0];

    // u0_m0_wo0_dec30(LOOKUP,515)@10 + 1
    assign u0_m0_wo0_dec30_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec30_q <= $unsigned(1'b0);
            u0_m0_wo0_dec30_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110101110 : begin
                                         u0_m0_wo0_dec30_q <= 1'b0;
                                         u0_m0_wo0_dec30_e <= u0_m0_wo0_dec30_c;
                                     end
                14'b00001001001010 : begin
                                         u0_m0_wo0_dec30_q <= 1'b1;
                                         u0_m0_wo0_dec30_e <= u0_m0_wo0_dec30_c;
                                     end
                default : begin
                              u0_m0_wo0_dec30_q <= 1'b0;
                              u0_m0_wo0_dec30_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm30(DUALMEM,517)@10 + 2
    assign u0_m0_wo0_cm30_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm30_aa = u0_m0_wo0_dec30_q;
    assign u0_m0_wo0_cm30_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm30_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm30.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm30_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm30_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm30_aa),
        .data_a(u0_m0_wo0_cm30_ia),
        .wren_a(u0_m0_wo0_dec30_e[0]),
        .address_b(u0_m0_wo0_cm30_ab),
        .q_b(u0_m0_wo0_cm30_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm30_q = u0_m0_wo0_cm30_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr281_notEnable(LOGICAL,3866)@12
    assign u0_m0_wo0_wi0_r0_delayr281_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr281_nor(LOGICAL,3867)@12
    assign u0_m0_wo0_wi0_r0_delayr281_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr281_notEnable_q | u0_m0_wo0_wi0_r0_delayr281_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr281_mem_last(CONSTANT,3863)
    assign u0_m0_wo0_wi0_r0_delayr281_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr281_cmp(LOGICAL,3864)@12
    assign u0_m0_wo0_wi0_r0_delayr281_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr281_mem_last_q == u0_m0_wo0_wi0_r0_delayr281_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr281_cmpReg(REG,3865)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr281_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr281_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr281_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr281_sticky_ena(REG,3868)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr281_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr281_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr281_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr281_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr281_enaAnd(LOGICAL,3869)@12
    assign u0_m0_wo0_wi0_r0_delayr281_enaAnd_q = u0_m0_wo0_wi0_r0_delayr281_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr281_rdcnt(COUNTER,3860)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr281_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr281_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr281_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr281_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr281_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr281_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr281_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr281_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr281_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr281_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr281_rdcnt_q = u0_m0_wo0_wi0_r0_delayr281_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr281_rdmux(MUX,3861)@12
    assign u0_m0_wo0_wi0_r0_delayr281_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr281_rdmux_s or u0_m0_wo0_wi0_r0_delayr281_wraddr_q or u0_m0_wo0_wi0_r0_delayr281_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr281_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr281_rdmux_q = u0_m0_wo0_wi0_r0_delayr281_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr281_rdmux_q = u0_m0_wo0_wi0_r0_delayr281_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr281_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join281(BITJOIN,241)@12
    assign u0_m0_wo0_wi0_r0_join281_q = {u0_m0_wo0_wi0_r0_split281_d, u0_m0_wo0_wi0_r0_split281_c, u0_m0_wo0_wi0_r0_split281_b, u0_m0_wo0_wi0_r0_split277_e};

    // u0_m0_wo0_wi0_r0_delayr281_wraddr(REG,3862)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr281_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr281_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr281_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr281_mem(DUALMEM,3859)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr281_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join281_q);
    assign u0_m0_wo0_wi0_r0_delayr281_mem_aa = u0_m0_wo0_wi0_r0_delayr281_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr281_mem_ab = u0_m0_wo0_wi0_r0_delayr281_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr281_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr281_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr281_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr281_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr281_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr281_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr281_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr281_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr281_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr281_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr281_mem_q = u0_m0_wo0_wi0_r0_delayr281_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split281(BITSELECT,242)@12
    assign u0_m0_wo0_wi0_r0_split281_b = $unsigned(u0_m0_wo0_wi0_r0_delayr281_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split281_c = $unsigned(u0_m0_wo0_wi0_r0_delayr281_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split281_d = $unsigned(u0_m0_wo0_wi0_r0_delayr281_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split281_e = $unsigned(u0_m0_wo0_wi0_r0_delayr281_mem_q[63:48]);

    // u0_m0_wo0_dec31(LOOKUP,518)@10 + 1
    assign u0_m0_wo0_dec31_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec31_q <= $unsigned(1'b0);
            u0_m0_wo0_dec31_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110101111 : begin
                                         u0_m0_wo0_dec31_q <= 1'b0;
                                         u0_m0_wo0_dec31_e <= u0_m0_wo0_dec31_c;
                                     end
                14'b00001001001011 : begin
                                         u0_m0_wo0_dec31_q <= 1'b1;
                                         u0_m0_wo0_dec31_e <= u0_m0_wo0_dec31_c;
                                     end
                default : begin
                              u0_m0_wo0_dec31_q <= 1'b0;
                              u0_m0_wo0_dec31_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm31(DUALMEM,520)@10 + 2
    assign u0_m0_wo0_cm31_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm31_aa = u0_m0_wo0_dec31_q;
    assign u0_m0_wo0_cm31_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm31_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm31.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm31_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm31_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm31_aa),
        .data_a(u0_m0_wo0_cm31_ia),
        .wren_a(u0_m0_wo0_dec31_e[0]),
        .address_b(u0_m0_wo0_cm31_ab),
        .q_b(u0_m0_wo0_cm31_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm31_q = u0_m0_wo0_cm31_iq[15:0];

    // u0_m0_wo0_mtree_madd2_15_cma(CHAINMULTADD,1275)@12 + 5
    assign u0_m0_wo0_mtree_madd2_15_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_15_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_15_cma_ena1 = u0_m0_wo0_mtree_madd2_15_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_15_cma_ena2 = u0_m0_wo0_mtree_madd2_15_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_15_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split277_e);
    assign u0_m0_wo0_mtree_madd2_15_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split29_d);
    assign u0_m0_wo0_mtree_madd2_15_cma_c0 = $unsigned(u0_m0_wo0_cm31_q);
    assign u0_m0_wo0_mtree_madd2_15_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split281_b);
    assign u0_m0_wo0_mtree_madd2_15_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split29_c);
    assign u0_m0_wo0_mtree_madd2_15_cma_c1 = $unsigned(u0_m0_wo0_cm30_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_15_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_15_cma_ena2, u0_m0_wo0_mtree_madd2_15_cma_ena1, u0_m0_wo0_mtree_madd2_15_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_15_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_15_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_15_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_15_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_15_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_15_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_15_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_15_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_15_cma_s0), .xout(u0_m0_wo0_mtree_madd2_15_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_15_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_15_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_7_BitSelect_for_b_tessel0_0(BITSELECT,2214)@17
    assign u0_m0_wo0_mtree_add0_7_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_15_cma_q[19:0]);

    // u0_m0_wo0_dec28(LOOKUP,509)@10 + 1
    assign u0_m0_wo0_dec28_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec28_q <= $unsigned(1'b0);
            u0_m0_wo0_dec28_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110101100 : begin
                                         u0_m0_wo0_dec28_q <= 1'b0;
                                         u0_m0_wo0_dec28_e <= u0_m0_wo0_dec28_c;
                                     end
                14'b00001001001000 : begin
                                         u0_m0_wo0_dec28_q <= 1'b1;
                                         u0_m0_wo0_dec28_e <= u0_m0_wo0_dec28_c;
                                     end
                default : begin
                              u0_m0_wo0_dec28_q <= 1'b0;
                              u0_m0_wo0_dec28_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm28(DUALMEM,511)@10 + 2
    assign u0_m0_wo0_cm28_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm28_aa = u0_m0_wo0_dec28_q;
    assign u0_m0_wo0_cm28_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm28_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm28.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm28_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm28_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm28_aa),
        .data_a(u0_m0_wo0_cm28_ia),
        .wren_a(u0_m0_wo0_dec28_e[0]),
        .address_b(u0_m0_wo0_cm28_ab),
        .q_b(u0_m0_wo0_cm28_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm28_q = u0_m0_wo0_cm28_iq[15:0];

    // u0_m0_wo0_dec29(LOOKUP,512)@10 + 1
    assign u0_m0_wo0_dec29_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec29_q <= $unsigned(1'b0);
            u0_m0_wo0_dec29_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110101101 : begin
                                         u0_m0_wo0_dec29_q <= 1'b0;
                                         u0_m0_wo0_dec29_e <= u0_m0_wo0_dec29_c;
                                     end
                14'b00001001001001 : begin
                                         u0_m0_wo0_dec29_q <= 1'b1;
                                         u0_m0_wo0_dec29_e <= u0_m0_wo0_dec29_c;
                                     end
                default : begin
                              u0_m0_wo0_dec29_q <= 1'b0;
                              u0_m0_wo0_dec29_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm29(DUALMEM,514)@10 + 2
    assign u0_m0_wo0_cm29_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm29_aa = u0_m0_wo0_dec29_q;
    assign u0_m0_wo0_cm29_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm29_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm29.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm29_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm29_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm29_aa),
        .data_a(u0_m0_wo0_cm29_ia),
        .wren_a(u0_m0_wo0_dec29_e[0]),
        .address_b(u0_m0_wo0_cm29_ab),
        .q_b(u0_m0_wo0_cm29_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm29_q = u0_m0_wo0_cm29_iq[15:0];

    // u0_m0_wo0_mtree_madd2_14_cma(CHAINMULTADD,1276)@12 + 5
    assign u0_m0_wo0_mtree_madd2_14_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_14_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_14_cma_ena1 = u0_m0_wo0_mtree_madd2_14_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_14_cma_ena2 = u0_m0_wo0_mtree_madd2_14_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_14_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split281_c);
    assign u0_m0_wo0_mtree_madd2_14_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split29_b);
    assign u0_m0_wo0_mtree_madd2_14_cma_c0 = $unsigned(u0_m0_wo0_cm29_q);
    assign u0_m0_wo0_mtree_madd2_14_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split281_d);
    assign u0_m0_wo0_mtree_madd2_14_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split25_e);
    assign u0_m0_wo0_mtree_madd2_14_cma_c1 = $unsigned(u0_m0_wo0_cm28_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_14_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_14_cma_ena2, u0_m0_wo0_mtree_madd2_14_cma_ena1, u0_m0_wo0_mtree_madd2_14_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_14_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_14_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_14_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_14_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_14_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_14_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_14_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_14_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_14_cma_s0), .xout(u0_m0_wo0_mtree_madd2_14_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_14_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_14_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_7_BitSelect_for_a_tessel0_0(BITSELECT,2209)@17
    assign u0_m0_wo0_mtree_add0_7_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_14_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_7_p1_of_2(ADD,1376)@17 + 1
    assign u0_m0_wo0_mtree_add0_7_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_7_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_7_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_7_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_7_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_7_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_7_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_7_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_7_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_7_p1_of_2_q = u0_m0_wo0_mtree_add0_7_p1_of_2_o[19:0];

    // u0_m0_wo0_dec26(LOOKUP,503)@10 + 1
    assign u0_m0_wo0_dec26_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec26_q <= $unsigned(1'b0);
            u0_m0_wo0_dec26_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110101010 : begin
                                         u0_m0_wo0_dec26_q <= 1'b0;
                                         u0_m0_wo0_dec26_e <= u0_m0_wo0_dec26_c;
                                     end
                14'b00001001000110 : begin
                                         u0_m0_wo0_dec26_q <= 1'b1;
                                         u0_m0_wo0_dec26_e <= u0_m0_wo0_dec26_c;
                                     end
                default : begin
                              u0_m0_wo0_dec26_q <= 1'b0;
                              u0_m0_wo0_dec26_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm26(DUALMEM,505)@10 + 2
    assign u0_m0_wo0_cm26_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm26_aa = u0_m0_wo0_dec26_q;
    assign u0_m0_wo0_cm26_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm26_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm26.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm26_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm26_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm26_aa),
        .data_a(u0_m0_wo0_cm26_ia),
        .wren_a(u0_m0_wo0_dec26_e[0]),
        .address_b(u0_m0_wo0_cm26_ab),
        .q_b(u0_m0_wo0_cm26_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm26_q = u0_m0_wo0_cm26_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr285_notEnable(LOGICAL,3877)@12
    assign u0_m0_wo0_wi0_r0_delayr285_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr285_nor(LOGICAL,3878)@12
    assign u0_m0_wo0_wi0_r0_delayr285_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr285_notEnable_q | u0_m0_wo0_wi0_r0_delayr285_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr285_mem_last(CONSTANT,3874)
    assign u0_m0_wo0_wi0_r0_delayr285_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr285_cmp(LOGICAL,3875)@12
    assign u0_m0_wo0_wi0_r0_delayr285_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr285_mem_last_q == u0_m0_wo0_wi0_r0_delayr285_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr285_cmpReg(REG,3876)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr285_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr285_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr285_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr285_sticky_ena(REG,3879)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr285_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr285_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr285_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr285_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr285_enaAnd(LOGICAL,3880)@12
    assign u0_m0_wo0_wi0_r0_delayr285_enaAnd_q = u0_m0_wo0_wi0_r0_delayr285_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr285_rdcnt(COUNTER,3871)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr285_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr285_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr285_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr285_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr285_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr285_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr285_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr285_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr285_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr285_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr285_rdcnt_q = u0_m0_wo0_wi0_r0_delayr285_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr285_rdmux(MUX,3872)@12
    assign u0_m0_wo0_wi0_r0_delayr285_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr285_rdmux_s or u0_m0_wo0_wi0_r0_delayr285_wraddr_q or u0_m0_wo0_wi0_r0_delayr285_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr285_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr285_rdmux_q = u0_m0_wo0_wi0_r0_delayr285_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr285_rdmux_q = u0_m0_wo0_wi0_r0_delayr285_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr285_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join285(BITJOIN,244)@12
    assign u0_m0_wo0_wi0_r0_join285_q = {u0_m0_wo0_wi0_r0_split285_d, u0_m0_wo0_wi0_r0_split285_c, u0_m0_wo0_wi0_r0_split285_b, u0_m0_wo0_wi0_r0_split281_e};

    // u0_m0_wo0_wi0_r0_delayr285_wraddr(REG,3873)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr285_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr285_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr285_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr285_mem(DUALMEM,3870)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr285_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join285_q);
    assign u0_m0_wo0_wi0_r0_delayr285_mem_aa = u0_m0_wo0_wi0_r0_delayr285_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr285_mem_ab = u0_m0_wo0_wi0_r0_delayr285_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr285_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr285_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr285_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr285_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr285_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr285_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr285_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr285_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr285_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr285_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr285_mem_q = u0_m0_wo0_wi0_r0_delayr285_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split285(BITSELECT,245)@12
    assign u0_m0_wo0_wi0_r0_split285_b = $unsigned(u0_m0_wo0_wi0_r0_delayr285_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split285_c = $unsigned(u0_m0_wo0_wi0_r0_delayr285_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split285_d = $unsigned(u0_m0_wo0_wi0_r0_delayr285_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split285_e = $unsigned(u0_m0_wo0_wi0_r0_delayr285_mem_q[63:48]);

    // u0_m0_wo0_dec27(LOOKUP,506)@10 + 1
    assign u0_m0_wo0_dec27_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec27_q <= $unsigned(1'b0);
            u0_m0_wo0_dec27_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110101011 : begin
                                         u0_m0_wo0_dec27_q <= 1'b0;
                                         u0_m0_wo0_dec27_e <= u0_m0_wo0_dec27_c;
                                     end
                14'b00001001000111 : begin
                                         u0_m0_wo0_dec27_q <= 1'b1;
                                         u0_m0_wo0_dec27_e <= u0_m0_wo0_dec27_c;
                                     end
                default : begin
                              u0_m0_wo0_dec27_q <= 1'b0;
                              u0_m0_wo0_dec27_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm27(DUALMEM,508)@10 + 2
    assign u0_m0_wo0_cm27_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm27_aa = u0_m0_wo0_dec27_q;
    assign u0_m0_wo0_cm27_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm27_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm27.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm27_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm27_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm27_aa),
        .data_a(u0_m0_wo0_cm27_ia),
        .wren_a(u0_m0_wo0_dec27_e[0]),
        .address_b(u0_m0_wo0_cm27_ab),
        .q_b(u0_m0_wo0_cm27_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm27_q = u0_m0_wo0_cm27_iq[15:0];

    // u0_m0_wo0_mtree_madd2_13_cma(CHAINMULTADD,1277)@12 + 5
    assign u0_m0_wo0_mtree_madd2_13_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_13_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_13_cma_ena1 = u0_m0_wo0_mtree_madd2_13_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_13_cma_ena2 = u0_m0_wo0_mtree_madd2_13_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_13_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split281_e);
    assign u0_m0_wo0_mtree_madd2_13_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split25_d);
    assign u0_m0_wo0_mtree_madd2_13_cma_c0 = $unsigned(u0_m0_wo0_cm27_q);
    assign u0_m0_wo0_mtree_madd2_13_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split285_b);
    assign u0_m0_wo0_mtree_madd2_13_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split25_c);
    assign u0_m0_wo0_mtree_madd2_13_cma_c1 = $unsigned(u0_m0_wo0_cm26_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_13_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_13_cma_ena2, u0_m0_wo0_mtree_madd2_13_cma_ena1, u0_m0_wo0_mtree_madd2_13_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_13_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_13_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_13_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_13_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_13_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_13_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_13_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_13_cma_s0), .xout(u0_m0_wo0_mtree_madd2_13_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_13_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_13_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_6_BitSelect_for_b_tessel0_0(BITSELECT,2204)@17
    assign u0_m0_wo0_mtree_add0_6_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_13_cma_q[19:0]);

    // u0_m0_wo0_dec24(LOOKUP,497)@10 + 1
    assign u0_m0_wo0_dec24_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec24_q <= $unsigned(1'b0);
            u0_m0_wo0_dec24_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110101000 : begin
                                         u0_m0_wo0_dec24_q <= 1'b0;
                                         u0_m0_wo0_dec24_e <= u0_m0_wo0_dec24_c;
                                     end
                14'b00001001000100 : begin
                                         u0_m0_wo0_dec24_q <= 1'b1;
                                         u0_m0_wo0_dec24_e <= u0_m0_wo0_dec24_c;
                                     end
                default : begin
                              u0_m0_wo0_dec24_q <= 1'b0;
                              u0_m0_wo0_dec24_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm24(DUALMEM,499)@10 + 2
    assign u0_m0_wo0_cm24_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm24_aa = u0_m0_wo0_dec24_q;
    assign u0_m0_wo0_cm24_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm24_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm24.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm24_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm24_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm24_aa),
        .data_a(u0_m0_wo0_cm24_ia),
        .wren_a(u0_m0_wo0_dec24_e[0]),
        .address_b(u0_m0_wo0_cm24_ab),
        .q_b(u0_m0_wo0_cm24_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm24_q = u0_m0_wo0_cm24_iq[15:0];

    // u0_m0_wo0_dec25(LOOKUP,500)@10 + 1
    assign u0_m0_wo0_dec25_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec25_q <= $unsigned(1'b0);
            u0_m0_wo0_dec25_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110101001 : begin
                                         u0_m0_wo0_dec25_q <= 1'b0;
                                         u0_m0_wo0_dec25_e <= u0_m0_wo0_dec25_c;
                                     end
                14'b00001001000101 : begin
                                         u0_m0_wo0_dec25_q <= 1'b1;
                                         u0_m0_wo0_dec25_e <= u0_m0_wo0_dec25_c;
                                     end
                default : begin
                              u0_m0_wo0_dec25_q <= 1'b0;
                              u0_m0_wo0_dec25_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm25(DUALMEM,502)@10 + 2
    assign u0_m0_wo0_cm25_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm25_aa = u0_m0_wo0_dec25_q;
    assign u0_m0_wo0_cm25_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm25_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm25.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm25_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm25_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm25_aa),
        .data_a(u0_m0_wo0_cm25_ia),
        .wren_a(u0_m0_wo0_dec25_e[0]),
        .address_b(u0_m0_wo0_cm25_ab),
        .q_b(u0_m0_wo0_cm25_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm25_q = u0_m0_wo0_cm25_iq[15:0];

    // u0_m0_wo0_mtree_madd2_12_cma(CHAINMULTADD,1278)@12 + 5
    assign u0_m0_wo0_mtree_madd2_12_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_12_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_12_cma_ena1 = u0_m0_wo0_mtree_madd2_12_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_12_cma_ena2 = u0_m0_wo0_mtree_madd2_12_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_12_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split285_c);
    assign u0_m0_wo0_mtree_madd2_12_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split25_b);
    assign u0_m0_wo0_mtree_madd2_12_cma_c0 = $unsigned(u0_m0_wo0_cm25_q);
    assign u0_m0_wo0_mtree_madd2_12_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split285_d);
    assign u0_m0_wo0_mtree_madd2_12_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split21_e);
    assign u0_m0_wo0_mtree_madd2_12_cma_c1 = $unsigned(u0_m0_wo0_cm24_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_12_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_12_cma_ena2, u0_m0_wo0_mtree_madd2_12_cma_ena1, u0_m0_wo0_mtree_madd2_12_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_12_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_12_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_12_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_12_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_12_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_12_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_12_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_12_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_12_cma_s0), .xout(u0_m0_wo0_mtree_madd2_12_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_12_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_12_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_6_BitSelect_for_a_tessel0_0(BITSELECT,2199)@17
    assign u0_m0_wo0_mtree_add0_6_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_12_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_6_p1_of_2(ADD,1365)@17 + 1
    assign u0_m0_wo0_mtree_add0_6_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_6_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_6_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_6_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_6_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_6_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_6_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_6_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_6_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_6_p1_of_2_q = u0_m0_wo0_mtree_add0_6_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add1_3_p1_of_2(ADD,1761)@18 + 1
    assign u0_m0_wo0_mtree_add1_3_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_6_p1_of_2_q};
    assign u0_m0_wo0_mtree_add1_3_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_7_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_3_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add1_3_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add1_3_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add1_3_p1_of_2_c[0] = u0_m0_wo0_mtree_add1_3_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add1_3_p1_of_2_q = u0_m0_wo0_mtree_add1_3_p1_of_2_o[19:0];

    // u0_m0_wo0_dec22(LOOKUP,491)@10 + 1
    assign u0_m0_wo0_dec22_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec22_q <= $unsigned(1'b0);
            u0_m0_wo0_dec22_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110100110 : begin
                                         u0_m0_wo0_dec22_q <= 1'b0;
                                         u0_m0_wo0_dec22_e <= u0_m0_wo0_dec22_c;
                                     end
                14'b00001001000010 : begin
                                         u0_m0_wo0_dec22_q <= 1'b1;
                                         u0_m0_wo0_dec22_e <= u0_m0_wo0_dec22_c;
                                     end
                default : begin
                              u0_m0_wo0_dec22_q <= 1'b0;
                              u0_m0_wo0_dec22_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm22(DUALMEM,493)@10 + 2
    assign u0_m0_wo0_cm22_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm22_aa = u0_m0_wo0_dec22_q;
    assign u0_m0_wo0_cm22_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm22_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm22.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm22_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm22_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm22_aa),
        .data_a(u0_m0_wo0_cm22_ia),
        .wren_a(u0_m0_wo0_dec22_e[0]),
        .address_b(u0_m0_wo0_cm22_ab),
        .q_b(u0_m0_wo0_cm22_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm22_q = u0_m0_wo0_cm22_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr289_notEnable(LOGICAL,3888)@12
    assign u0_m0_wo0_wi0_r0_delayr289_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr289_nor(LOGICAL,3889)@12
    assign u0_m0_wo0_wi0_r0_delayr289_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr289_notEnable_q | u0_m0_wo0_wi0_r0_delayr289_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr289_mem_last(CONSTANT,3885)
    assign u0_m0_wo0_wi0_r0_delayr289_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr289_cmp(LOGICAL,3886)@12
    assign u0_m0_wo0_wi0_r0_delayr289_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr289_mem_last_q == u0_m0_wo0_wi0_r0_delayr289_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr289_cmpReg(REG,3887)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr289_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr289_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr289_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr289_sticky_ena(REG,3890)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr289_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr289_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr289_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr289_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr289_enaAnd(LOGICAL,3891)@12
    assign u0_m0_wo0_wi0_r0_delayr289_enaAnd_q = u0_m0_wo0_wi0_r0_delayr289_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr289_rdcnt(COUNTER,3882)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr289_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr289_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr289_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr289_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr289_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr289_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr289_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr289_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr289_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr289_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr289_rdcnt_q = u0_m0_wo0_wi0_r0_delayr289_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr289_rdmux(MUX,3883)@12
    assign u0_m0_wo0_wi0_r0_delayr289_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr289_rdmux_s or u0_m0_wo0_wi0_r0_delayr289_wraddr_q or u0_m0_wo0_wi0_r0_delayr289_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr289_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr289_rdmux_q = u0_m0_wo0_wi0_r0_delayr289_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr289_rdmux_q = u0_m0_wo0_wi0_r0_delayr289_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr289_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join289(BITJOIN,247)@12
    assign u0_m0_wo0_wi0_r0_join289_q = {u0_m0_wo0_wi0_r0_split289_d, u0_m0_wo0_wi0_r0_split289_c, u0_m0_wo0_wi0_r0_split289_b, u0_m0_wo0_wi0_r0_split285_e};

    // u0_m0_wo0_wi0_r0_delayr289_wraddr(REG,3884)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr289_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr289_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr289_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr289_mem(DUALMEM,3881)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr289_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join289_q);
    assign u0_m0_wo0_wi0_r0_delayr289_mem_aa = u0_m0_wo0_wi0_r0_delayr289_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr289_mem_ab = u0_m0_wo0_wi0_r0_delayr289_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr289_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr289_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr289_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr289_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr289_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr289_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr289_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr289_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr289_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr289_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr289_mem_q = u0_m0_wo0_wi0_r0_delayr289_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split289(BITSELECT,248)@12
    assign u0_m0_wo0_wi0_r0_split289_b = $unsigned(u0_m0_wo0_wi0_r0_delayr289_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split289_c = $unsigned(u0_m0_wo0_wi0_r0_delayr289_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split289_d = $unsigned(u0_m0_wo0_wi0_r0_delayr289_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split289_e = $unsigned(u0_m0_wo0_wi0_r0_delayr289_mem_q[63:48]);

    // u0_m0_wo0_dec23(LOOKUP,494)@10 + 1
    assign u0_m0_wo0_dec23_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec23_q <= $unsigned(1'b0);
            u0_m0_wo0_dec23_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110100111 : begin
                                         u0_m0_wo0_dec23_q <= 1'b0;
                                         u0_m0_wo0_dec23_e <= u0_m0_wo0_dec23_c;
                                     end
                14'b00001001000011 : begin
                                         u0_m0_wo0_dec23_q <= 1'b1;
                                         u0_m0_wo0_dec23_e <= u0_m0_wo0_dec23_c;
                                     end
                default : begin
                              u0_m0_wo0_dec23_q <= 1'b0;
                              u0_m0_wo0_dec23_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm23(DUALMEM,496)@10 + 2
    assign u0_m0_wo0_cm23_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm23_aa = u0_m0_wo0_dec23_q;
    assign u0_m0_wo0_cm23_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm23_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm23.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm23_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm23_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm23_aa),
        .data_a(u0_m0_wo0_cm23_ia),
        .wren_a(u0_m0_wo0_dec23_e[0]),
        .address_b(u0_m0_wo0_cm23_ab),
        .q_b(u0_m0_wo0_cm23_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm23_q = u0_m0_wo0_cm23_iq[15:0];

    // u0_m0_wo0_mtree_madd2_11_cma(CHAINMULTADD,1279)@12 + 5
    assign u0_m0_wo0_mtree_madd2_11_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_11_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_11_cma_ena1 = u0_m0_wo0_mtree_madd2_11_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_11_cma_ena2 = u0_m0_wo0_mtree_madd2_11_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_11_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split285_e);
    assign u0_m0_wo0_mtree_madd2_11_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split21_d);
    assign u0_m0_wo0_mtree_madd2_11_cma_c0 = $unsigned(u0_m0_wo0_cm23_q);
    assign u0_m0_wo0_mtree_madd2_11_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split289_b);
    assign u0_m0_wo0_mtree_madd2_11_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split21_c);
    assign u0_m0_wo0_mtree_madd2_11_cma_c1 = $unsigned(u0_m0_wo0_cm22_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_11_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_11_cma_ena2, u0_m0_wo0_mtree_madd2_11_cma_ena1, u0_m0_wo0_mtree_madd2_11_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_11_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_11_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_11_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_11_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_11_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_11_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_11_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_11_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_11_cma_s0), .xout(u0_m0_wo0_mtree_madd2_11_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_11_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_11_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_5_BitSelect_for_b_tessel0_0(BITSELECT,2194)@17
    assign u0_m0_wo0_mtree_add0_5_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_11_cma_q[19:0]);

    // u0_m0_wo0_dec20(LOOKUP,485)@10 + 1
    assign u0_m0_wo0_dec20_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec20_q <= $unsigned(1'b0);
            u0_m0_wo0_dec20_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110100100 : begin
                                         u0_m0_wo0_dec20_q <= 1'b0;
                                         u0_m0_wo0_dec20_e <= u0_m0_wo0_dec20_c;
                                     end
                14'b00001001000000 : begin
                                         u0_m0_wo0_dec20_q <= 1'b1;
                                         u0_m0_wo0_dec20_e <= u0_m0_wo0_dec20_c;
                                     end
                default : begin
                              u0_m0_wo0_dec20_q <= 1'b0;
                              u0_m0_wo0_dec20_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm20(DUALMEM,487)@10 + 2
    assign u0_m0_wo0_cm20_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm20_aa = u0_m0_wo0_dec20_q;
    assign u0_m0_wo0_cm20_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm20_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm20.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm20_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm20_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm20_aa),
        .data_a(u0_m0_wo0_cm20_ia),
        .wren_a(u0_m0_wo0_dec20_e[0]),
        .address_b(u0_m0_wo0_cm20_ab),
        .q_b(u0_m0_wo0_cm20_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm20_q = u0_m0_wo0_cm20_iq[15:0];

    // u0_m0_wo0_dec21(LOOKUP,488)@10 + 1
    assign u0_m0_wo0_dec21_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec21_q <= $unsigned(1'b0);
            u0_m0_wo0_dec21_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110100101 : begin
                                         u0_m0_wo0_dec21_q <= 1'b0;
                                         u0_m0_wo0_dec21_e <= u0_m0_wo0_dec21_c;
                                     end
                14'b00001001000001 : begin
                                         u0_m0_wo0_dec21_q <= 1'b1;
                                         u0_m0_wo0_dec21_e <= u0_m0_wo0_dec21_c;
                                     end
                default : begin
                              u0_m0_wo0_dec21_q <= 1'b0;
                              u0_m0_wo0_dec21_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm21(DUALMEM,490)@10 + 2
    assign u0_m0_wo0_cm21_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm21_aa = u0_m0_wo0_dec21_q;
    assign u0_m0_wo0_cm21_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm21_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm21.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm21_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm21_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm21_aa),
        .data_a(u0_m0_wo0_cm21_ia),
        .wren_a(u0_m0_wo0_dec21_e[0]),
        .address_b(u0_m0_wo0_cm21_ab),
        .q_b(u0_m0_wo0_cm21_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm21_q = u0_m0_wo0_cm21_iq[15:0];

    // u0_m0_wo0_mtree_madd2_10_cma(CHAINMULTADD,1280)@12 + 5
    assign u0_m0_wo0_mtree_madd2_10_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_10_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_10_cma_ena1 = u0_m0_wo0_mtree_madd2_10_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_10_cma_ena2 = u0_m0_wo0_mtree_madd2_10_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_10_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split289_c);
    assign u0_m0_wo0_mtree_madd2_10_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split21_b);
    assign u0_m0_wo0_mtree_madd2_10_cma_c0 = $unsigned(u0_m0_wo0_cm21_q);
    assign u0_m0_wo0_mtree_madd2_10_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split289_d);
    assign u0_m0_wo0_mtree_madd2_10_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split17_e);
    assign u0_m0_wo0_mtree_madd2_10_cma_c1 = $unsigned(u0_m0_wo0_cm20_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_10_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_10_cma_ena2, u0_m0_wo0_mtree_madd2_10_cma_ena1, u0_m0_wo0_mtree_madd2_10_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_10_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_10_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_10_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_10_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_10_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_10_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_10_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_10_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_10_cma_s0), .xout(u0_m0_wo0_mtree_madd2_10_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_10_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_10_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_5_BitSelect_for_a_tessel0_0(BITSELECT,2189)@17
    assign u0_m0_wo0_mtree_add0_5_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_10_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_5_p1_of_2(ADD,1354)@17 + 1
    assign u0_m0_wo0_mtree_add0_5_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_5_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_5_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_5_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_5_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_5_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_5_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_5_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_5_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_5_p1_of_2_q = u0_m0_wo0_mtree_add0_5_p1_of_2_o[19:0];

    // u0_m0_wo0_dec18(LOOKUP,479)@10 + 1
    assign u0_m0_wo0_dec18_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec18_q <= $unsigned(1'b0);
            u0_m0_wo0_dec18_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110100010 : begin
                                         u0_m0_wo0_dec18_q <= 1'b0;
                                         u0_m0_wo0_dec18_e <= u0_m0_wo0_dec18_c;
                                     end
                14'b00001000111110 : begin
                                         u0_m0_wo0_dec18_q <= 1'b1;
                                         u0_m0_wo0_dec18_e <= u0_m0_wo0_dec18_c;
                                     end
                default : begin
                              u0_m0_wo0_dec18_q <= 1'b0;
                              u0_m0_wo0_dec18_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm18(DUALMEM,481)@10 + 2
    assign u0_m0_wo0_cm18_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm18_aa = u0_m0_wo0_dec18_q;
    assign u0_m0_wo0_cm18_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm18_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm18.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm18_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm18_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm18_aa),
        .data_a(u0_m0_wo0_cm18_ia),
        .wren_a(u0_m0_wo0_dec18_e[0]),
        .address_b(u0_m0_wo0_cm18_ab),
        .q_b(u0_m0_wo0_cm18_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm18_q = u0_m0_wo0_cm18_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr293_notEnable(LOGICAL,3899)@12
    assign u0_m0_wo0_wi0_r0_delayr293_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr293_nor(LOGICAL,3900)@12
    assign u0_m0_wo0_wi0_r0_delayr293_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr293_notEnable_q | u0_m0_wo0_wi0_r0_delayr293_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr293_mem_last(CONSTANT,3896)
    assign u0_m0_wo0_wi0_r0_delayr293_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr293_cmp(LOGICAL,3897)@12
    assign u0_m0_wo0_wi0_r0_delayr293_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr293_mem_last_q == u0_m0_wo0_wi0_r0_delayr293_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr293_cmpReg(REG,3898)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr293_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr293_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr293_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr293_sticky_ena(REG,3901)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr293_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr293_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr293_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr293_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr293_enaAnd(LOGICAL,3902)@12
    assign u0_m0_wo0_wi0_r0_delayr293_enaAnd_q = u0_m0_wo0_wi0_r0_delayr293_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr293_rdcnt(COUNTER,3893)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr293_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr293_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr293_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr293_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr293_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr293_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr293_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr293_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr293_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr293_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr293_rdcnt_q = u0_m0_wo0_wi0_r0_delayr293_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr293_rdmux(MUX,3894)@12
    assign u0_m0_wo0_wi0_r0_delayr293_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr293_rdmux_s or u0_m0_wo0_wi0_r0_delayr293_wraddr_q or u0_m0_wo0_wi0_r0_delayr293_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr293_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr293_rdmux_q = u0_m0_wo0_wi0_r0_delayr293_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr293_rdmux_q = u0_m0_wo0_wi0_r0_delayr293_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr293_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join293(BITJOIN,250)@12
    assign u0_m0_wo0_wi0_r0_join293_q = {u0_m0_wo0_wi0_r0_split293_d, u0_m0_wo0_wi0_r0_split293_c, u0_m0_wo0_wi0_r0_split293_b, u0_m0_wo0_wi0_r0_split289_e};

    // u0_m0_wo0_wi0_r0_delayr293_wraddr(REG,3895)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr293_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr293_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr293_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr293_mem(DUALMEM,3892)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr293_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join293_q);
    assign u0_m0_wo0_wi0_r0_delayr293_mem_aa = u0_m0_wo0_wi0_r0_delayr293_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr293_mem_ab = u0_m0_wo0_wi0_r0_delayr293_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr293_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr293_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr293_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr293_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr293_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr293_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr293_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr293_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr293_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr293_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr293_mem_q = u0_m0_wo0_wi0_r0_delayr293_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split293(BITSELECT,251)@12
    assign u0_m0_wo0_wi0_r0_split293_b = $unsigned(u0_m0_wo0_wi0_r0_delayr293_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split293_c = $unsigned(u0_m0_wo0_wi0_r0_delayr293_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split293_d = $unsigned(u0_m0_wo0_wi0_r0_delayr293_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split293_e = $unsigned(u0_m0_wo0_wi0_r0_delayr293_mem_q[63:48]);

    // u0_m0_wo0_dec19(LOOKUP,482)@10 + 1
    assign u0_m0_wo0_dec19_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec19_q <= $unsigned(1'b0);
            u0_m0_wo0_dec19_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110100011 : begin
                                         u0_m0_wo0_dec19_q <= 1'b0;
                                         u0_m0_wo0_dec19_e <= u0_m0_wo0_dec19_c;
                                     end
                14'b00001000111111 : begin
                                         u0_m0_wo0_dec19_q <= 1'b1;
                                         u0_m0_wo0_dec19_e <= u0_m0_wo0_dec19_c;
                                     end
                default : begin
                              u0_m0_wo0_dec19_q <= 1'b0;
                              u0_m0_wo0_dec19_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm19(DUALMEM,484)@10 + 2
    assign u0_m0_wo0_cm19_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm19_aa = u0_m0_wo0_dec19_q;
    assign u0_m0_wo0_cm19_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm19_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm19.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm19_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm19_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm19_aa),
        .data_a(u0_m0_wo0_cm19_ia),
        .wren_a(u0_m0_wo0_dec19_e[0]),
        .address_b(u0_m0_wo0_cm19_ab),
        .q_b(u0_m0_wo0_cm19_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm19_q = u0_m0_wo0_cm19_iq[15:0];

    // u0_m0_wo0_mtree_madd2_9_cma(CHAINMULTADD,1281)@12 + 5
    assign u0_m0_wo0_mtree_madd2_9_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_9_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_9_cma_ena1 = u0_m0_wo0_mtree_madd2_9_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_9_cma_ena2 = u0_m0_wo0_mtree_madd2_9_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_9_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split289_e);
    assign u0_m0_wo0_mtree_madd2_9_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split17_d);
    assign u0_m0_wo0_mtree_madd2_9_cma_c0 = $unsigned(u0_m0_wo0_cm19_q);
    assign u0_m0_wo0_mtree_madd2_9_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split293_b);
    assign u0_m0_wo0_mtree_madd2_9_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split17_c);
    assign u0_m0_wo0_mtree_madd2_9_cma_c1 = $unsigned(u0_m0_wo0_cm18_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_9_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_9_cma_ena2, u0_m0_wo0_mtree_madd2_9_cma_ena1, u0_m0_wo0_mtree_madd2_9_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_9_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_9_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_9_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_9_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_9_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_9_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_9_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_9_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_9_cma_s0), .xout(u0_m0_wo0_mtree_madd2_9_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_9_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_9_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_4_BitSelect_for_b_tessel0_0(BITSELECT,2184)@17
    assign u0_m0_wo0_mtree_add0_4_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_9_cma_q[19:0]);

    // u0_m0_wo0_dec16(LOOKUP,473)@10 + 1
    assign u0_m0_wo0_dec16_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec16_q <= $unsigned(1'b0);
            u0_m0_wo0_dec16_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110100000 : begin
                                         u0_m0_wo0_dec16_q <= 1'b0;
                                         u0_m0_wo0_dec16_e <= u0_m0_wo0_dec16_c;
                                     end
                14'b00001000111100 : begin
                                         u0_m0_wo0_dec16_q <= 1'b1;
                                         u0_m0_wo0_dec16_e <= u0_m0_wo0_dec16_c;
                                     end
                default : begin
                              u0_m0_wo0_dec16_q <= 1'b0;
                              u0_m0_wo0_dec16_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm16(DUALMEM,475)@10 + 2
    assign u0_m0_wo0_cm16_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm16_aa = u0_m0_wo0_dec16_q;
    assign u0_m0_wo0_cm16_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm16_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm16.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm16_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm16_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm16_aa),
        .data_a(u0_m0_wo0_cm16_ia),
        .wren_a(u0_m0_wo0_dec16_e[0]),
        .address_b(u0_m0_wo0_cm16_ab),
        .q_b(u0_m0_wo0_cm16_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm16_q = u0_m0_wo0_cm16_iq[15:0];

    // u0_m0_wo0_dec17(LOOKUP,476)@10 + 1
    assign u0_m0_wo0_dec17_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec17_q <= $unsigned(1'b0);
            u0_m0_wo0_dec17_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110100001 : begin
                                         u0_m0_wo0_dec17_q <= 1'b0;
                                         u0_m0_wo0_dec17_e <= u0_m0_wo0_dec17_c;
                                     end
                14'b00001000111101 : begin
                                         u0_m0_wo0_dec17_q <= 1'b1;
                                         u0_m0_wo0_dec17_e <= u0_m0_wo0_dec17_c;
                                     end
                default : begin
                              u0_m0_wo0_dec17_q <= 1'b0;
                              u0_m0_wo0_dec17_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm17(DUALMEM,478)@10 + 2
    assign u0_m0_wo0_cm17_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm17_aa = u0_m0_wo0_dec17_q;
    assign u0_m0_wo0_cm17_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm17_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm17.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm17_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm17_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm17_aa),
        .data_a(u0_m0_wo0_cm17_ia),
        .wren_a(u0_m0_wo0_dec17_e[0]),
        .address_b(u0_m0_wo0_cm17_ab),
        .q_b(u0_m0_wo0_cm17_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm17_q = u0_m0_wo0_cm17_iq[15:0];

    // u0_m0_wo0_mtree_madd2_8_cma(CHAINMULTADD,1282)@12 + 5
    assign u0_m0_wo0_mtree_madd2_8_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_8_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_8_cma_ena1 = u0_m0_wo0_mtree_madd2_8_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_8_cma_ena2 = u0_m0_wo0_mtree_madd2_8_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_8_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split293_c);
    assign u0_m0_wo0_mtree_madd2_8_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split17_b);
    assign u0_m0_wo0_mtree_madd2_8_cma_c0 = $unsigned(u0_m0_wo0_cm17_q);
    assign u0_m0_wo0_mtree_madd2_8_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split293_d);
    assign u0_m0_wo0_mtree_madd2_8_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split13_e);
    assign u0_m0_wo0_mtree_madd2_8_cma_c1 = $unsigned(u0_m0_wo0_cm16_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_8_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_8_cma_ena2, u0_m0_wo0_mtree_madd2_8_cma_ena1, u0_m0_wo0_mtree_madd2_8_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_8_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_8_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_8_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_8_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_8_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_8_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_8_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_8_cma_s0), .xout(u0_m0_wo0_mtree_madd2_8_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_8_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_8_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_4_BitSelect_for_a_tessel0_0(BITSELECT,2179)@17
    assign u0_m0_wo0_mtree_add0_4_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_8_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_4_p1_of_2(ADD,1343)@17 + 1
    assign u0_m0_wo0_mtree_add0_4_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_4_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_4_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_4_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_4_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_4_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_4_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_4_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_4_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_4_p1_of_2_q = u0_m0_wo0_mtree_add0_4_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add1_2_p1_of_2(ADD,1750)@18 + 1
    assign u0_m0_wo0_mtree_add1_2_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_4_p1_of_2_q};
    assign u0_m0_wo0_mtree_add1_2_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_5_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_2_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add1_2_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add1_2_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add1_2_p1_of_2_c[0] = u0_m0_wo0_mtree_add1_2_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add1_2_p1_of_2_q = u0_m0_wo0_mtree_add1_2_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add2_1_p1_of_2(ADD,1948)@19 + 1
    assign u0_m0_wo0_mtree_add2_1_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add1_2_p1_of_2_q};
    assign u0_m0_wo0_mtree_add2_1_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add1_3_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add2_1_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add2_1_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add2_1_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add2_1_p1_of_2_c[0] = u0_m0_wo0_mtree_add2_1_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add2_1_p1_of_2_q = u0_m0_wo0_mtree_add2_1_p1_of_2_o[19:0];

    // u0_m0_wo0_dec14(LOOKUP,467)@10 + 1
    assign u0_m0_wo0_dec14_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec14_q <= $unsigned(1'b0);
            u0_m0_wo0_dec14_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110011110 : begin
                                         u0_m0_wo0_dec14_q <= 1'b0;
                                         u0_m0_wo0_dec14_e <= u0_m0_wo0_dec14_c;
                                     end
                14'b00001000111010 : begin
                                         u0_m0_wo0_dec14_q <= 1'b1;
                                         u0_m0_wo0_dec14_e <= u0_m0_wo0_dec14_c;
                                     end
                default : begin
                              u0_m0_wo0_dec14_q <= 1'b0;
                              u0_m0_wo0_dec14_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm14(DUALMEM,469)@10 + 2
    assign u0_m0_wo0_cm14_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm14_aa = u0_m0_wo0_dec14_q;
    assign u0_m0_wo0_cm14_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm14_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm14.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm14_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm14_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm14_aa),
        .data_a(u0_m0_wo0_cm14_ia),
        .wren_a(u0_m0_wo0_dec14_e[0]),
        .address_b(u0_m0_wo0_cm14_ab),
        .q_b(u0_m0_wo0_cm14_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm14_q = u0_m0_wo0_cm14_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr297_notEnable(LOGICAL,3910)@12
    assign u0_m0_wo0_wi0_r0_delayr297_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr297_nor(LOGICAL,3911)@12
    assign u0_m0_wo0_wi0_r0_delayr297_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr297_notEnable_q | u0_m0_wo0_wi0_r0_delayr297_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr297_mem_last(CONSTANT,3907)
    assign u0_m0_wo0_wi0_r0_delayr297_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr297_cmp(LOGICAL,3908)@12
    assign u0_m0_wo0_wi0_r0_delayr297_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr297_mem_last_q == u0_m0_wo0_wi0_r0_delayr297_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr297_cmpReg(REG,3909)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr297_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr297_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr297_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr297_sticky_ena(REG,3912)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr297_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr297_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr297_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr297_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr297_enaAnd(LOGICAL,3913)@12
    assign u0_m0_wo0_wi0_r0_delayr297_enaAnd_q = u0_m0_wo0_wi0_r0_delayr297_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr297_rdcnt(COUNTER,3904)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr297_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr297_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr297_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr297_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr297_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr297_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr297_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr297_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr297_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr297_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr297_rdcnt_q = u0_m0_wo0_wi0_r0_delayr297_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr297_rdmux(MUX,3905)@12
    assign u0_m0_wo0_wi0_r0_delayr297_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr297_rdmux_s or u0_m0_wo0_wi0_r0_delayr297_wraddr_q or u0_m0_wo0_wi0_r0_delayr297_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr297_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr297_rdmux_q = u0_m0_wo0_wi0_r0_delayr297_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr297_rdmux_q = u0_m0_wo0_wi0_r0_delayr297_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr297_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join297(BITJOIN,253)@12
    assign u0_m0_wo0_wi0_r0_join297_q = {u0_m0_wo0_wi0_r0_split297_d, u0_m0_wo0_wi0_r0_split297_c, u0_m0_wo0_wi0_r0_split297_b, u0_m0_wo0_wi0_r0_split293_e};

    // u0_m0_wo0_wi0_r0_delayr297_wraddr(REG,3906)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr297_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr297_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr297_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr297_mem(DUALMEM,3903)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr297_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join297_q);
    assign u0_m0_wo0_wi0_r0_delayr297_mem_aa = u0_m0_wo0_wi0_r0_delayr297_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr297_mem_ab = u0_m0_wo0_wi0_r0_delayr297_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr297_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr297_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr297_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr297_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr297_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr297_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr297_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr297_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr297_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr297_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr297_mem_q = u0_m0_wo0_wi0_r0_delayr297_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split297(BITSELECT,254)@12
    assign u0_m0_wo0_wi0_r0_split297_b = $unsigned(u0_m0_wo0_wi0_r0_delayr297_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split297_c = $unsigned(u0_m0_wo0_wi0_r0_delayr297_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split297_d = $unsigned(u0_m0_wo0_wi0_r0_delayr297_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split297_e = $unsigned(u0_m0_wo0_wi0_r0_delayr297_mem_q[63:48]);

    // u0_m0_wo0_dec15(LOOKUP,470)@10 + 1
    assign u0_m0_wo0_dec15_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec15_q <= $unsigned(1'b0);
            u0_m0_wo0_dec15_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110011111 : begin
                                         u0_m0_wo0_dec15_q <= 1'b0;
                                         u0_m0_wo0_dec15_e <= u0_m0_wo0_dec15_c;
                                     end
                14'b00001000111011 : begin
                                         u0_m0_wo0_dec15_q <= 1'b1;
                                         u0_m0_wo0_dec15_e <= u0_m0_wo0_dec15_c;
                                     end
                default : begin
                              u0_m0_wo0_dec15_q <= 1'b0;
                              u0_m0_wo0_dec15_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm15(DUALMEM,472)@10 + 2
    assign u0_m0_wo0_cm15_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm15_aa = u0_m0_wo0_dec15_q;
    assign u0_m0_wo0_cm15_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm15_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm15.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm15_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm15_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm15_aa),
        .data_a(u0_m0_wo0_cm15_ia),
        .wren_a(u0_m0_wo0_dec15_e[0]),
        .address_b(u0_m0_wo0_cm15_ab),
        .q_b(u0_m0_wo0_cm15_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm15_q = u0_m0_wo0_cm15_iq[15:0];

    // u0_m0_wo0_mtree_madd2_7_cma(CHAINMULTADD,1283)@12 + 5
    assign u0_m0_wo0_mtree_madd2_7_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_7_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_7_cma_ena1 = u0_m0_wo0_mtree_madd2_7_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_7_cma_ena2 = u0_m0_wo0_mtree_madd2_7_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_7_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split293_e);
    assign u0_m0_wo0_mtree_madd2_7_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split13_d);
    assign u0_m0_wo0_mtree_madd2_7_cma_c0 = $unsigned(u0_m0_wo0_cm15_q);
    assign u0_m0_wo0_mtree_madd2_7_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split297_b);
    assign u0_m0_wo0_mtree_madd2_7_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split13_c);
    assign u0_m0_wo0_mtree_madd2_7_cma_c1 = $unsigned(u0_m0_wo0_cm14_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_7_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_7_cma_ena2, u0_m0_wo0_mtree_madd2_7_cma_ena1, u0_m0_wo0_mtree_madd2_7_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_7_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_7_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_7_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_7_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_7_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_7_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_7_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_7_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_7_cma_s0), .xout(u0_m0_wo0_mtree_madd2_7_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_7_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_7_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_3_BitSelect_for_b_tessel0_0(BITSELECT,2174)@17
    assign u0_m0_wo0_mtree_add0_3_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_7_cma_q[19:0]);

    // u0_m0_wo0_dec12(LOOKUP,461)@10 + 1
    assign u0_m0_wo0_dec12_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec12_q <= $unsigned(1'b0);
            u0_m0_wo0_dec12_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110011100 : begin
                                         u0_m0_wo0_dec12_q <= 1'b0;
                                         u0_m0_wo0_dec12_e <= u0_m0_wo0_dec12_c;
                                     end
                14'b00001000111000 : begin
                                         u0_m0_wo0_dec12_q <= 1'b1;
                                         u0_m0_wo0_dec12_e <= u0_m0_wo0_dec12_c;
                                     end
                default : begin
                              u0_m0_wo0_dec12_q <= 1'b0;
                              u0_m0_wo0_dec12_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm12(DUALMEM,463)@10 + 2
    assign u0_m0_wo0_cm12_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm12_aa = u0_m0_wo0_dec12_q;
    assign u0_m0_wo0_cm12_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm12_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm12.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm12_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm12_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm12_aa),
        .data_a(u0_m0_wo0_cm12_ia),
        .wren_a(u0_m0_wo0_dec12_e[0]),
        .address_b(u0_m0_wo0_cm12_ab),
        .q_b(u0_m0_wo0_cm12_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm12_q = u0_m0_wo0_cm12_iq[15:0];

    // u0_m0_wo0_dec13(LOOKUP,464)@10 + 1
    assign u0_m0_wo0_dec13_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec13_q <= $unsigned(1'b0);
            u0_m0_wo0_dec13_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110011101 : begin
                                         u0_m0_wo0_dec13_q <= 1'b0;
                                         u0_m0_wo0_dec13_e <= u0_m0_wo0_dec13_c;
                                     end
                14'b00001000111001 : begin
                                         u0_m0_wo0_dec13_q <= 1'b1;
                                         u0_m0_wo0_dec13_e <= u0_m0_wo0_dec13_c;
                                     end
                default : begin
                              u0_m0_wo0_dec13_q <= 1'b0;
                              u0_m0_wo0_dec13_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm13(DUALMEM,466)@10 + 2
    assign u0_m0_wo0_cm13_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm13_aa = u0_m0_wo0_dec13_q;
    assign u0_m0_wo0_cm13_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm13_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm13.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm13_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm13_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm13_aa),
        .data_a(u0_m0_wo0_cm13_ia),
        .wren_a(u0_m0_wo0_dec13_e[0]),
        .address_b(u0_m0_wo0_cm13_ab),
        .q_b(u0_m0_wo0_cm13_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm13_q = u0_m0_wo0_cm13_iq[15:0];

    // u0_m0_wo0_mtree_madd2_6_cma(CHAINMULTADD,1284)@12 + 5
    assign u0_m0_wo0_mtree_madd2_6_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_6_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_6_cma_ena1 = u0_m0_wo0_mtree_madd2_6_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_6_cma_ena2 = u0_m0_wo0_mtree_madd2_6_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_6_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split297_c);
    assign u0_m0_wo0_mtree_madd2_6_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split13_b);
    assign u0_m0_wo0_mtree_madd2_6_cma_c0 = $unsigned(u0_m0_wo0_cm13_q);
    assign u0_m0_wo0_mtree_madd2_6_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split297_d);
    assign u0_m0_wo0_mtree_madd2_6_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split9_e);
    assign u0_m0_wo0_mtree_madd2_6_cma_c1 = $unsigned(u0_m0_wo0_cm12_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_6_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_6_cma_ena2, u0_m0_wo0_mtree_madd2_6_cma_ena1, u0_m0_wo0_mtree_madd2_6_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_6_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_6_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_6_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_6_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_6_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_6_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_6_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_6_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_6_cma_s0), .xout(u0_m0_wo0_mtree_madd2_6_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_6_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_6_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_3_BitSelect_for_a_tessel0_0(BITSELECT,2169)@17
    assign u0_m0_wo0_mtree_add0_3_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_6_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_3_p1_of_2(ADD,1332)@17 + 1
    assign u0_m0_wo0_mtree_add0_3_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_3_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_3_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_3_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_3_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_3_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_3_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_3_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_3_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_3_p1_of_2_q = u0_m0_wo0_mtree_add0_3_p1_of_2_o[19:0];

    // u0_m0_wo0_dec10(LOOKUP,455)@10 + 1
    assign u0_m0_wo0_dec10_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec10_q <= $unsigned(1'b0);
            u0_m0_wo0_dec10_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110011010 : begin
                                         u0_m0_wo0_dec10_q <= 1'b0;
                                         u0_m0_wo0_dec10_e <= u0_m0_wo0_dec10_c;
                                     end
                14'b00001000110110 : begin
                                         u0_m0_wo0_dec10_q <= 1'b1;
                                         u0_m0_wo0_dec10_e <= u0_m0_wo0_dec10_c;
                                     end
                default : begin
                              u0_m0_wo0_dec10_q <= 1'b0;
                              u0_m0_wo0_dec10_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm10(DUALMEM,457)@10 + 2
    assign u0_m0_wo0_cm10_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm10_aa = u0_m0_wo0_dec10_q;
    assign u0_m0_wo0_cm10_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm10_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm10.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm10_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm10_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm10_aa),
        .data_a(u0_m0_wo0_cm10_ia),
        .wren_a(u0_m0_wo0_dec10_e[0]),
        .address_b(u0_m0_wo0_cm10_ab),
        .q_b(u0_m0_wo0_cm10_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm10_q = u0_m0_wo0_cm10_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr301_notEnable(LOGICAL,3921)@12
    assign u0_m0_wo0_wi0_r0_delayr301_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr301_nor(LOGICAL,3922)@12
    assign u0_m0_wo0_wi0_r0_delayr301_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr301_notEnable_q | u0_m0_wo0_wi0_r0_delayr301_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr301_mem_last(CONSTANT,3918)
    assign u0_m0_wo0_wi0_r0_delayr301_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr301_cmp(LOGICAL,3919)@12
    assign u0_m0_wo0_wi0_r0_delayr301_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr301_mem_last_q == u0_m0_wo0_wi0_r0_delayr301_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr301_cmpReg(REG,3920)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr301_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr301_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr301_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr301_sticky_ena(REG,3923)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr301_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr301_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr301_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr301_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr301_enaAnd(LOGICAL,3924)@12
    assign u0_m0_wo0_wi0_r0_delayr301_enaAnd_q = u0_m0_wo0_wi0_r0_delayr301_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr301_rdcnt(COUNTER,3915)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr301_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr301_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr301_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr301_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr301_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr301_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr301_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr301_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr301_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr301_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr301_rdcnt_q = u0_m0_wo0_wi0_r0_delayr301_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr301_rdmux(MUX,3916)@12
    assign u0_m0_wo0_wi0_r0_delayr301_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr301_rdmux_s or u0_m0_wo0_wi0_r0_delayr301_wraddr_q or u0_m0_wo0_wi0_r0_delayr301_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr301_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr301_rdmux_q = u0_m0_wo0_wi0_r0_delayr301_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr301_rdmux_q = u0_m0_wo0_wi0_r0_delayr301_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr301_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join301(BITJOIN,256)@12
    assign u0_m0_wo0_wi0_r0_join301_q = {u0_m0_wo0_wi0_r0_split301_d, u0_m0_wo0_wi0_r0_split301_c, u0_m0_wo0_wi0_r0_split301_b, u0_m0_wo0_wi0_r0_split297_e};

    // u0_m0_wo0_wi0_r0_delayr301_wraddr(REG,3917)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr301_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr301_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr301_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr301_mem(DUALMEM,3914)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr301_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join301_q);
    assign u0_m0_wo0_wi0_r0_delayr301_mem_aa = u0_m0_wo0_wi0_r0_delayr301_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr301_mem_ab = u0_m0_wo0_wi0_r0_delayr301_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr301_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr301_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr301_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr301_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr301_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr301_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr301_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr301_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr301_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr301_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr301_mem_q = u0_m0_wo0_wi0_r0_delayr301_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split301(BITSELECT,257)@12
    assign u0_m0_wo0_wi0_r0_split301_b = $unsigned(u0_m0_wo0_wi0_r0_delayr301_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split301_c = $unsigned(u0_m0_wo0_wi0_r0_delayr301_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split301_d = $unsigned(u0_m0_wo0_wi0_r0_delayr301_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split301_e = $unsigned(u0_m0_wo0_wi0_r0_delayr301_mem_q[63:48]);

    // u0_m0_wo0_dec11(LOOKUP,458)@10 + 1
    assign u0_m0_wo0_dec11_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec11_q <= $unsigned(1'b0);
            u0_m0_wo0_dec11_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110011011 : begin
                                         u0_m0_wo0_dec11_q <= 1'b0;
                                         u0_m0_wo0_dec11_e <= u0_m0_wo0_dec11_c;
                                     end
                14'b00001000110111 : begin
                                         u0_m0_wo0_dec11_q <= 1'b1;
                                         u0_m0_wo0_dec11_e <= u0_m0_wo0_dec11_c;
                                     end
                default : begin
                              u0_m0_wo0_dec11_q <= 1'b0;
                              u0_m0_wo0_dec11_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm11(DUALMEM,460)@10 + 2
    assign u0_m0_wo0_cm11_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm11_aa = u0_m0_wo0_dec11_q;
    assign u0_m0_wo0_cm11_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm11_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm11.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm11_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm11_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm11_aa),
        .data_a(u0_m0_wo0_cm11_ia),
        .wren_a(u0_m0_wo0_dec11_e[0]),
        .address_b(u0_m0_wo0_cm11_ab),
        .q_b(u0_m0_wo0_cm11_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm11_q = u0_m0_wo0_cm11_iq[15:0];

    // u0_m0_wo0_mtree_madd2_5_cma(CHAINMULTADD,1285)@12 + 5
    assign u0_m0_wo0_mtree_madd2_5_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_5_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_5_cma_ena1 = u0_m0_wo0_mtree_madd2_5_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_5_cma_ena2 = u0_m0_wo0_mtree_madd2_5_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_5_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split297_e);
    assign u0_m0_wo0_mtree_madd2_5_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split9_d);
    assign u0_m0_wo0_mtree_madd2_5_cma_c0 = $unsigned(u0_m0_wo0_cm11_q);
    assign u0_m0_wo0_mtree_madd2_5_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split301_b);
    assign u0_m0_wo0_mtree_madd2_5_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split9_c);
    assign u0_m0_wo0_mtree_madd2_5_cma_c1 = $unsigned(u0_m0_wo0_cm10_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_5_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_5_cma_ena2, u0_m0_wo0_mtree_madd2_5_cma_ena1, u0_m0_wo0_mtree_madd2_5_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_5_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_5_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_5_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_5_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_5_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_5_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_5_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_5_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_5_cma_s0), .xout(u0_m0_wo0_mtree_madd2_5_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_5_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_5_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_2_BitSelect_for_b_tessel0_0(BITSELECT,2164)@17
    assign u0_m0_wo0_mtree_add0_2_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_5_cma_q[19:0]);

    // u0_m0_wo0_dec8(LOOKUP,449)@10 + 1
    assign u0_m0_wo0_dec8_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec8_q <= $unsigned(1'b0);
            u0_m0_wo0_dec8_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110011000 : begin
                                         u0_m0_wo0_dec8_q <= 1'b0;
                                         u0_m0_wo0_dec8_e <= u0_m0_wo0_dec8_c;
                                     end
                14'b00001000110100 : begin
                                         u0_m0_wo0_dec8_q <= 1'b1;
                                         u0_m0_wo0_dec8_e <= u0_m0_wo0_dec8_c;
                                     end
                default : begin
                              u0_m0_wo0_dec8_q <= 1'b0;
                              u0_m0_wo0_dec8_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm8(DUALMEM,451)@10 + 2
    assign u0_m0_wo0_cm8_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm8_aa = u0_m0_wo0_dec8_q;
    assign u0_m0_wo0_cm8_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm8_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm8.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm8_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm8_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm8_aa),
        .data_a(u0_m0_wo0_cm8_ia),
        .wren_a(u0_m0_wo0_dec8_e[0]),
        .address_b(u0_m0_wo0_cm8_ab),
        .q_b(u0_m0_wo0_cm8_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm8_q = u0_m0_wo0_cm8_iq[15:0];

    // u0_m0_wo0_dec9(LOOKUP,452)@10 + 1
    assign u0_m0_wo0_dec9_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec9_q <= $unsigned(1'b0);
            u0_m0_wo0_dec9_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110011001 : begin
                                         u0_m0_wo0_dec9_q <= 1'b0;
                                         u0_m0_wo0_dec9_e <= u0_m0_wo0_dec9_c;
                                     end
                14'b00001000110101 : begin
                                         u0_m0_wo0_dec9_q <= 1'b1;
                                         u0_m0_wo0_dec9_e <= u0_m0_wo0_dec9_c;
                                     end
                default : begin
                              u0_m0_wo0_dec9_q <= 1'b0;
                              u0_m0_wo0_dec9_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm9(DUALMEM,454)@10 + 2
    assign u0_m0_wo0_cm9_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm9_aa = u0_m0_wo0_dec9_q;
    assign u0_m0_wo0_cm9_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm9_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm9.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm9_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm9_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm9_aa),
        .data_a(u0_m0_wo0_cm9_ia),
        .wren_a(u0_m0_wo0_dec9_e[0]),
        .address_b(u0_m0_wo0_cm9_ab),
        .q_b(u0_m0_wo0_cm9_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm9_q = u0_m0_wo0_cm9_iq[15:0];

    // u0_m0_wo0_mtree_madd2_4_cma(CHAINMULTADD,1286)@12 + 5
    assign u0_m0_wo0_mtree_madd2_4_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_4_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_4_cma_ena1 = u0_m0_wo0_mtree_madd2_4_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_4_cma_ena2 = u0_m0_wo0_mtree_madd2_4_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_4_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split301_c);
    assign u0_m0_wo0_mtree_madd2_4_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split9_b);
    assign u0_m0_wo0_mtree_madd2_4_cma_c0 = $unsigned(u0_m0_wo0_cm9_q);
    assign u0_m0_wo0_mtree_madd2_4_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split301_d);
    assign u0_m0_wo0_mtree_madd2_4_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split5_e);
    assign u0_m0_wo0_mtree_madd2_4_cma_c1 = $unsigned(u0_m0_wo0_cm8_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_4_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_4_cma_ena2, u0_m0_wo0_mtree_madd2_4_cma_ena1, u0_m0_wo0_mtree_madd2_4_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_4_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_4_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_4_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_4_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_4_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_4_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_4_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_4_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_4_cma_s0), .xout(u0_m0_wo0_mtree_madd2_4_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_4_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_4_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_2_BitSelect_for_a_tessel0_0(BITSELECT,2159)@17
    assign u0_m0_wo0_mtree_add0_2_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_4_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_2_p1_of_2(ADD,1321)@17 + 1
    assign u0_m0_wo0_mtree_add0_2_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_2_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_2_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_2_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_2_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_2_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_2_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_2_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_2_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_2_p1_of_2_q = u0_m0_wo0_mtree_add0_2_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add1_1_p1_of_2(ADD,1739)@18 + 1
    assign u0_m0_wo0_mtree_add1_1_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_2_p1_of_2_q};
    assign u0_m0_wo0_mtree_add1_1_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_3_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_1_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add1_1_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add1_1_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add1_1_p1_of_2_c[0] = u0_m0_wo0_mtree_add1_1_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add1_1_p1_of_2_q = u0_m0_wo0_mtree_add1_1_p1_of_2_o[19:0];

    // u0_m0_wo0_dec6(LOOKUP,443)@10 + 1
    assign u0_m0_wo0_dec6_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec6_q <= $unsigned(1'b0);
            u0_m0_wo0_dec6_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110010110 : begin
                                         u0_m0_wo0_dec6_q <= 1'b0;
                                         u0_m0_wo0_dec6_e <= u0_m0_wo0_dec6_c;
                                     end
                14'b00001000110010 : begin
                                         u0_m0_wo0_dec6_q <= 1'b1;
                                         u0_m0_wo0_dec6_e <= u0_m0_wo0_dec6_c;
                                     end
                default : begin
                              u0_m0_wo0_dec6_q <= 1'b0;
                              u0_m0_wo0_dec6_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm6(DUALMEM,445)@10 + 2
    assign u0_m0_wo0_cm6_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm6_aa = u0_m0_wo0_dec6_q;
    assign u0_m0_wo0_cm6_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm6_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm6.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm6_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm6_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm6_aa),
        .data_a(u0_m0_wo0_cm6_ia),
        .wren_a(u0_m0_wo0_dec6_e[0]),
        .address_b(u0_m0_wo0_cm6_ab),
        .q_b(u0_m0_wo0_cm6_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm6_q = u0_m0_wo0_cm6_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr305_notEnable(LOGICAL,3932)@12
    assign u0_m0_wo0_wi0_r0_delayr305_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr305_nor(LOGICAL,3933)@12
    assign u0_m0_wo0_wi0_r0_delayr305_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr305_notEnable_q | u0_m0_wo0_wi0_r0_delayr305_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr305_mem_last(CONSTANT,3929)
    assign u0_m0_wo0_wi0_r0_delayr305_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr305_cmp(LOGICAL,3930)@12
    assign u0_m0_wo0_wi0_r0_delayr305_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr305_mem_last_q == u0_m0_wo0_wi0_r0_delayr305_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr305_cmpReg(REG,3931)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr305_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr305_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr305_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr305_sticky_ena(REG,3934)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr305_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr305_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr305_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr305_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr305_enaAnd(LOGICAL,3935)@12
    assign u0_m0_wo0_wi0_r0_delayr305_enaAnd_q = u0_m0_wo0_wi0_r0_delayr305_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr305_rdcnt(COUNTER,3926)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr305_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr305_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr305_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr305_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr305_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr305_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr305_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr305_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr305_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr305_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr305_rdcnt_q = u0_m0_wo0_wi0_r0_delayr305_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr305_rdmux(MUX,3927)@12
    assign u0_m0_wo0_wi0_r0_delayr305_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr305_rdmux_s or u0_m0_wo0_wi0_r0_delayr305_wraddr_q or u0_m0_wo0_wi0_r0_delayr305_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr305_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr305_rdmux_q = u0_m0_wo0_wi0_r0_delayr305_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr305_rdmux_q = u0_m0_wo0_wi0_r0_delayr305_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr305_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join305(BITJOIN,259)@12
    assign u0_m0_wo0_wi0_r0_join305_q = {u0_m0_wo0_wi0_r0_split305_d, u0_m0_wo0_wi0_r0_split305_c, u0_m0_wo0_wi0_r0_split305_b, u0_m0_wo0_wi0_r0_split301_e};

    // u0_m0_wo0_wi0_r0_delayr305_wraddr(REG,3928)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr305_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr305_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr305_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr305_mem(DUALMEM,3925)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr305_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join305_q);
    assign u0_m0_wo0_wi0_r0_delayr305_mem_aa = u0_m0_wo0_wi0_r0_delayr305_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr305_mem_ab = u0_m0_wo0_wi0_r0_delayr305_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr305_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr305_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr305_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr305_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr305_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr305_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr305_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr305_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr305_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr305_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr305_mem_q = u0_m0_wo0_wi0_r0_delayr305_mem_iq[63:0];

    // u0_m0_wo0_wi0_r0_split305(BITSELECT,260)@12
    assign u0_m0_wo0_wi0_r0_split305_b = $unsigned(u0_m0_wo0_wi0_r0_delayr305_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split305_c = $unsigned(u0_m0_wo0_wi0_r0_delayr305_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split305_d = $unsigned(u0_m0_wo0_wi0_r0_delayr305_mem_q[47:32]);
    assign u0_m0_wo0_wi0_r0_split305_e = $unsigned(u0_m0_wo0_wi0_r0_delayr305_mem_q[63:48]);

    // u0_m0_wo0_dec7(LOOKUP,446)@10 + 1
    assign u0_m0_wo0_dec7_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec7_q <= $unsigned(1'b0);
            u0_m0_wo0_dec7_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110010111 : begin
                                         u0_m0_wo0_dec7_q <= 1'b0;
                                         u0_m0_wo0_dec7_e <= u0_m0_wo0_dec7_c;
                                     end
                14'b00001000110011 : begin
                                         u0_m0_wo0_dec7_q <= 1'b1;
                                         u0_m0_wo0_dec7_e <= u0_m0_wo0_dec7_c;
                                     end
                default : begin
                              u0_m0_wo0_dec7_q <= 1'b0;
                              u0_m0_wo0_dec7_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm7(DUALMEM,448)@10 + 2
    assign u0_m0_wo0_cm7_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm7_aa = u0_m0_wo0_dec7_q;
    assign u0_m0_wo0_cm7_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm7_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm7.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm7_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm7_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm7_aa),
        .data_a(u0_m0_wo0_cm7_ia),
        .wren_a(u0_m0_wo0_dec7_e[0]),
        .address_b(u0_m0_wo0_cm7_ab),
        .q_b(u0_m0_wo0_cm7_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm7_q = u0_m0_wo0_cm7_iq[15:0];

    // u0_m0_wo0_mtree_madd2_3_cma(CHAINMULTADD,1287)@12 + 5
    assign u0_m0_wo0_mtree_madd2_3_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_3_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_3_cma_ena1 = u0_m0_wo0_mtree_madd2_3_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_3_cma_ena2 = u0_m0_wo0_mtree_madd2_3_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_3_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split301_e);
    assign u0_m0_wo0_mtree_madd2_3_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split5_d);
    assign u0_m0_wo0_mtree_madd2_3_cma_c0 = $unsigned(u0_m0_wo0_cm7_q);
    assign u0_m0_wo0_mtree_madd2_3_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split305_b);
    assign u0_m0_wo0_mtree_madd2_3_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split5_c);
    assign u0_m0_wo0_mtree_madd2_3_cma_c1 = $unsigned(u0_m0_wo0_cm6_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_3_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_3_cma_ena2, u0_m0_wo0_mtree_madd2_3_cma_ena1, u0_m0_wo0_mtree_madd2_3_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_3_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_3_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_3_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_3_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_3_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_3_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_3_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_3_cma_s0), .xout(u0_m0_wo0_mtree_madd2_3_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_3_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_3_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_1_BitSelect_for_b_tessel0_0(BITSELECT,2154)@17
    assign u0_m0_wo0_mtree_add0_1_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_3_cma_q[19:0]);

    // u0_m0_wo0_dec4(LOOKUP,437)@10 + 1
    assign u0_m0_wo0_dec4_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec4_q <= $unsigned(1'b0);
            u0_m0_wo0_dec4_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110010100 : begin
                                         u0_m0_wo0_dec4_q <= 1'b0;
                                         u0_m0_wo0_dec4_e <= u0_m0_wo0_dec4_c;
                                     end
                14'b00001000110000 : begin
                                         u0_m0_wo0_dec4_q <= 1'b1;
                                         u0_m0_wo0_dec4_e <= u0_m0_wo0_dec4_c;
                                     end
                default : begin
                              u0_m0_wo0_dec4_q <= 1'b0;
                              u0_m0_wo0_dec4_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm4(DUALMEM,439)@10 + 2
    assign u0_m0_wo0_cm4_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm4_aa = u0_m0_wo0_dec4_q;
    assign u0_m0_wo0_cm4_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm4_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm4.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm4_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm4_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm4_aa),
        .data_a(u0_m0_wo0_cm4_ia),
        .wren_a(u0_m0_wo0_dec4_e[0]),
        .address_b(u0_m0_wo0_cm4_ab),
        .q_b(u0_m0_wo0_cm4_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm4_q = u0_m0_wo0_cm4_iq[15:0];

    // u0_m0_wo0_dec5(LOOKUP,440)@10 + 1
    assign u0_m0_wo0_dec5_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec5_q <= $unsigned(1'b0);
            u0_m0_wo0_dec5_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110010101 : begin
                                         u0_m0_wo0_dec5_q <= 1'b0;
                                         u0_m0_wo0_dec5_e <= u0_m0_wo0_dec5_c;
                                     end
                14'b00001000110001 : begin
                                         u0_m0_wo0_dec5_q <= 1'b1;
                                         u0_m0_wo0_dec5_e <= u0_m0_wo0_dec5_c;
                                     end
                default : begin
                              u0_m0_wo0_dec5_q <= 1'b0;
                              u0_m0_wo0_dec5_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm5(DUALMEM,442)@10 + 2
    assign u0_m0_wo0_cm5_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm5_aa = u0_m0_wo0_dec5_q;
    assign u0_m0_wo0_cm5_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm5_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm5.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm5_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm5_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm5_aa),
        .data_a(u0_m0_wo0_cm5_ia),
        .wren_a(u0_m0_wo0_dec5_e[0]),
        .address_b(u0_m0_wo0_cm5_ab),
        .q_b(u0_m0_wo0_cm5_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm5_q = u0_m0_wo0_cm5_iq[15:0];

    // u0_m0_wo0_mtree_madd2_2_cma(CHAINMULTADD,1288)@12 + 5
    assign u0_m0_wo0_mtree_madd2_2_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_2_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_2_cma_ena1 = u0_m0_wo0_mtree_madd2_2_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_2_cma_ena2 = u0_m0_wo0_mtree_madd2_2_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_2_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split305_c);
    assign u0_m0_wo0_mtree_madd2_2_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split5_b);
    assign u0_m0_wo0_mtree_madd2_2_cma_c0 = $unsigned(u0_m0_wo0_cm5_q);
    assign u0_m0_wo0_mtree_madd2_2_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split305_d);
    assign u0_m0_wo0_mtree_madd2_2_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split1_e);
    assign u0_m0_wo0_mtree_madd2_2_cma_c1 = $unsigned(u0_m0_wo0_cm4_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_2_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_2_cma_ena2, u0_m0_wo0_mtree_madd2_2_cma_ena1, u0_m0_wo0_mtree_madd2_2_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_2_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_2_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_2_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_2_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_2_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_2_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_2_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_2_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_2_cma_s0), .xout(u0_m0_wo0_mtree_madd2_2_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_2_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_2_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_1_BitSelect_for_a_tessel0_0(BITSELECT,2149)@17
    assign u0_m0_wo0_mtree_add0_1_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_2_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_1_p1_of_2(ADD,1310)@17 + 1
    assign u0_m0_wo0_mtree_add0_1_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_1_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_1_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_1_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_1_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_1_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_1_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_1_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_1_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_1_p1_of_2_q = u0_m0_wo0_mtree_add0_1_p1_of_2_o[19:0];

    // u0_m0_wo0_dec2(LOOKUP,431)@10 + 1
    assign u0_m0_wo0_dec2_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec2_q <= $unsigned(1'b0);
            u0_m0_wo0_dec2_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110010010 : begin
                                         u0_m0_wo0_dec2_q <= 1'b0;
                                         u0_m0_wo0_dec2_e <= u0_m0_wo0_dec2_c;
                                     end
                14'b00001000101110 : begin
                                         u0_m0_wo0_dec2_q <= 1'b1;
                                         u0_m0_wo0_dec2_e <= u0_m0_wo0_dec2_c;
                                     end
                default : begin
                              u0_m0_wo0_dec2_q <= 1'b0;
                              u0_m0_wo0_dec2_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm2(DUALMEM,433)@10 + 2
    assign u0_m0_wo0_cm2_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm2_aa = u0_m0_wo0_dec2_q;
    assign u0_m0_wo0_cm2_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm2_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm2.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm2_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm2_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm2_aa),
        .data_a(u0_m0_wo0_cm2_ia),
        .wren_a(u0_m0_wo0_dec2_e[0]),
        .address_b(u0_m0_wo0_cm2_ab),
        .q_b(u0_m0_wo0_cm2_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm2_q = u0_m0_wo0_cm2_iq[15:0];

    // u0_m0_wo0_wi0_r0_delayr309_notEnable(LOGICAL,3943)@12
    assign u0_m0_wo0_wi0_r0_delayr309_notEnable_q = $unsigned(~ (d_u0_m0_wo0_compute_q_12_q));

    // u0_m0_wo0_wi0_r0_delayr309_nor(LOGICAL,3944)@12
    assign u0_m0_wo0_wi0_r0_delayr309_nor_q = ~ (u0_m0_wo0_wi0_r0_delayr309_notEnable_q | u0_m0_wo0_wi0_r0_delayr309_sticky_ena_q);

    // u0_m0_wo0_wi0_r0_delayr309_mem_last(CONSTANT,3940)
    assign u0_m0_wo0_wi0_r0_delayr309_mem_last_q = $unsigned(2'b01);

    // u0_m0_wo0_wi0_r0_delayr309_cmp(LOGICAL,3941)@12
    assign u0_m0_wo0_wi0_r0_delayr309_cmp_q = $unsigned(u0_m0_wo0_wi0_r0_delayr309_mem_last_q == u0_m0_wo0_wi0_r0_delayr309_rdmux_q ? 1'b1 : 1'b0);

    // u0_m0_wo0_wi0_r0_delayr309_cmpReg(REG,3942)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr309_cmpReg_q <= $unsigned(1'b0);
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr309_cmpReg_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr309_cmp_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr309_sticky_ena(REG,3945)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr309_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (u0_m0_wo0_wi0_r0_delayr309_nor_q == 1'b1)
        begin
            u0_m0_wo0_wi0_r0_delayr309_sticky_ena_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr309_cmpReg_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr309_enaAnd(LOGICAL,3946)@12
    assign u0_m0_wo0_wi0_r0_delayr309_enaAnd_q = u0_m0_wo0_wi0_r0_delayr309_sticky_ena_q & d_u0_m0_wo0_compute_q_12_q;

    // u0_m0_wo0_wi0_r0_delayr309_rdcnt(COUNTER,3937)@12 + 1
    // low=0, high=2, step=1, init=0
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr309_rdcnt_i <= 2'd0;
            u0_m0_wo0_wi0_r0_delayr309_rdcnt_eq <= 1'b0;
        end
        else if (d_u0_m0_wo0_compute_q_12_q == 1'b1)
        begin
            if (u0_m0_wo0_wi0_r0_delayr309_rdcnt_i == 2'd1)
            begin
                u0_m0_wo0_wi0_r0_delayr309_rdcnt_eq <= 1'b1;
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr309_rdcnt_eq <= 1'b0;
            end
            if (u0_m0_wo0_wi0_r0_delayr309_rdcnt_eq == 1'b1)
            begin
                u0_m0_wo0_wi0_r0_delayr309_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr309_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                u0_m0_wo0_wi0_r0_delayr309_rdcnt_i <= $unsigned(u0_m0_wo0_wi0_r0_delayr309_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign u0_m0_wo0_wi0_r0_delayr309_rdcnt_q = u0_m0_wo0_wi0_r0_delayr309_rdcnt_i[1:0];

    // u0_m0_wo0_wi0_r0_delayr309_rdmux(MUX,3938)@12
    assign u0_m0_wo0_wi0_r0_delayr309_rdmux_s = d_u0_m0_wo0_compute_q_12_q;
    always @(u0_m0_wo0_wi0_r0_delayr309_rdmux_s or u0_m0_wo0_wi0_r0_delayr309_wraddr_q or u0_m0_wo0_wi0_r0_delayr309_rdcnt_q)
    begin
        unique case (u0_m0_wo0_wi0_r0_delayr309_rdmux_s)
            1'b0 : u0_m0_wo0_wi0_r0_delayr309_rdmux_q = u0_m0_wo0_wi0_r0_delayr309_wraddr_q;
            1'b1 : u0_m0_wo0_wi0_r0_delayr309_rdmux_q = u0_m0_wo0_wi0_r0_delayr309_rdcnt_q;
            default : u0_m0_wo0_wi0_r0_delayr309_rdmux_q = 2'b0;
        endcase
    end

    // u0_m0_wo0_wi0_r0_join309(BITJOIN,262)@12
    assign u0_m0_wo0_wi0_r0_join309_q = {u0_m0_wo0_wi0_r0_split309_c, u0_m0_wo0_wi0_r0_split309_b, u0_m0_wo0_wi0_r0_split305_e};

    // u0_m0_wo0_wi0_r0_delayr309_wraddr(REG,3939)@12 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_wi0_r0_delayr309_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            u0_m0_wo0_wi0_r0_delayr309_wraddr_q <= $unsigned(u0_m0_wo0_wi0_r0_delayr309_rdmux_q);
        end
    end

    // u0_m0_wo0_wi0_r0_delayr309_mem(DUALMEM,3936)@12 + 2
    assign u0_m0_wo0_wi0_r0_delayr309_mem_ia = $unsigned(u0_m0_wo0_wi0_r0_join309_q);
    assign u0_m0_wo0_wi0_r0_delayr309_mem_aa = u0_m0_wo0_wi0_r0_delayr309_wraddr_q;
    assign u0_m0_wo0_wi0_r0_delayr309_mem_ab = u0_m0_wo0_wi0_r0_delayr309_rdmux_q;
    assign u0_m0_wo0_wi0_r0_delayr309_mem_ena_OrRstB = areset | u0_m0_wo0_wi0_r0_delayr309_enaAnd_q[0];
    assign u0_m0_wo0_wi0_r0_delayr309_mem_reset0 = areset;
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(48),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(48),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("SCLEAR"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_wi0_r0_delayr309_mem_dmem (
        .clocken1(u0_m0_wo0_wi0_r0_delayr309_mem_ena_OrRstB),
        .clocken0(1'b1),
        .clock0(clk),
        .sclr(u0_m0_wo0_wi0_r0_delayr309_mem_reset0),
        .clock1(clk),
        .address_a(u0_m0_wo0_wi0_r0_delayr309_mem_aa),
        .data_a(u0_m0_wo0_wi0_r0_delayr309_mem_ia),
        .wren_a(d_u0_m0_wo0_compute_q_12_q[0]),
        .address_b(u0_m0_wo0_wi0_r0_delayr309_mem_ab),
        .q_b(u0_m0_wo0_wi0_r0_delayr309_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_wi0_r0_delayr309_mem_q = u0_m0_wo0_wi0_r0_delayr309_mem_iq[47:0];

    // u0_m0_wo0_wi0_r0_split309(BITSELECT,263)@12
    assign u0_m0_wo0_wi0_r0_split309_b = $unsigned(u0_m0_wo0_wi0_r0_delayr309_mem_q[15:0]);
    assign u0_m0_wo0_wi0_r0_split309_c = $unsigned(u0_m0_wo0_wi0_r0_delayr309_mem_q[31:16]);
    assign u0_m0_wo0_wi0_r0_split309_d = $unsigned(u0_m0_wo0_wi0_r0_delayr309_mem_q[47:32]);

    // u0_m0_wo0_dec3(LOOKUP,434)@10 + 1
    assign u0_m0_wo0_dec3_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec3_q <= $unsigned(1'b0);
            u0_m0_wo0_dec3_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110010011 : begin
                                         u0_m0_wo0_dec3_q <= 1'b0;
                                         u0_m0_wo0_dec3_e <= u0_m0_wo0_dec3_c;
                                     end
                14'b00001000101111 : begin
                                         u0_m0_wo0_dec3_q <= 1'b1;
                                         u0_m0_wo0_dec3_e <= u0_m0_wo0_dec3_c;
                                     end
                default : begin
                              u0_m0_wo0_dec3_q <= 1'b0;
                              u0_m0_wo0_dec3_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm3(DUALMEM,436)@10 + 2
    assign u0_m0_wo0_cm3_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm3_aa = u0_m0_wo0_dec3_q;
    assign u0_m0_wo0_cm3_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm3_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm3.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm3_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm3_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm3_aa),
        .data_a(u0_m0_wo0_cm3_ia),
        .wren_a(u0_m0_wo0_dec3_e[0]),
        .address_b(u0_m0_wo0_cm3_ab),
        .q_b(u0_m0_wo0_cm3_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm3_q = u0_m0_wo0_cm3_iq[15:0];

    // u0_m0_wo0_mtree_madd2_1_cma(CHAINMULTADD,1289)@12 + 5
    assign u0_m0_wo0_mtree_madd2_1_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_1_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_1_cma_ena1 = u0_m0_wo0_mtree_madd2_1_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_1_cma_ena2 = u0_m0_wo0_mtree_madd2_1_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_1_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split305_e);
    assign u0_m0_wo0_mtree_madd2_1_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split1_d);
    assign u0_m0_wo0_mtree_madd2_1_cma_c0 = $unsigned(u0_m0_wo0_cm3_q);
    assign u0_m0_wo0_mtree_madd2_1_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split309_b);
    assign u0_m0_wo0_mtree_madd2_1_cma_b1 = $unsigned(u0_m0_wo0_wi0_r0_split1_c);
    assign u0_m0_wo0_mtree_madd2_1_cma_c1 = $unsigned(u0_m0_wo0_cm2_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_1_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_1_cma_ena2, u0_m0_wo0_mtree_madd2_1_cma_ena1, u0_m0_wo0_mtree_madd2_1_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_1_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_1_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_1_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_1_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_1_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_1_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_1_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_1_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_1_cma_s0), .xout(u0_m0_wo0_mtree_madd2_1_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_1_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_1_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_0_BitSelect_for_b_tessel0_0(BITSELECT,2144)@17
    assign u0_m0_wo0_mtree_add0_0_BitSelect_for_b_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_1_cma_q[19:0]);

    // u0_m0_wo0_dec0(LOOKUP,425)@10 + 1
    assign u0_m0_wo0_dec0_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec0_q <= $unsigned(1'b0);
            u0_m0_wo0_dec0_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110010000 : begin
                                         u0_m0_wo0_dec0_q <= 1'b0;
                                         u0_m0_wo0_dec0_e <= u0_m0_wo0_dec0_c;
                                     end
                14'b00001000101100 : begin
                                         u0_m0_wo0_dec0_q <= 1'b1;
                                         u0_m0_wo0_dec0_e <= u0_m0_wo0_dec0_c;
                                     end
                default : begin
                              u0_m0_wo0_dec0_q <= 1'b0;
                              u0_m0_wo0_dec0_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm0(DUALMEM,427)@10 + 2
    assign u0_m0_wo0_cm0_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm0_aa = u0_m0_wo0_dec0_q;
    assign u0_m0_wo0_cm0_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm0_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm0.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm0_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm0_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm0_aa),
        .data_a(u0_m0_wo0_cm0_ia),
        .wren_a(u0_m0_wo0_dec0_e[0]),
        .address_b(u0_m0_wo0_cm0_ab),
        .q_b(u0_m0_wo0_cm0_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm0_q = u0_m0_wo0_cm0_iq[15:0];

    // u0_m0_wo0_dec1(LOOKUP,428)@10 + 1
    assign u0_m0_wo0_dec1_c = $unsigned(busIn_write);
    always @ (posedge bus_clk)
    begin
        if (bus_areset)
        begin
            u0_m0_wo0_dec1_q <= $unsigned(1'b0);
            u0_m0_wo0_dec1_e <= $unsigned(1'b0);
        end
        else
        begin
            unique case (busIn_address)
                14'b00000110010001 : begin
                                         u0_m0_wo0_dec1_q <= 1'b0;
                                         u0_m0_wo0_dec1_e <= u0_m0_wo0_dec1_c;
                                     end
                14'b00001000101101 : begin
                                         u0_m0_wo0_dec1_q <= 1'b1;
                                         u0_m0_wo0_dec1_e <= u0_m0_wo0_dec1_c;
                                     end
                default : begin
                              u0_m0_wo0_dec1_q <= 1'b0;
                              u0_m0_wo0_dec1_e <= 1'b0;
                          end
            endcase
        end
    end

    // u0_m0_wo0_cm1(DUALMEM,430)@10 + 2
    assign u0_m0_wo0_cm1_ia = $unsigned(d_busIn_writedata_11_q[15:0]);
    assign u0_m0_wo0_cm1_aa = u0_m0_wo0_dec1_q;
    assign u0_m0_wo0_cm1_ab = bank_u0_m0_wi0_wo0_bit_select_merged_b;
    assign u0_m0_wo0_cm1_ena_NotRstA = ~ (bus_areset);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(16),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(16),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK1"),
        .indata_reg_b("CLOCK1"),
        .rdcontrol_reg_b("CLOCK1"),
        .byteena_reg_b("CLOCK1"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("FALSE"),
        .init_file(safe_path_ver("ddc_model/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_chan_filter_im_u0_m0_wo0_cm1.hex")),
        .init_file_layout("PORT_B"),
        .intended_device_family("Agilex 7")
    ) u0_m0_wo0_cm1_dmem (
        .clocken1(1'b1),
        .clocken0(u0_m0_wo0_cm1_ena_NotRstA),
        .clock0(bus_clk),
        .clock1(clk),
        .address_a(u0_m0_wo0_cm1_aa),
        .data_a(u0_m0_wo0_cm1_ia),
        .wren_a(u0_m0_wo0_dec1_e[0]),
        .address_b(u0_m0_wo0_cm1_ab),
        .q_b(u0_m0_wo0_cm1_iq),
        .rden_b(xIn_v[0]),
        .wren_b(),
        .rden_a(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign u0_m0_wo0_cm1_q = u0_m0_wo0_cm1_iq[15:0];

    // u0_m0_wo0_mtree_madd2_0_cma(CHAINMULTADD,1290)@12 + 5
    assign u0_m0_wo0_mtree_madd2_0_cma_reset = areset;
    assign u0_m0_wo0_mtree_madd2_0_cma_ena0 = 1'b1;
    assign u0_m0_wo0_mtree_madd2_0_cma_ena1 = u0_m0_wo0_mtree_madd2_0_cma_ena0;
    assign u0_m0_wo0_mtree_madd2_0_cma_ena2 = u0_m0_wo0_mtree_madd2_0_cma_ena0;

    assign u0_m0_wo0_mtree_madd2_0_cma_a0 = $unsigned(u0_m0_wo0_wi0_r0_split309_c);
    assign u0_m0_wo0_mtree_madd2_0_cma_b0 = $unsigned(u0_m0_wo0_wi0_r0_split1_b);
    assign u0_m0_wo0_mtree_madd2_0_cma_c0 = $unsigned(u0_m0_wo0_cm1_q);
    assign u0_m0_wo0_mtree_madd2_0_cma_a1 = $unsigned(u0_m0_wo0_wi0_r0_split309_d);
    assign u0_m0_wo0_mtree_madd2_0_cma_b1 = $unsigned(d_bank_u0_m0_wi0_wo0_bit_select_merged_c_12_q);
    assign u0_m0_wo0_mtree_madd2_0_cma_c1 = $unsigned(u0_m0_wo0_cm0_q);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(16),
        .by_clken("0"),
        .by_width(16),
        .operand_source_may("preadder"),
        .operand_source_mby("preadder"),
        .az_clken("0"),
        .bz_clken("0"),
        .az_width(16),
        .bz_width(16),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(16),
        .bx_width(16),
        .signed_may("true"),
        .signed_mby("true"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) u0_m0_wo0_mtree_madd2_0_cma_DSP0 (
        .clk(clk),
        .ena({ u0_m0_wo0_mtree_madd2_0_cma_ena2, u0_m0_wo0_mtree_madd2_0_cma_ena1, u0_m0_wo0_mtree_madd2_0_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(u0_m0_wo0_mtree_madd2_0_cma_a1),
        .by(u0_m0_wo0_mtree_madd2_0_cma_a0),
        .az(u0_m0_wo0_mtree_madd2_0_cma_b1),
        .bz(u0_m0_wo0_mtree_madd2_0_cma_b0),
        .ax(u0_m0_wo0_mtree_madd2_0_cma_c1),
        .bx(u0_m0_wo0_mtree_madd2_0_cma_c0),
        .resulta(u0_m0_wo0_mtree_madd2_0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .coefsela(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1) )
    u0_m0_wo0_mtree_madd2_0_cma_delay0 ( .xin(u0_m0_wo0_mtree_madd2_0_cma_s0), .xout(u0_m0_wo0_mtree_madd2_0_cma_qq0), .clk(clk), .aclr(areset), .ena(1'b1) );
    assign u0_m0_wo0_mtree_madd2_0_cma_q = $unsigned(u0_m0_wo0_mtree_madd2_0_cma_qq0[33:0]);

    // u0_m0_wo0_mtree_add0_0_BitSelect_for_a_tessel0_0(BITSELECT,2139)@17
    assign u0_m0_wo0_mtree_add0_0_BitSelect_for_a_tessel0_0_b = $unsigned(u0_m0_wo0_mtree_madd2_0_cma_q[19:0]);

    // u0_m0_wo0_mtree_add0_0_p1_of_2(ADD,1299)@17 + 1
    assign u0_m0_wo0_mtree_add0_0_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_0_BitSelect_for_a_tessel0_0_b};
    assign u0_m0_wo0_mtree_add0_0_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_0_BitSelect_for_b_tessel0_0_b};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_0_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add0_0_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add0_0_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add0_0_p1_of_2_c[0] = u0_m0_wo0_mtree_add0_0_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add0_0_p1_of_2_q = u0_m0_wo0_mtree_add0_0_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add1_0_p1_of_2(ADD,1728)@18 + 1
    assign u0_m0_wo0_mtree_add1_0_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add0_0_p1_of_2_q};
    assign u0_m0_wo0_mtree_add1_0_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add0_1_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_0_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add1_0_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add1_0_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add1_0_p1_of_2_c[0] = u0_m0_wo0_mtree_add1_0_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add1_0_p1_of_2_q = u0_m0_wo0_mtree_add1_0_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add2_0_p1_of_2(ADD,1937)@19 + 1
    assign u0_m0_wo0_mtree_add2_0_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add1_0_p1_of_2_q};
    assign u0_m0_wo0_mtree_add2_0_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add1_1_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add2_0_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add2_0_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add2_0_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add2_0_p1_of_2_c[0] = u0_m0_wo0_mtree_add2_0_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add2_0_p1_of_2_q = u0_m0_wo0_mtree_add2_0_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add3_0_p1_of_2(ADD,2047)@20 + 1
    assign u0_m0_wo0_mtree_add3_0_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add2_0_p1_of_2_q};
    assign u0_m0_wo0_mtree_add3_0_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add2_1_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add3_0_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add3_0_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add3_0_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add3_0_p1_of_2_c[0] = u0_m0_wo0_mtree_add3_0_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add3_0_p1_of_2_q = u0_m0_wo0_mtree_add3_0_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add4_0_p1_of_2(ADD,2102)@21 + 1
    assign u0_m0_wo0_mtree_add4_0_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add3_0_p1_of_2_q};
    assign u0_m0_wo0_mtree_add4_0_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add3_1_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add4_0_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add4_0_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add4_0_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add4_0_p1_of_2_c[0] = u0_m0_wo0_mtree_add4_0_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add4_0_p1_of_2_q = u0_m0_wo0_mtree_add4_0_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add5_0_p1_of_2(ADD,2124)@22 + 1
    assign u0_m0_wo0_mtree_add5_0_p1_of_2_a = {1'b0, u0_m0_wo0_mtree_add4_0_p1_of_2_q};
    assign u0_m0_wo0_mtree_add5_0_p1_of_2_b = {1'b0, u0_m0_wo0_mtree_add4_1_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add5_0_p1_of_2_o <= $unsigned(u0_m0_wo0_mtree_add5_0_p1_of_2_a) + $unsigned(u0_m0_wo0_mtree_add5_0_p1_of_2_b);
        end
    end
    assign u0_m0_wo0_mtree_add5_0_p1_of_2_c[0] = u0_m0_wo0_mtree_add5_0_p1_of_2_o[20];
    assign u0_m0_wo0_mtree_add5_0_p1_of_2_q = u0_m0_wo0_mtree_add5_0_p1_of_2_o[19:0];

    // u0_m0_wo0_mtree_add6_0_p1_of_3(ADD,2135)@23 + 1
    assign u0_m0_wo0_mtree_add6_0_p1_of_3_a = {1'b0, u0_m0_wo0_mtree_add5_0_p1_of_2_q};
    assign u0_m0_wo0_mtree_add6_0_p1_of_3_b = {1'b0, u0_m0_wo0_mtree_add3_4_p1_of_2_q};
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add6_0_p1_of_3_o <= $unsigned(u0_m0_wo0_mtree_add6_0_p1_of_3_a) + $unsigned(u0_m0_wo0_mtree_add6_0_p1_of_3_b);
        end
    end
    assign u0_m0_wo0_mtree_add6_0_p1_of_3_c[0] = u0_m0_wo0_mtree_add6_0_p1_of_3_o[20];
    assign u0_m0_wo0_mtree_add6_0_p1_of_3_q = u0_m0_wo0_mtree_add6_0_p1_of_3_o[19:0];

    // u0_m0_wo0_mtree_add6_0_BitSelect_for_b_tessel1_1(BITSELECT,2909)@24
    assign u0_m0_wo0_mtree_add6_0_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add3_4_p2_of_2_q[17:17]);

    // u0_m0_wo0_mtree_add3_4_BitSelect_for_b_tessel1_1(BITSELECT,2868)@23
    assign u0_m0_wo0_mtree_add3_4_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add2_9_p2_of_2_q[16:16]);

    // u0_m0_wo0_mtree_add2_9_BitSelect_for_b_tessel1_1(BITSELECT,2817)@22
    assign u0_m0_wo0_mtree_add2_9_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_38_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_77_cma_q_21(DELAY,3006)@20 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_77_cma_q_21_q <= $unsigned(u0_m0_wo0_mtree_madd2_77_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_38_BitSelect_for_b_tessel1_1(BITSELECT,2527)@21
    assign u0_m0_wo0_mtree_add0_38_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_77_cma_q_21_q[33:33]);

    // u0_m0_wo0_mtree_add0_38_BitSelect_for_b_tessel1_0(BITSELECT,2526)@21
    assign u0_m0_wo0_mtree_add0_38_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_77_cma_q_21_q[33:20]);

    // u0_m0_wo0_mtree_add0_38_BitSelect_for_b_BitJoin_for_c(BITJOIN,2528)@21
    assign u0_m0_wo0_mtree_add0_38_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_38_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_38_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_76_cma_q_21(DELAY,3007)@20 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_76_cma_q_21_q <= $unsigned(u0_m0_wo0_mtree_madd2_76_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_38_BitSelect_for_a_tessel1_1(BITSELECT,2522)@21
    assign u0_m0_wo0_mtree_add0_38_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_76_cma_q_21_q[33:33]);

    // u0_m0_wo0_mtree_add0_38_BitSelect_for_a_tessel1_0(BITSELECT,2521)@21
    assign u0_m0_wo0_mtree_add0_38_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_76_cma_q_21_q[33:20]);

    // u0_m0_wo0_mtree_add0_38_BitSelect_for_a_BitJoin_for_c(BITJOIN,2523)@21
    assign u0_m0_wo0_mtree_add0_38_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_38_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_38_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_38_p2_of_2(ADD,1718)@21 + 1
    assign u0_m0_wo0_mtree_add0_38_p2_of_2_cin = u0_m0_wo0_mtree_add0_38_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_38_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_38_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_38_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_38_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_38_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_38_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_38_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_38_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_38_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_38_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_38_p2_of_2_q = u0_m0_wo0_mtree_add0_38_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add2_9_BitSelect_for_b_BitJoin_for_c(BITJOIN,2819)@22
    assign u0_m0_wo0_mtree_add2_9_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add2_9_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add2_9_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_38_p2_of_2_q};

    // u0_m0_wo0_mtree_add2_9_BitSelect_for_a_tessel1_1(BITSELECT,2812)@22
    assign u0_m0_wo0_mtree_add2_9_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add1_18_p2_of_2_q[15:15]);

    // u0_m0_wo0_mtree_add1_18_BitSelect_for_b_tessel1_1(BITSELECT,2717)@21
    assign u0_m0_wo0_mtree_add1_18_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_37_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_75_cma_q_20(DELAY,3008)@19 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_75_cma_q_20_q <= $unsigned(u0_m0_wo0_mtree_madd2_75_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_37_BitSelect_for_b_tessel1_1(BITSELECT,2517)@20
    assign u0_m0_wo0_mtree_add0_37_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_75_cma_q_20_q[33:33]);

    // u0_m0_wo0_mtree_add0_37_BitSelect_for_b_tessel1_0(BITSELECT,2516)@20
    assign u0_m0_wo0_mtree_add0_37_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_75_cma_q_20_q[33:20]);

    // u0_m0_wo0_mtree_add0_37_BitSelect_for_b_BitJoin_for_c(BITJOIN,2518)@20
    assign u0_m0_wo0_mtree_add0_37_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_37_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_37_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_74_cma_q_20(DELAY,3009)@19 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_74_cma_q_20_q <= $unsigned(u0_m0_wo0_mtree_madd2_74_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_37_BitSelect_for_a_tessel1_1(BITSELECT,2512)@20
    assign u0_m0_wo0_mtree_add0_37_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_74_cma_q_20_q[33:33]);

    // u0_m0_wo0_mtree_add0_37_BitSelect_for_a_tessel1_0(BITSELECT,2511)@20
    assign u0_m0_wo0_mtree_add0_37_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_74_cma_q_20_q[33:20]);

    // u0_m0_wo0_mtree_add0_37_BitSelect_for_a_BitJoin_for_c(BITJOIN,2513)@20
    assign u0_m0_wo0_mtree_add0_37_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_37_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_37_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_37_p2_of_2(ADD,1707)@20 + 1
    assign u0_m0_wo0_mtree_add0_37_p2_of_2_cin = u0_m0_wo0_mtree_add0_37_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_37_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_37_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_37_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_37_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_37_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_37_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_37_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_37_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_37_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_37_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_37_p2_of_2_q = u0_m0_wo0_mtree_add0_37_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_18_BitSelect_for_b_BitJoin_for_c(BITJOIN,2718)@21
    assign u0_m0_wo0_mtree_add1_18_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_18_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_37_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_18_BitSelect_for_a_tessel1_1(BITSELECT,2712)@21
    assign u0_m0_wo0_mtree_add1_18_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_36_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_73_cma_q_20(DELAY,3010)@19 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_73_cma_q_20_q <= $unsigned(u0_m0_wo0_mtree_madd2_73_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_36_BitSelect_for_b_tessel1_1(BITSELECT,2507)@20
    assign u0_m0_wo0_mtree_add0_36_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_73_cma_q_20_q[33:33]);

    // u0_m0_wo0_mtree_add0_36_BitSelect_for_b_tessel1_0(BITSELECT,2506)@20
    assign u0_m0_wo0_mtree_add0_36_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_73_cma_q_20_q[33:20]);

    // u0_m0_wo0_mtree_add0_36_BitSelect_for_b_BitJoin_for_c(BITJOIN,2508)@20
    assign u0_m0_wo0_mtree_add0_36_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_36_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_36_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_72_cma_q_20(DELAY,3011)@19 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_72_cma_q_20_q <= $unsigned(u0_m0_wo0_mtree_madd2_72_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_36_BitSelect_for_a_tessel1_1(BITSELECT,2502)@20
    assign u0_m0_wo0_mtree_add0_36_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_72_cma_q_20_q[33:33]);

    // u0_m0_wo0_mtree_add0_36_BitSelect_for_a_tessel1_0(BITSELECT,2501)@20
    assign u0_m0_wo0_mtree_add0_36_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_72_cma_q_20_q[33:20]);

    // u0_m0_wo0_mtree_add0_36_BitSelect_for_a_BitJoin_for_c(BITJOIN,2503)@20
    assign u0_m0_wo0_mtree_add0_36_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_36_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_36_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_36_p2_of_2(ADD,1696)@20 + 1
    assign u0_m0_wo0_mtree_add0_36_p2_of_2_cin = u0_m0_wo0_mtree_add0_36_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_36_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_36_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_36_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_36_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_36_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_36_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_36_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_36_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_36_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_36_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_36_p2_of_2_q = u0_m0_wo0_mtree_add0_36_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_18_BitSelect_for_a_BitJoin_for_c(BITJOIN,2713)@21
    assign u0_m0_wo0_mtree_add1_18_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_18_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_36_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_18_p2_of_2(ADD,1927)@21 + 1
    assign u0_m0_wo0_mtree_add1_18_p2_of_2_cin = u0_m0_wo0_mtree_add1_18_p1_of_2_c;
    assign u0_m0_wo0_mtree_add1_18_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add1_18_BitSelect_for_a_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_18_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add1_18_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add1_18_BitSelect_for_b_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_18_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add1_18_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_18_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add1_18_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add1_18_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add1_18_p2_of_2_q = u0_m0_wo0_mtree_add1_18_p2_of_2_o[16:1];

    // u0_m0_wo0_mtree_add2_9_BitSelect_for_a_BitJoin_for_c(BITJOIN,2813)@22
    assign u0_m0_wo0_mtree_add2_9_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add2_9_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add1_18_p2_of_2_q};

    // u0_m0_wo0_mtree_add2_9_p2_of_2(ADD,2037)@22 + 1
    assign u0_m0_wo0_mtree_add2_9_p2_of_2_cin = u0_m0_wo0_mtree_add2_9_p1_of_2_c;
    assign u0_m0_wo0_mtree_add2_9_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add2_9_BitSelect_for_a_BitJoin_for_c_q[16]}}, u0_m0_wo0_mtree_add2_9_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add2_9_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add2_9_BitSelect_for_b_BitJoin_for_c_q[16]}}, u0_m0_wo0_mtree_add2_9_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add2_9_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add2_9_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add2_9_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add2_9_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add2_9_p2_of_2_q = u0_m0_wo0_mtree_add2_9_p2_of_2_o[17:1];

    // u0_m0_wo0_mtree_add3_4_BitSelect_for_b_BitJoin_for_c(BITJOIN,2869)@23
    assign u0_m0_wo0_mtree_add3_4_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add3_4_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add2_9_p2_of_2_q};

    // u0_m0_wo0_mtree_add3_4_BitSelect_for_a_tessel1_1(BITSELECT,2863)@23
    assign u0_m0_wo0_mtree_add3_4_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add2_8_p2_of_2_q[16:16]);

    // u0_m0_wo0_mtree_add2_8_BitSelect_for_b_tessel1_1(BITSELECT,2807)@22
    assign u0_m0_wo0_mtree_add2_8_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add1_17_p2_of_2_q[15:15]);

    // u0_m0_wo0_mtree_add1_17_BitSelect_for_b_tessel1_1(BITSELECT,2707)@21
    assign u0_m0_wo0_mtree_add1_17_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_35_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_71_cma_q_20(DELAY,3012)@19 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_71_cma_q_20_q <= $unsigned(u0_m0_wo0_mtree_madd2_71_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_35_BitSelect_for_b_tessel1_1(BITSELECT,2497)@20
    assign u0_m0_wo0_mtree_add0_35_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_71_cma_q_20_q[33:33]);

    // u0_m0_wo0_mtree_add0_35_BitSelect_for_b_tessel1_0(BITSELECT,2496)@20
    assign u0_m0_wo0_mtree_add0_35_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_71_cma_q_20_q[33:20]);

    // u0_m0_wo0_mtree_add0_35_BitSelect_for_b_BitJoin_for_c(BITJOIN,2498)@20
    assign u0_m0_wo0_mtree_add0_35_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_35_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_35_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_70_cma_q_20(DELAY,3013)@19 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_70_cma_q_20_q <= $unsigned(u0_m0_wo0_mtree_madd2_70_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_35_BitSelect_for_a_tessel1_1(BITSELECT,2492)@20
    assign u0_m0_wo0_mtree_add0_35_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_70_cma_q_20_q[33:33]);

    // u0_m0_wo0_mtree_add0_35_BitSelect_for_a_tessel1_0(BITSELECT,2491)@20
    assign u0_m0_wo0_mtree_add0_35_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_70_cma_q_20_q[33:20]);

    // u0_m0_wo0_mtree_add0_35_BitSelect_for_a_BitJoin_for_c(BITJOIN,2493)@20
    assign u0_m0_wo0_mtree_add0_35_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_35_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_35_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_35_p2_of_2(ADD,1685)@20 + 1
    assign u0_m0_wo0_mtree_add0_35_p2_of_2_cin = u0_m0_wo0_mtree_add0_35_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_35_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_35_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_35_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_35_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_35_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_35_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_35_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_35_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_35_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_35_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_35_p2_of_2_q = u0_m0_wo0_mtree_add0_35_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_17_BitSelect_for_b_BitJoin_for_c(BITJOIN,2708)@21
    assign u0_m0_wo0_mtree_add1_17_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_17_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_35_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_17_BitSelect_for_a_tessel1_1(BITSELECT,2702)@21
    assign u0_m0_wo0_mtree_add1_17_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_34_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_69_cma_q_20(DELAY,3014)@19 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_69_cma_q_20_q <= $unsigned(u0_m0_wo0_mtree_madd2_69_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_34_BitSelect_for_b_tessel1_1(BITSELECT,2487)@20
    assign u0_m0_wo0_mtree_add0_34_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_69_cma_q_20_q[33:33]);

    // u0_m0_wo0_mtree_add0_34_BitSelect_for_b_tessel1_0(BITSELECT,2486)@20
    assign u0_m0_wo0_mtree_add0_34_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_69_cma_q_20_q[33:20]);

    // u0_m0_wo0_mtree_add0_34_BitSelect_for_b_BitJoin_for_c(BITJOIN,2488)@20
    assign u0_m0_wo0_mtree_add0_34_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_34_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_34_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_68_cma_q_20(DELAY,3015)@19 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_68_cma_q_20_q <= $unsigned(u0_m0_wo0_mtree_madd2_68_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_34_BitSelect_for_a_tessel1_1(BITSELECT,2482)@20
    assign u0_m0_wo0_mtree_add0_34_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_68_cma_q_20_q[33:33]);

    // u0_m0_wo0_mtree_add0_34_BitSelect_for_a_tessel1_0(BITSELECT,2481)@20
    assign u0_m0_wo0_mtree_add0_34_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_68_cma_q_20_q[33:20]);

    // u0_m0_wo0_mtree_add0_34_BitSelect_for_a_BitJoin_for_c(BITJOIN,2483)@20
    assign u0_m0_wo0_mtree_add0_34_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_34_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_34_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_34_p2_of_2(ADD,1674)@20 + 1
    assign u0_m0_wo0_mtree_add0_34_p2_of_2_cin = u0_m0_wo0_mtree_add0_34_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_34_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_34_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_34_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_34_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_34_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_34_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_34_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_34_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_34_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_34_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_34_p2_of_2_q = u0_m0_wo0_mtree_add0_34_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_17_BitSelect_for_a_BitJoin_for_c(BITJOIN,2703)@21
    assign u0_m0_wo0_mtree_add1_17_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_17_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_34_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_17_p2_of_2(ADD,1916)@21 + 1
    assign u0_m0_wo0_mtree_add1_17_p2_of_2_cin = u0_m0_wo0_mtree_add1_17_p1_of_2_c;
    assign u0_m0_wo0_mtree_add1_17_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add1_17_BitSelect_for_a_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_17_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add1_17_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add1_17_BitSelect_for_b_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_17_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add1_17_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_17_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add1_17_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add1_17_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add1_17_p2_of_2_q = u0_m0_wo0_mtree_add1_17_p2_of_2_o[16:1];

    // u0_m0_wo0_mtree_add2_8_BitSelect_for_b_BitJoin_for_c(BITJOIN,2808)@22
    assign u0_m0_wo0_mtree_add2_8_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add2_8_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add1_17_p2_of_2_q};

    // u0_m0_wo0_mtree_add2_8_BitSelect_for_a_tessel1_1(BITSELECT,2802)@22
    assign u0_m0_wo0_mtree_add2_8_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add1_16_p2_of_2_q[15:15]);

    // u0_m0_wo0_mtree_add1_16_BitSelect_for_b_tessel1_1(BITSELECT,2697)@21
    assign u0_m0_wo0_mtree_add1_16_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_33_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_67_cma_q_20(DELAY,3016)@19 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_67_cma_q_20_q <= $unsigned(u0_m0_wo0_mtree_madd2_67_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_33_BitSelect_for_b_tessel1_1(BITSELECT,2477)@20
    assign u0_m0_wo0_mtree_add0_33_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_67_cma_q_20_q[33:33]);

    // u0_m0_wo0_mtree_add0_33_BitSelect_for_b_tessel1_0(BITSELECT,2476)@20
    assign u0_m0_wo0_mtree_add0_33_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_67_cma_q_20_q[33:20]);

    // u0_m0_wo0_mtree_add0_33_BitSelect_for_b_BitJoin_for_c(BITJOIN,2478)@20
    assign u0_m0_wo0_mtree_add0_33_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_33_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_33_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_66_cma_q_20(DELAY,3017)@19 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_66_cma_q_20_q <= $unsigned(u0_m0_wo0_mtree_madd2_66_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_33_BitSelect_for_a_tessel1_1(BITSELECT,2472)@20
    assign u0_m0_wo0_mtree_add0_33_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_66_cma_q_20_q[33:33]);

    // u0_m0_wo0_mtree_add0_33_BitSelect_for_a_tessel1_0(BITSELECT,2471)@20
    assign u0_m0_wo0_mtree_add0_33_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_66_cma_q_20_q[33:20]);

    // u0_m0_wo0_mtree_add0_33_BitSelect_for_a_BitJoin_for_c(BITJOIN,2473)@20
    assign u0_m0_wo0_mtree_add0_33_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_33_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_33_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_33_p2_of_2(ADD,1663)@20 + 1
    assign u0_m0_wo0_mtree_add0_33_p2_of_2_cin = u0_m0_wo0_mtree_add0_33_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_33_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_33_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_33_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_33_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_33_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_33_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_33_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_33_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_33_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_33_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_33_p2_of_2_q = u0_m0_wo0_mtree_add0_33_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_16_BitSelect_for_b_BitJoin_for_c(BITJOIN,2698)@21
    assign u0_m0_wo0_mtree_add1_16_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_16_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_33_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_16_BitSelect_for_a_tessel1_1(BITSELECT,2692)@21
    assign u0_m0_wo0_mtree_add1_16_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_32_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_65_cma_q_20(DELAY,3018)@19 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_65_cma_q_20_q <= $unsigned(u0_m0_wo0_mtree_madd2_65_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_32_BitSelect_for_b_tessel1_1(BITSELECT,2467)@20
    assign u0_m0_wo0_mtree_add0_32_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_65_cma_q_20_q[33:33]);

    // u0_m0_wo0_mtree_add0_32_BitSelect_for_b_tessel1_0(BITSELECT,2466)@20
    assign u0_m0_wo0_mtree_add0_32_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_65_cma_q_20_q[33:20]);

    // u0_m0_wo0_mtree_add0_32_BitSelect_for_b_BitJoin_for_c(BITJOIN,2468)@20
    assign u0_m0_wo0_mtree_add0_32_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_32_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_32_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_64_cma_q_20(DELAY,3019)@19 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_64_cma_q_20_q <= $unsigned(u0_m0_wo0_mtree_madd2_64_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_32_BitSelect_for_a_tessel1_1(BITSELECT,2462)@20
    assign u0_m0_wo0_mtree_add0_32_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_64_cma_q_20_q[33:33]);

    // u0_m0_wo0_mtree_add0_32_BitSelect_for_a_tessel1_0(BITSELECT,2461)@20
    assign u0_m0_wo0_mtree_add0_32_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_64_cma_q_20_q[33:20]);

    // u0_m0_wo0_mtree_add0_32_BitSelect_for_a_BitJoin_for_c(BITJOIN,2463)@20
    assign u0_m0_wo0_mtree_add0_32_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_32_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_32_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_32_p2_of_2(ADD,1652)@20 + 1
    assign u0_m0_wo0_mtree_add0_32_p2_of_2_cin = u0_m0_wo0_mtree_add0_32_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_32_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_32_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_32_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_32_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_32_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_32_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_32_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_32_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_32_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_32_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_32_p2_of_2_q = u0_m0_wo0_mtree_add0_32_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_16_BitSelect_for_a_BitJoin_for_c(BITJOIN,2693)@21
    assign u0_m0_wo0_mtree_add1_16_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_16_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_32_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_16_p2_of_2(ADD,1905)@21 + 1
    assign u0_m0_wo0_mtree_add1_16_p2_of_2_cin = u0_m0_wo0_mtree_add1_16_p1_of_2_c;
    assign u0_m0_wo0_mtree_add1_16_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add1_16_BitSelect_for_a_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_16_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add1_16_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add1_16_BitSelect_for_b_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_16_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add1_16_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_16_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add1_16_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add1_16_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add1_16_p2_of_2_q = u0_m0_wo0_mtree_add1_16_p2_of_2_o[16:1];

    // u0_m0_wo0_mtree_add2_8_BitSelect_for_a_BitJoin_for_c(BITJOIN,2803)@22
    assign u0_m0_wo0_mtree_add2_8_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add2_8_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add1_16_p2_of_2_q};

    // u0_m0_wo0_mtree_add2_8_p2_of_2(ADD,2026)@22 + 1
    assign u0_m0_wo0_mtree_add2_8_p2_of_2_cin = u0_m0_wo0_mtree_add2_8_p1_of_2_c;
    assign u0_m0_wo0_mtree_add2_8_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add2_8_BitSelect_for_a_BitJoin_for_c_q[16]}}, u0_m0_wo0_mtree_add2_8_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add2_8_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add2_8_BitSelect_for_b_BitJoin_for_c_q[16]}}, u0_m0_wo0_mtree_add2_8_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add2_8_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add2_8_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add2_8_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add2_8_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add2_8_p2_of_2_q = u0_m0_wo0_mtree_add2_8_p2_of_2_o[17:1];

    // u0_m0_wo0_mtree_add3_4_BitSelect_for_a_BitJoin_for_c(BITJOIN,2864)@23
    assign u0_m0_wo0_mtree_add3_4_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add3_4_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add2_8_p2_of_2_q};

    // u0_m0_wo0_mtree_add3_4_p2_of_2(ADD,2092)@23 + 1
    assign u0_m0_wo0_mtree_add3_4_p2_of_2_cin = u0_m0_wo0_mtree_add3_4_p1_of_2_c;
    assign u0_m0_wo0_mtree_add3_4_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add3_4_BitSelect_for_a_BitJoin_for_c_q[17]}}, u0_m0_wo0_mtree_add3_4_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add3_4_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add3_4_BitSelect_for_b_BitJoin_for_c_q[17]}}, u0_m0_wo0_mtree_add3_4_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add3_4_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add3_4_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add3_4_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add3_4_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add3_4_p2_of_2_q = u0_m0_wo0_mtree_add3_4_p2_of_2_o[18:1];

    // u0_m0_wo0_mtree_add6_0_BitSelect_for_b_BitJoin_for_c(BITJOIN,2911)@24
    assign u0_m0_wo0_mtree_add6_0_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add6_0_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add6_0_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add3_4_p2_of_2_q};

    // u0_m0_wo0_mtree_add5_0_BitSelect_for_b_tessel1_1(BITSELECT,2898)@23
    assign u0_m0_wo0_mtree_add5_0_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add4_1_p2_of_2_q[18:18]);

    // u0_m0_wo0_mtree_add4_1_BitSelect_for_b_tessel1_1(BITSELECT,2888)@22
    assign u0_m0_wo0_mtree_add4_1_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add3_3_p2_of_2_q[17:17]);

    // u0_m0_wo0_mtree_add3_3_BitSelect_for_b_tessel1_1(BITSELECT,2858)@21
    assign u0_m0_wo0_mtree_add3_3_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add2_7_p2_of_2_q[16:16]);

    // u0_m0_wo0_mtree_add2_7_BitSelect_for_b_tessel1_1(BITSELECT,2797)@20
    assign u0_m0_wo0_mtree_add2_7_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add1_15_p2_of_2_q[15:15]);

    // u0_m0_wo0_mtree_add1_15_BitSelect_for_b_tessel1_1(BITSELECT,2687)@19
    assign u0_m0_wo0_mtree_add1_15_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_31_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_63_cma_q_18(DELAY,3020)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_63_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_63_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_31_BitSelect_for_b_tessel1_1(BITSELECT,2457)@18
    assign u0_m0_wo0_mtree_add0_31_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_63_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_31_BitSelect_for_b_tessel1_0(BITSELECT,2456)@18
    assign u0_m0_wo0_mtree_add0_31_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_63_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_31_BitSelect_for_b_BitJoin_for_c(BITJOIN,2458)@18
    assign u0_m0_wo0_mtree_add0_31_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_31_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_31_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_62_cma_q_18(DELAY,3021)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_62_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_62_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_31_BitSelect_for_a_tessel1_1(BITSELECT,2452)@18
    assign u0_m0_wo0_mtree_add0_31_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_62_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_31_BitSelect_for_a_tessel1_0(BITSELECT,2451)@18
    assign u0_m0_wo0_mtree_add0_31_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_62_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_31_BitSelect_for_a_BitJoin_for_c(BITJOIN,2453)@18
    assign u0_m0_wo0_mtree_add0_31_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_31_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_31_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_31_p2_of_2(ADD,1641)@18 + 1
    assign u0_m0_wo0_mtree_add0_31_p2_of_2_cin = u0_m0_wo0_mtree_add0_31_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_31_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_31_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_31_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_31_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_31_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_31_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_31_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_31_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_31_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_31_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_31_p2_of_2_q = u0_m0_wo0_mtree_add0_31_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_15_BitSelect_for_b_BitJoin_for_c(BITJOIN,2688)@19
    assign u0_m0_wo0_mtree_add1_15_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_15_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_31_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_15_BitSelect_for_a_tessel1_1(BITSELECT,2682)@19
    assign u0_m0_wo0_mtree_add1_15_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_30_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_61_cma_q_18(DELAY,3022)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_61_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_61_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_30_BitSelect_for_b_tessel1_1(BITSELECT,2447)@18
    assign u0_m0_wo0_mtree_add0_30_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_61_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_30_BitSelect_for_b_tessel1_0(BITSELECT,2446)@18
    assign u0_m0_wo0_mtree_add0_30_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_61_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_30_BitSelect_for_b_BitJoin_for_c(BITJOIN,2448)@18
    assign u0_m0_wo0_mtree_add0_30_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_30_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_30_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_60_cma_q_18(DELAY,3023)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_60_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_60_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_30_BitSelect_for_a_tessel1_1(BITSELECT,2442)@18
    assign u0_m0_wo0_mtree_add0_30_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_60_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_30_BitSelect_for_a_tessel1_0(BITSELECT,2441)@18
    assign u0_m0_wo0_mtree_add0_30_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_60_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_30_BitSelect_for_a_BitJoin_for_c(BITJOIN,2443)@18
    assign u0_m0_wo0_mtree_add0_30_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_30_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_30_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_30_p2_of_2(ADD,1630)@18 + 1
    assign u0_m0_wo0_mtree_add0_30_p2_of_2_cin = u0_m0_wo0_mtree_add0_30_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_30_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_30_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_30_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_30_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_30_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_30_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_30_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_30_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_30_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_30_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_30_p2_of_2_q = u0_m0_wo0_mtree_add0_30_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_15_BitSelect_for_a_BitJoin_for_c(BITJOIN,2683)@19
    assign u0_m0_wo0_mtree_add1_15_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_15_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_30_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_15_p2_of_2(ADD,1894)@19 + 1
    assign u0_m0_wo0_mtree_add1_15_p2_of_2_cin = u0_m0_wo0_mtree_add1_15_p1_of_2_c;
    assign u0_m0_wo0_mtree_add1_15_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add1_15_BitSelect_for_a_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_15_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add1_15_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add1_15_BitSelect_for_b_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_15_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add1_15_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_15_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add1_15_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add1_15_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add1_15_p2_of_2_q = u0_m0_wo0_mtree_add1_15_p2_of_2_o[16:1];

    // u0_m0_wo0_mtree_add2_7_BitSelect_for_b_BitJoin_for_c(BITJOIN,2798)@20
    assign u0_m0_wo0_mtree_add2_7_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add2_7_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add1_15_p2_of_2_q};

    // u0_m0_wo0_mtree_add2_7_BitSelect_for_a_tessel1_1(BITSELECT,2792)@20
    assign u0_m0_wo0_mtree_add2_7_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add1_14_p2_of_2_q[15:15]);

    // u0_m0_wo0_mtree_add1_14_BitSelect_for_b_tessel1_1(BITSELECT,2677)@19
    assign u0_m0_wo0_mtree_add1_14_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_29_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_59_cma_q_18(DELAY,3024)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_59_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_59_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_29_BitSelect_for_b_tessel1_1(BITSELECT,2437)@18
    assign u0_m0_wo0_mtree_add0_29_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_59_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_29_BitSelect_for_b_tessel1_0(BITSELECT,2436)@18
    assign u0_m0_wo0_mtree_add0_29_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_59_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_29_BitSelect_for_b_BitJoin_for_c(BITJOIN,2438)@18
    assign u0_m0_wo0_mtree_add0_29_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_29_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_29_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_58_cma_q_18(DELAY,3025)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_58_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_58_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_29_BitSelect_for_a_tessel1_1(BITSELECT,2432)@18
    assign u0_m0_wo0_mtree_add0_29_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_58_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_29_BitSelect_for_a_tessel1_0(BITSELECT,2431)@18
    assign u0_m0_wo0_mtree_add0_29_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_58_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_29_BitSelect_for_a_BitJoin_for_c(BITJOIN,2433)@18
    assign u0_m0_wo0_mtree_add0_29_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_29_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_29_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_29_p2_of_2(ADD,1619)@18 + 1
    assign u0_m0_wo0_mtree_add0_29_p2_of_2_cin = u0_m0_wo0_mtree_add0_29_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_29_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_29_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_29_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_29_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_29_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_29_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_29_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_29_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_29_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_29_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_29_p2_of_2_q = u0_m0_wo0_mtree_add0_29_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_14_BitSelect_for_b_BitJoin_for_c(BITJOIN,2678)@19
    assign u0_m0_wo0_mtree_add1_14_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_14_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_29_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_14_BitSelect_for_a_tessel1_1(BITSELECT,2672)@19
    assign u0_m0_wo0_mtree_add1_14_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_28_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_57_cma_q_18(DELAY,3026)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_57_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_57_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_28_BitSelect_for_b_tessel1_1(BITSELECT,2427)@18
    assign u0_m0_wo0_mtree_add0_28_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_57_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_28_BitSelect_for_b_tessel1_0(BITSELECT,2426)@18
    assign u0_m0_wo0_mtree_add0_28_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_57_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_28_BitSelect_for_b_BitJoin_for_c(BITJOIN,2428)@18
    assign u0_m0_wo0_mtree_add0_28_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_28_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_28_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_56_cma_q_18(DELAY,3027)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_56_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_56_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_28_BitSelect_for_a_tessel1_1(BITSELECT,2422)@18
    assign u0_m0_wo0_mtree_add0_28_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_56_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_28_BitSelect_for_a_tessel1_0(BITSELECT,2421)@18
    assign u0_m0_wo0_mtree_add0_28_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_56_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_28_BitSelect_for_a_BitJoin_for_c(BITJOIN,2423)@18
    assign u0_m0_wo0_mtree_add0_28_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_28_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_28_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_28_p2_of_2(ADD,1608)@18 + 1
    assign u0_m0_wo0_mtree_add0_28_p2_of_2_cin = u0_m0_wo0_mtree_add0_28_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_28_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_28_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_28_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_28_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_28_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_28_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_28_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_28_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_28_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_28_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_28_p2_of_2_q = u0_m0_wo0_mtree_add0_28_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_14_BitSelect_for_a_BitJoin_for_c(BITJOIN,2673)@19
    assign u0_m0_wo0_mtree_add1_14_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_14_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_28_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_14_p2_of_2(ADD,1883)@19 + 1
    assign u0_m0_wo0_mtree_add1_14_p2_of_2_cin = u0_m0_wo0_mtree_add1_14_p1_of_2_c;
    assign u0_m0_wo0_mtree_add1_14_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add1_14_BitSelect_for_a_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_14_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add1_14_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add1_14_BitSelect_for_b_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_14_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add1_14_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_14_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add1_14_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add1_14_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add1_14_p2_of_2_q = u0_m0_wo0_mtree_add1_14_p2_of_2_o[16:1];

    // u0_m0_wo0_mtree_add2_7_BitSelect_for_a_BitJoin_for_c(BITJOIN,2793)@20
    assign u0_m0_wo0_mtree_add2_7_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add2_7_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add1_14_p2_of_2_q};

    // u0_m0_wo0_mtree_add2_7_p2_of_2(ADD,2015)@20 + 1
    assign u0_m0_wo0_mtree_add2_7_p2_of_2_cin = u0_m0_wo0_mtree_add2_7_p1_of_2_c;
    assign u0_m0_wo0_mtree_add2_7_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add2_7_BitSelect_for_a_BitJoin_for_c_q[16]}}, u0_m0_wo0_mtree_add2_7_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add2_7_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add2_7_BitSelect_for_b_BitJoin_for_c_q[16]}}, u0_m0_wo0_mtree_add2_7_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add2_7_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add2_7_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add2_7_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add2_7_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add2_7_p2_of_2_q = u0_m0_wo0_mtree_add2_7_p2_of_2_o[17:1];

    // u0_m0_wo0_mtree_add3_3_BitSelect_for_b_BitJoin_for_c(BITJOIN,2859)@21
    assign u0_m0_wo0_mtree_add3_3_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add3_3_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add2_7_p2_of_2_q};

    // u0_m0_wo0_mtree_add3_3_BitSelect_for_a_tessel1_1(BITSELECT,2853)@21
    assign u0_m0_wo0_mtree_add3_3_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add2_6_p2_of_2_q[16:16]);

    // u0_m0_wo0_mtree_add2_6_BitSelect_for_b_tessel1_1(BITSELECT,2787)@20
    assign u0_m0_wo0_mtree_add2_6_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add1_13_p2_of_2_q[15:15]);

    // u0_m0_wo0_mtree_add1_13_BitSelect_for_b_tessel1_1(BITSELECT,2667)@19
    assign u0_m0_wo0_mtree_add1_13_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_27_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_55_cma_q_18(DELAY,3028)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_55_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_55_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_27_BitSelect_for_b_tessel1_1(BITSELECT,2417)@18
    assign u0_m0_wo0_mtree_add0_27_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_55_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_27_BitSelect_for_b_tessel1_0(BITSELECT,2416)@18
    assign u0_m0_wo0_mtree_add0_27_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_55_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_27_BitSelect_for_b_BitJoin_for_c(BITJOIN,2418)@18
    assign u0_m0_wo0_mtree_add0_27_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_27_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_27_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_54_cma_q_18(DELAY,3029)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_54_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_54_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_27_BitSelect_for_a_tessel1_1(BITSELECT,2412)@18
    assign u0_m0_wo0_mtree_add0_27_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_54_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_27_BitSelect_for_a_tessel1_0(BITSELECT,2411)@18
    assign u0_m0_wo0_mtree_add0_27_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_54_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_27_BitSelect_for_a_BitJoin_for_c(BITJOIN,2413)@18
    assign u0_m0_wo0_mtree_add0_27_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_27_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_27_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_27_p2_of_2(ADD,1597)@18 + 1
    assign u0_m0_wo0_mtree_add0_27_p2_of_2_cin = u0_m0_wo0_mtree_add0_27_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_27_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_27_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_27_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_27_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_27_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_27_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_27_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_27_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_27_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_27_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_27_p2_of_2_q = u0_m0_wo0_mtree_add0_27_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_13_BitSelect_for_b_BitJoin_for_c(BITJOIN,2668)@19
    assign u0_m0_wo0_mtree_add1_13_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_13_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_27_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_13_BitSelect_for_a_tessel1_1(BITSELECT,2662)@19
    assign u0_m0_wo0_mtree_add1_13_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_26_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_53_cma_q_18(DELAY,3030)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_53_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_53_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_26_BitSelect_for_b_tessel1_1(BITSELECT,2407)@18
    assign u0_m0_wo0_mtree_add0_26_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_53_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_26_BitSelect_for_b_tessel1_0(BITSELECT,2406)@18
    assign u0_m0_wo0_mtree_add0_26_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_53_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_26_BitSelect_for_b_BitJoin_for_c(BITJOIN,2408)@18
    assign u0_m0_wo0_mtree_add0_26_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_26_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_26_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_52_cma_q_18(DELAY,3031)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_52_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_52_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_26_BitSelect_for_a_tessel1_1(BITSELECT,2402)@18
    assign u0_m0_wo0_mtree_add0_26_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_52_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_26_BitSelect_for_a_tessel1_0(BITSELECT,2401)@18
    assign u0_m0_wo0_mtree_add0_26_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_52_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_26_BitSelect_for_a_BitJoin_for_c(BITJOIN,2403)@18
    assign u0_m0_wo0_mtree_add0_26_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_26_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_26_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_26_p2_of_2(ADD,1586)@18 + 1
    assign u0_m0_wo0_mtree_add0_26_p2_of_2_cin = u0_m0_wo0_mtree_add0_26_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_26_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_26_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_26_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_26_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_26_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_26_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_26_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_26_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_26_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_26_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_26_p2_of_2_q = u0_m0_wo0_mtree_add0_26_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_13_BitSelect_for_a_BitJoin_for_c(BITJOIN,2663)@19
    assign u0_m0_wo0_mtree_add1_13_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_13_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_26_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_13_p2_of_2(ADD,1872)@19 + 1
    assign u0_m0_wo0_mtree_add1_13_p2_of_2_cin = u0_m0_wo0_mtree_add1_13_p1_of_2_c;
    assign u0_m0_wo0_mtree_add1_13_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add1_13_BitSelect_for_a_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_13_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add1_13_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add1_13_BitSelect_for_b_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_13_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add1_13_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_13_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add1_13_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add1_13_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add1_13_p2_of_2_q = u0_m0_wo0_mtree_add1_13_p2_of_2_o[16:1];

    // u0_m0_wo0_mtree_add2_6_BitSelect_for_b_BitJoin_for_c(BITJOIN,2788)@20
    assign u0_m0_wo0_mtree_add2_6_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add2_6_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add1_13_p2_of_2_q};

    // u0_m0_wo0_mtree_add2_6_BitSelect_for_a_tessel1_1(BITSELECT,2782)@20
    assign u0_m0_wo0_mtree_add2_6_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add1_12_p2_of_2_q[15:15]);

    // u0_m0_wo0_mtree_add1_12_BitSelect_for_b_tessel1_1(BITSELECT,2657)@19
    assign u0_m0_wo0_mtree_add1_12_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_25_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_51_cma_q_18(DELAY,3032)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_51_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_51_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_25_BitSelect_for_b_tessel1_1(BITSELECT,2397)@18
    assign u0_m0_wo0_mtree_add0_25_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_51_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_25_BitSelect_for_b_tessel1_0(BITSELECT,2396)@18
    assign u0_m0_wo0_mtree_add0_25_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_51_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_25_BitSelect_for_b_BitJoin_for_c(BITJOIN,2398)@18
    assign u0_m0_wo0_mtree_add0_25_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_25_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_25_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_50_cma_q_18(DELAY,3033)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_50_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_50_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_25_BitSelect_for_a_tessel1_1(BITSELECT,2392)@18
    assign u0_m0_wo0_mtree_add0_25_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_50_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_25_BitSelect_for_a_tessel1_0(BITSELECT,2391)@18
    assign u0_m0_wo0_mtree_add0_25_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_50_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_25_BitSelect_for_a_BitJoin_for_c(BITJOIN,2393)@18
    assign u0_m0_wo0_mtree_add0_25_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_25_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_25_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_25_p2_of_2(ADD,1575)@18 + 1
    assign u0_m0_wo0_mtree_add0_25_p2_of_2_cin = u0_m0_wo0_mtree_add0_25_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_25_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_25_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_25_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_25_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_25_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_25_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_25_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_25_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_25_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_25_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_25_p2_of_2_q = u0_m0_wo0_mtree_add0_25_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_12_BitSelect_for_b_BitJoin_for_c(BITJOIN,2658)@19
    assign u0_m0_wo0_mtree_add1_12_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_12_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_25_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_12_BitSelect_for_a_tessel1_1(BITSELECT,2652)@19
    assign u0_m0_wo0_mtree_add1_12_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_24_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_49_cma_q_18(DELAY,3034)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_49_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_49_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_24_BitSelect_for_b_tessel1_1(BITSELECT,2387)@18
    assign u0_m0_wo0_mtree_add0_24_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_49_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_24_BitSelect_for_b_tessel1_0(BITSELECT,2386)@18
    assign u0_m0_wo0_mtree_add0_24_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_49_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_24_BitSelect_for_b_BitJoin_for_c(BITJOIN,2388)@18
    assign u0_m0_wo0_mtree_add0_24_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_24_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_24_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_48_cma_q_18(DELAY,3035)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_48_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_48_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_24_BitSelect_for_a_tessel1_1(BITSELECT,2382)@18
    assign u0_m0_wo0_mtree_add0_24_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_48_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_24_BitSelect_for_a_tessel1_0(BITSELECT,2381)@18
    assign u0_m0_wo0_mtree_add0_24_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_48_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_24_BitSelect_for_a_BitJoin_for_c(BITJOIN,2383)@18
    assign u0_m0_wo0_mtree_add0_24_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_24_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_24_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_24_p2_of_2(ADD,1564)@18 + 1
    assign u0_m0_wo0_mtree_add0_24_p2_of_2_cin = u0_m0_wo0_mtree_add0_24_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_24_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_24_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_24_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_24_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_24_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_24_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_24_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_24_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_24_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_24_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_24_p2_of_2_q = u0_m0_wo0_mtree_add0_24_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_12_BitSelect_for_a_BitJoin_for_c(BITJOIN,2653)@19
    assign u0_m0_wo0_mtree_add1_12_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_12_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_24_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_12_p2_of_2(ADD,1861)@19 + 1
    assign u0_m0_wo0_mtree_add1_12_p2_of_2_cin = u0_m0_wo0_mtree_add1_12_p1_of_2_c;
    assign u0_m0_wo0_mtree_add1_12_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add1_12_BitSelect_for_a_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_12_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add1_12_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add1_12_BitSelect_for_b_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_12_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add1_12_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_12_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add1_12_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add1_12_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add1_12_p2_of_2_q = u0_m0_wo0_mtree_add1_12_p2_of_2_o[16:1];

    // u0_m0_wo0_mtree_add2_6_BitSelect_for_a_BitJoin_for_c(BITJOIN,2783)@20
    assign u0_m0_wo0_mtree_add2_6_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add2_6_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add1_12_p2_of_2_q};

    // u0_m0_wo0_mtree_add2_6_p2_of_2(ADD,2004)@20 + 1
    assign u0_m0_wo0_mtree_add2_6_p2_of_2_cin = u0_m0_wo0_mtree_add2_6_p1_of_2_c;
    assign u0_m0_wo0_mtree_add2_6_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add2_6_BitSelect_for_a_BitJoin_for_c_q[16]}}, u0_m0_wo0_mtree_add2_6_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add2_6_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add2_6_BitSelect_for_b_BitJoin_for_c_q[16]}}, u0_m0_wo0_mtree_add2_6_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add2_6_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add2_6_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add2_6_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add2_6_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add2_6_p2_of_2_q = u0_m0_wo0_mtree_add2_6_p2_of_2_o[17:1];

    // u0_m0_wo0_mtree_add3_3_BitSelect_for_a_BitJoin_for_c(BITJOIN,2854)@21
    assign u0_m0_wo0_mtree_add3_3_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add3_3_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add2_6_p2_of_2_q};

    // u0_m0_wo0_mtree_add3_3_p2_of_2(ADD,2081)@21 + 1
    assign u0_m0_wo0_mtree_add3_3_p2_of_2_cin = u0_m0_wo0_mtree_add3_3_p1_of_2_c;
    assign u0_m0_wo0_mtree_add3_3_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add3_3_BitSelect_for_a_BitJoin_for_c_q[17]}}, u0_m0_wo0_mtree_add3_3_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add3_3_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add3_3_BitSelect_for_b_BitJoin_for_c_q[17]}}, u0_m0_wo0_mtree_add3_3_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add3_3_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add3_3_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add3_3_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add3_3_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add3_3_p2_of_2_q = u0_m0_wo0_mtree_add3_3_p2_of_2_o[18:1];

    // u0_m0_wo0_mtree_add4_1_BitSelect_for_b_BitJoin_for_c(BITJOIN,2889)@22
    assign u0_m0_wo0_mtree_add4_1_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add4_1_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add3_3_p2_of_2_q};

    // u0_m0_wo0_mtree_add4_1_BitSelect_for_a_tessel1_1(BITSELECT,2883)@22
    assign u0_m0_wo0_mtree_add4_1_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add3_2_p2_of_2_q[17:17]);

    // u0_m0_wo0_mtree_add3_2_BitSelect_for_b_tessel1_1(BITSELECT,2848)@21
    assign u0_m0_wo0_mtree_add3_2_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add2_5_p2_of_2_q[16:16]);

    // u0_m0_wo0_mtree_add2_5_BitSelect_for_b_tessel1_1(BITSELECT,2777)@20
    assign u0_m0_wo0_mtree_add2_5_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add1_11_p2_of_2_q[15:15]);

    // u0_m0_wo0_mtree_add1_11_BitSelect_for_b_tessel1_1(BITSELECT,2647)@19
    assign u0_m0_wo0_mtree_add1_11_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_23_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_47_cma_q_18(DELAY,3036)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_47_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_47_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_23_BitSelect_for_b_tessel1_1(BITSELECT,2377)@18
    assign u0_m0_wo0_mtree_add0_23_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_47_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_23_BitSelect_for_b_tessel1_0(BITSELECT,2376)@18
    assign u0_m0_wo0_mtree_add0_23_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_47_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_23_BitSelect_for_b_BitJoin_for_c(BITJOIN,2378)@18
    assign u0_m0_wo0_mtree_add0_23_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_23_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_23_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_46_cma_q_18(DELAY,3037)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_46_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_46_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_23_BitSelect_for_a_tessel1_1(BITSELECT,2372)@18
    assign u0_m0_wo0_mtree_add0_23_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_46_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_23_BitSelect_for_a_tessel1_0(BITSELECT,2371)@18
    assign u0_m0_wo0_mtree_add0_23_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_46_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_23_BitSelect_for_a_BitJoin_for_c(BITJOIN,2373)@18
    assign u0_m0_wo0_mtree_add0_23_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_23_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_23_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_23_p2_of_2(ADD,1553)@18 + 1
    assign u0_m0_wo0_mtree_add0_23_p2_of_2_cin = u0_m0_wo0_mtree_add0_23_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_23_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_23_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_23_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_23_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_23_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_23_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_23_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_23_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_23_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_23_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_23_p2_of_2_q = u0_m0_wo0_mtree_add0_23_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_11_BitSelect_for_b_BitJoin_for_c(BITJOIN,2648)@19
    assign u0_m0_wo0_mtree_add1_11_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_11_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_23_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_11_BitSelect_for_a_tessel1_1(BITSELECT,2642)@19
    assign u0_m0_wo0_mtree_add1_11_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_22_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_45_cma_q_18(DELAY,3038)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_45_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_45_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_22_BitSelect_for_b_tessel1_1(BITSELECT,2367)@18
    assign u0_m0_wo0_mtree_add0_22_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_45_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_22_BitSelect_for_b_tessel1_0(BITSELECT,2366)@18
    assign u0_m0_wo0_mtree_add0_22_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_45_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_22_BitSelect_for_b_BitJoin_for_c(BITJOIN,2368)@18
    assign u0_m0_wo0_mtree_add0_22_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_22_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_22_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_44_cma_q_18(DELAY,3039)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_44_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_44_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_22_BitSelect_for_a_tessel1_1(BITSELECT,2362)@18
    assign u0_m0_wo0_mtree_add0_22_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_44_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_22_BitSelect_for_a_tessel1_0(BITSELECT,2361)@18
    assign u0_m0_wo0_mtree_add0_22_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_44_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_22_BitSelect_for_a_BitJoin_for_c(BITJOIN,2363)@18
    assign u0_m0_wo0_mtree_add0_22_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_22_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_22_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_22_p2_of_2(ADD,1542)@18 + 1
    assign u0_m0_wo0_mtree_add0_22_p2_of_2_cin = u0_m0_wo0_mtree_add0_22_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_22_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_22_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_22_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_22_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_22_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_22_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_22_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_22_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_22_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_22_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_22_p2_of_2_q = u0_m0_wo0_mtree_add0_22_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_11_BitSelect_for_a_BitJoin_for_c(BITJOIN,2643)@19
    assign u0_m0_wo0_mtree_add1_11_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_11_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_22_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_11_p2_of_2(ADD,1850)@19 + 1
    assign u0_m0_wo0_mtree_add1_11_p2_of_2_cin = u0_m0_wo0_mtree_add1_11_p1_of_2_c;
    assign u0_m0_wo0_mtree_add1_11_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add1_11_BitSelect_for_a_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_11_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add1_11_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add1_11_BitSelect_for_b_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_11_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add1_11_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_11_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add1_11_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add1_11_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add1_11_p2_of_2_q = u0_m0_wo0_mtree_add1_11_p2_of_2_o[16:1];

    // u0_m0_wo0_mtree_add2_5_BitSelect_for_b_BitJoin_for_c(BITJOIN,2778)@20
    assign u0_m0_wo0_mtree_add2_5_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add2_5_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add1_11_p2_of_2_q};

    // u0_m0_wo0_mtree_add2_5_BitSelect_for_a_tessel1_1(BITSELECT,2772)@20
    assign u0_m0_wo0_mtree_add2_5_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add1_10_p2_of_2_q[15:15]);

    // u0_m0_wo0_mtree_add1_10_BitSelect_for_b_tessel1_1(BITSELECT,2637)@19
    assign u0_m0_wo0_mtree_add1_10_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_21_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_43_cma_q_18(DELAY,3040)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_43_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_43_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_21_BitSelect_for_b_tessel1_1(BITSELECT,2357)@18
    assign u0_m0_wo0_mtree_add0_21_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_43_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_21_BitSelect_for_b_tessel1_0(BITSELECT,2356)@18
    assign u0_m0_wo0_mtree_add0_21_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_43_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_21_BitSelect_for_b_BitJoin_for_c(BITJOIN,2358)@18
    assign u0_m0_wo0_mtree_add0_21_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_21_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_21_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_42_cma_q_18(DELAY,3041)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_42_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_42_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_21_BitSelect_for_a_tessel1_1(BITSELECT,2352)@18
    assign u0_m0_wo0_mtree_add0_21_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_42_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_21_BitSelect_for_a_tessel1_0(BITSELECT,2351)@18
    assign u0_m0_wo0_mtree_add0_21_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_42_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_21_BitSelect_for_a_BitJoin_for_c(BITJOIN,2353)@18
    assign u0_m0_wo0_mtree_add0_21_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_21_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_21_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_21_p2_of_2(ADD,1531)@18 + 1
    assign u0_m0_wo0_mtree_add0_21_p2_of_2_cin = u0_m0_wo0_mtree_add0_21_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_21_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_21_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_21_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_21_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_21_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_21_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_21_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_21_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_21_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_21_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_21_p2_of_2_q = u0_m0_wo0_mtree_add0_21_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_10_BitSelect_for_b_BitJoin_for_c(BITJOIN,2638)@19
    assign u0_m0_wo0_mtree_add1_10_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_10_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_21_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_10_BitSelect_for_a_tessel1_1(BITSELECT,2632)@19
    assign u0_m0_wo0_mtree_add1_10_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_20_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_41_cma_q_18(DELAY,3042)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_41_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_41_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_20_BitSelect_for_b_tessel1_1(BITSELECT,2347)@18
    assign u0_m0_wo0_mtree_add0_20_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_41_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_20_BitSelect_for_b_tessel1_0(BITSELECT,2346)@18
    assign u0_m0_wo0_mtree_add0_20_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_41_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_20_BitSelect_for_b_BitJoin_for_c(BITJOIN,2348)@18
    assign u0_m0_wo0_mtree_add0_20_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_20_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_20_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_40_cma_q_18(DELAY,3043)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_40_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_40_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_20_BitSelect_for_a_tessel1_1(BITSELECT,2342)@18
    assign u0_m0_wo0_mtree_add0_20_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_40_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_20_BitSelect_for_a_tessel1_0(BITSELECT,2341)@18
    assign u0_m0_wo0_mtree_add0_20_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_40_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_20_BitSelect_for_a_BitJoin_for_c(BITJOIN,2343)@18
    assign u0_m0_wo0_mtree_add0_20_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_20_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_20_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_20_p2_of_2(ADD,1520)@18 + 1
    assign u0_m0_wo0_mtree_add0_20_p2_of_2_cin = u0_m0_wo0_mtree_add0_20_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_20_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_20_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_20_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_20_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_20_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_20_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_20_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_20_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_20_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_20_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_20_p2_of_2_q = u0_m0_wo0_mtree_add0_20_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_10_BitSelect_for_a_BitJoin_for_c(BITJOIN,2633)@19
    assign u0_m0_wo0_mtree_add1_10_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_10_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_20_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_10_p2_of_2(ADD,1839)@19 + 1
    assign u0_m0_wo0_mtree_add1_10_p2_of_2_cin = u0_m0_wo0_mtree_add1_10_p1_of_2_c;
    assign u0_m0_wo0_mtree_add1_10_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add1_10_BitSelect_for_a_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_10_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add1_10_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add1_10_BitSelect_for_b_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_10_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add1_10_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_10_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add1_10_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add1_10_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add1_10_p2_of_2_q = u0_m0_wo0_mtree_add1_10_p2_of_2_o[16:1];

    // u0_m0_wo0_mtree_add2_5_BitSelect_for_a_BitJoin_for_c(BITJOIN,2773)@20
    assign u0_m0_wo0_mtree_add2_5_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add2_5_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add1_10_p2_of_2_q};

    // u0_m0_wo0_mtree_add2_5_p2_of_2(ADD,1993)@20 + 1
    assign u0_m0_wo0_mtree_add2_5_p2_of_2_cin = u0_m0_wo0_mtree_add2_5_p1_of_2_c;
    assign u0_m0_wo0_mtree_add2_5_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add2_5_BitSelect_for_a_BitJoin_for_c_q[16]}}, u0_m0_wo0_mtree_add2_5_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add2_5_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add2_5_BitSelect_for_b_BitJoin_for_c_q[16]}}, u0_m0_wo0_mtree_add2_5_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add2_5_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add2_5_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add2_5_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add2_5_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add2_5_p2_of_2_q = u0_m0_wo0_mtree_add2_5_p2_of_2_o[17:1];

    // u0_m0_wo0_mtree_add3_2_BitSelect_for_b_BitJoin_for_c(BITJOIN,2849)@21
    assign u0_m0_wo0_mtree_add3_2_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add3_2_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add2_5_p2_of_2_q};

    // u0_m0_wo0_mtree_add3_2_BitSelect_for_a_tessel1_1(BITSELECT,2843)@21
    assign u0_m0_wo0_mtree_add3_2_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add2_4_p2_of_2_q[16:16]);

    // u0_m0_wo0_mtree_add2_4_BitSelect_for_b_tessel1_1(BITSELECT,2767)@20
    assign u0_m0_wo0_mtree_add2_4_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add1_9_p2_of_2_q[15:15]);

    // u0_m0_wo0_mtree_add1_9_BitSelect_for_b_tessel1_1(BITSELECT,2627)@19
    assign u0_m0_wo0_mtree_add1_9_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_19_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_39_cma_q_18(DELAY,3044)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_39_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_39_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_19_BitSelect_for_b_tessel1_1(BITSELECT,2337)@18
    assign u0_m0_wo0_mtree_add0_19_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_39_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_19_BitSelect_for_b_tessel1_0(BITSELECT,2336)@18
    assign u0_m0_wo0_mtree_add0_19_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_39_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_19_BitSelect_for_b_BitJoin_for_c(BITJOIN,2338)@18
    assign u0_m0_wo0_mtree_add0_19_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_19_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_19_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_38_cma_q_18(DELAY,3045)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_38_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_38_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_19_BitSelect_for_a_tessel1_1(BITSELECT,2332)@18
    assign u0_m0_wo0_mtree_add0_19_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_38_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_19_BitSelect_for_a_tessel1_0(BITSELECT,2331)@18
    assign u0_m0_wo0_mtree_add0_19_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_38_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_19_BitSelect_for_a_BitJoin_for_c(BITJOIN,2333)@18
    assign u0_m0_wo0_mtree_add0_19_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_19_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_19_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_19_p2_of_2(ADD,1509)@18 + 1
    assign u0_m0_wo0_mtree_add0_19_p2_of_2_cin = u0_m0_wo0_mtree_add0_19_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_19_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_19_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_19_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_19_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_19_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_19_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_19_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_19_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_19_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_19_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_19_p2_of_2_q = u0_m0_wo0_mtree_add0_19_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_9_BitSelect_for_b_BitJoin_for_c(BITJOIN,2628)@19
    assign u0_m0_wo0_mtree_add1_9_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_9_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_19_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_9_BitSelect_for_a_tessel1_1(BITSELECT,2622)@19
    assign u0_m0_wo0_mtree_add1_9_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_18_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_37_cma_q_18(DELAY,3046)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_37_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_37_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_18_BitSelect_for_b_tessel1_1(BITSELECT,2327)@18
    assign u0_m0_wo0_mtree_add0_18_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_37_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_18_BitSelect_for_b_tessel1_0(BITSELECT,2326)@18
    assign u0_m0_wo0_mtree_add0_18_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_37_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_18_BitSelect_for_b_BitJoin_for_c(BITJOIN,2328)@18
    assign u0_m0_wo0_mtree_add0_18_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_18_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_18_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_36_cma_q_18(DELAY,3047)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_36_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_36_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_18_BitSelect_for_a_tessel1_1(BITSELECT,2322)@18
    assign u0_m0_wo0_mtree_add0_18_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_36_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_18_BitSelect_for_a_tessel1_0(BITSELECT,2321)@18
    assign u0_m0_wo0_mtree_add0_18_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_36_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_18_BitSelect_for_a_BitJoin_for_c(BITJOIN,2323)@18
    assign u0_m0_wo0_mtree_add0_18_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_18_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_18_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_18_p2_of_2(ADD,1498)@18 + 1
    assign u0_m0_wo0_mtree_add0_18_p2_of_2_cin = u0_m0_wo0_mtree_add0_18_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_18_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_18_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_18_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_18_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_18_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_18_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_18_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_18_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_18_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_18_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_18_p2_of_2_q = u0_m0_wo0_mtree_add0_18_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_9_BitSelect_for_a_BitJoin_for_c(BITJOIN,2623)@19
    assign u0_m0_wo0_mtree_add1_9_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_9_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_18_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_9_p2_of_2(ADD,1828)@19 + 1
    assign u0_m0_wo0_mtree_add1_9_p2_of_2_cin = u0_m0_wo0_mtree_add1_9_p1_of_2_c;
    assign u0_m0_wo0_mtree_add1_9_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add1_9_BitSelect_for_a_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_9_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add1_9_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add1_9_BitSelect_for_b_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_9_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add1_9_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_9_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add1_9_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add1_9_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add1_9_p2_of_2_q = u0_m0_wo0_mtree_add1_9_p2_of_2_o[16:1];

    // u0_m0_wo0_mtree_add2_4_BitSelect_for_b_BitJoin_for_c(BITJOIN,2768)@20
    assign u0_m0_wo0_mtree_add2_4_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add2_4_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add1_9_p2_of_2_q};

    // u0_m0_wo0_mtree_add2_4_BitSelect_for_a_tessel1_1(BITSELECT,2762)@20
    assign u0_m0_wo0_mtree_add2_4_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add1_8_p2_of_2_q[15:15]);

    // u0_m0_wo0_mtree_add1_8_BitSelect_for_b_tessel1_1(BITSELECT,2617)@19
    assign u0_m0_wo0_mtree_add1_8_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_17_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_35_cma_q_18(DELAY,3048)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_35_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_35_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_17_BitSelect_for_b_tessel1_1(BITSELECT,2317)@18
    assign u0_m0_wo0_mtree_add0_17_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_35_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_17_BitSelect_for_b_tessel1_0(BITSELECT,2316)@18
    assign u0_m0_wo0_mtree_add0_17_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_35_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_17_BitSelect_for_b_BitJoin_for_c(BITJOIN,2318)@18
    assign u0_m0_wo0_mtree_add0_17_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_17_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_17_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_34_cma_q_18(DELAY,3049)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_34_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_34_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_17_BitSelect_for_a_tessel1_1(BITSELECT,2312)@18
    assign u0_m0_wo0_mtree_add0_17_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_34_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_17_BitSelect_for_a_tessel1_0(BITSELECT,2311)@18
    assign u0_m0_wo0_mtree_add0_17_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_34_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_17_BitSelect_for_a_BitJoin_for_c(BITJOIN,2313)@18
    assign u0_m0_wo0_mtree_add0_17_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_17_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_17_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_17_p2_of_2(ADD,1487)@18 + 1
    assign u0_m0_wo0_mtree_add0_17_p2_of_2_cin = u0_m0_wo0_mtree_add0_17_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_17_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_17_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_17_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_17_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_17_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_17_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_17_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_17_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_17_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_17_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_17_p2_of_2_q = u0_m0_wo0_mtree_add0_17_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_8_BitSelect_for_b_BitJoin_for_c(BITJOIN,2618)@19
    assign u0_m0_wo0_mtree_add1_8_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_8_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_17_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_8_BitSelect_for_a_tessel1_1(BITSELECT,2612)@19
    assign u0_m0_wo0_mtree_add1_8_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_16_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_33_cma_q_18(DELAY,3050)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_33_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_33_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_16_BitSelect_for_b_tessel1_1(BITSELECT,2307)@18
    assign u0_m0_wo0_mtree_add0_16_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_33_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_16_BitSelect_for_b_tessel1_0(BITSELECT,2306)@18
    assign u0_m0_wo0_mtree_add0_16_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_33_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_16_BitSelect_for_b_BitJoin_for_c(BITJOIN,2308)@18
    assign u0_m0_wo0_mtree_add0_16_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_16_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_16_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_32_cma_q_18(DELAY,3051)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_32_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_32_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_16_BitSelect_for_a_tessel1_1(BITSELECT,2302)@18
    assign u0_m0_wo0_mtree_add0_16_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_32_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_16_BitSelect_for_a_tessel1_0(BITSELECT,2301)@18
    assign u0_m0_wo0_mtree_add0_16_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_32_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_16_BitSelect_for_a_BitJoin_for_c(BITJOIN,2303)@18
    assign u0_m0_wo0_mtree_add0_16_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_16_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_16_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_16_p2_of_2(ADD,1476)@18 + 1
    assign u0_m0_wo0_mtree_add0_16_p2_of_2_cin = u0_m0_wo0_mtree_add0_16_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_16_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_16_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_16_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_16_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_16_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_16_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_16_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_16_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_16_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_16_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_16_p2_of_2_q = u0_m0_wo0_mtree_add0_16_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_8_BitSelect_for_a_BitJoin_for_c(BITJOIN,2613)@19
    assign u0_m0_wo0_mtree_add1_8_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_8_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_16_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_8_p2_of_2(ADD,1817)@19 + 1
    assign u0_m0_wo0_mtree_add1_8_p2_of_2_cin = u0_m0_wo0_mtree_add1_8_p1_of_2_c;
    assign u0_m0_wo0_mtree_add1_8_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add1_8_BitSelect_for_a_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_8_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add1_8_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add1_8_BitSelect_for_b_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_8_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add1_8_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_8_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add1_8_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add1_8_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add1_8_p2_of_2_q = u0_m0_wo0_mtree_add1_8_p2_of_2_o[16:1];

    // u0_m0_wo0_mtree_add2_4_BitSelect_for_a_BitJoin_for_c(BITJOIN,2763)@20
    assign u0_m0_wo0_mtree_add2_4_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add2_4_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add1_8_p2_of_2_q};

    // u0_m0_wo0_mtree_add2_4_p2_of_2(ADD,1982)@20 + 1
    assign u0_m0_wo0_mtree_add2_4_p2_of_2_cin = u0_m0_wo0_mtree_add2_4_p1_of_2_c;
    assign u0_m0_wo0_mtree_add2_4_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add2_4_BitSelect_for_a_BitJoin_for_c_q[16]}}, u0_m0_wo0_mtree_add2_4_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add2_4_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add2_4_BitSelect_for_b_BitJoin_for_c_q[16]}}, u0_m0_wo0_mtree_add2_4_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add2_4_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add2_4_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add2_4_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add2_4_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add2_4_p2_of_2_q = u0_m0_wo0_mtree_add2_4_p2_of_2_o[17:1];

    // u0_m0_wo0_mtree_add3_2_BitSelect_for_a_BitJoin_for_c(BITJOIN,2844)@21
    assign u0_m0_wo0_mtree_add3_2_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add3_2_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add2_4_p2_of_2_q};

    // u0_m0_wo0_mtree_add3_2_p2_of_2(ADD,2070)@21 + 1
    assign u0_m0_wo0_mtree_add3_2_p2_of_2_cin = u0_m0_wo0_mtree_add3_2_p1_of_2_c;
    assign u0_m0_wo0_mtree_add3_2_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add3_2_BitSelect_for_a_BitJoin_for_c_q[17]}}, u0_m0_wo0_mtree_add3_2_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add3_2_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add3_2_BitSelect_for_b_BitJoin_for_c_q[17]}}, u0_m0_wo0_mtree_add3_2_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add3_2_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add3_2_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add3_2_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add3_2_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add3_2_p2_of_2_q = u0_m0_wo0_mtree_add3_2_p2_of_2_o[18:1];

    // u0_m0_wo0_mtree_add4_1_BitSelect_for_a_BitJoin_for_c(BITJOIN,2884)@22
    assign u0_m0_wo0_mtree_add4_1_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add4_1_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add3_2_p2_of_2_q};

    // u0_m0_wo0_mtree_add4_1_p2_of_2(ADD,2114)@22 + 1
    assign u0_m0_wo0_mtree_add4_1_p2_of_2_cin = u0_m0_wo0_mtree_add4_1_p1_of_2_c;
    assign u0_m0_wo0_mtree_add4_1_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add4_1_BitSelect_for_a_BitJoin_for_c_q[18]}}, u0_m0_wo0_mtree_add4_1_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add4_1_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add4_1_BitSelect_for_b_BitJoin_for_c_q[18]}}, u0_m0_wo0_mtree_add4_1_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add4_1_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add4_1_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add4_1_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add4_1_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add4_1_p2_of_2_q = u0_m0_wo0_mtree_add4_1_p2_of_2_o[19:1];

    // u0_m0_wo0_mtree_add5_0_BitSelect_for_b_BitJoin_for_c(BITJOIN,2899)@23
    assign u0_m0_wo0_mtree_add5_0_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add5_0_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add4_1_p2_of_2_q};

    // u0_m0_wo0_mtree_add5_0_BitSelect_for_a_tessel1_1(BITSELECT,2893)@23
    assign u0_m0_wo0_mtree_add5_0_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add4_0_p2_of_2_q[18:18]);

    // u0_m0_wo0_mtree_add4_0_BitSelect_for_b_tessel1_1(BITSELECT,2878)@22
    assign u0_m0_wo0_mtree_add4_0_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add3_1_p2_of_2_q[17:17]);

    // u0_m0_wo0_mtree_add3_1_BitSelect_for_b_tessel1_1(BITSELECT,2838)@21
    assign u0_m0_wo0_mtree_add3_1_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add2_3_p2_of_2_q[16:16]);

    // u0_m0_wo0_mtree_add2_3_BitSelect_for_b_tessel1_1(BITSELECT,2757)@20
    assign u0_m0_wo0_mtree_add2_3_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add1_7_p2_of_2_q[15:15]);

    // u0_m0_wo0_mtree_add1_7_BitSelect_for_b_tessel1_1(BITSELECT,2607)@19
    assign u0_m0_wo0_mtree_add1_7_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_15_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_31_cma_q_18(DELAY,3052)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_31_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_31_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_15_BitSelect_for_b_tessel1_1(BITSELECT,2297)@18
    assign u0_m0_wo0_mtree_add0_15_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_31_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_15_BitSelect_for_b_tessel1_0(BITSELECT,2296)@18
    assign u0_m0_wo0_mtree_add0_15_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_31_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_15_BitSelect_for_b_BitJoin_for_c(BITJOIN,2298)@18
    assign u0_m0_wo0_mtree_add0_15_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_15_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_15_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_30_cma_q_18(DELAY,3053)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_30_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_30_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_15_BitSelect_for_a_tessel1_1(BITSELECT,2292)@18
    assign u0_m0_wo0_mtree_add0_15_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_30_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_15_BitSelect_for_a_tessel1_0(BITSELECT,2291)@18
    assign u0_m0_wo0_mtree_add0_15_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_30_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_15_BitSelect_for_a_BitJoin_for_c(BITJOIN,2293)@18
    assign u0_m0_wo0_mtree_add0_15_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_15_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_15_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_15_p2_of_2(ADD,1465)@18 + 1
    assign u0_m0_wo0_mtree_add0_15_p2_of_2_cin = u0_m0_wo0_mtree_add0_15_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_15_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_15_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_15_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_15_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_15_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_15_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_15_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_15_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_15_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_15_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_15_p2_of_2_q = u0_m0_wo0_mtree_add0_15_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_7_BitSelect_for_b_BitJoin_for_c(BITJOIN,2608)@19
    assign u0_m0_wo0_mtree_add1_7_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_7_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_15_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_7_BitSelect_for_a_tessel1_1(BITSELECT,2602)@19
    assign u0_m0_wo0_mtree_add1_7_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_14_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_29_cma_q_18(DELAY,3054)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_29_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_29_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_14_BitSelect_for_b_tessel1_1(BITSELECT,2287)@18
    assign u0_m0_wo0_mtree_add0_14_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_29_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_14_BitSelect_for_b_tessel1_0(BITSELECT,2286)@18
    assign u0_m0_wo0_mtree_add0_14_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_29_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_14_BitSelect_for_b_BitJoin_for_c(BITJOIN,2288)@18
    assign u0_m0_wo0_mtree_add0_14_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_14_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_14_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_28_cma_q_18(DELAY,3055)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_28_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_28_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_14_BitSelect_for_a_tessel1_1(BITSELECT,2282)@18
    assign u0_m0_wo0_mtree_add0_14_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_28_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_14_BitSelect_for_a_tessel1_0(BITSELECT,2281)@18
    assign u0_m0_wo0_mtree_add0_14_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_28_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_14_BitSelect_for_a_BitJoin_for_c(BITJOIN,2283)@18
    assign u0_m0_wo0_mtree_add0_14_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_14_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_14_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_14_p2_of_2(ADD,1454)@18 + 1
    assign u0_m0_wo0_mtree_add0_14_p2_of_2_cin = u0_m0_wo0_mtree_add0_14_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_14_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_14_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_14_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_14_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_14_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_14_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_14_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_14_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_14_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_14_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_14_p2_of_2_q = u0_m0_wo0_mtree_add0_14_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_7_BitSelect_for_a_BitJoin_for_c(BITJOIN,2603)@19
    assign u0_m0_wo0_mtree_add1_7_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_7_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_14_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_7_p2_of_2(ADD,1806)@19 + 1
    assign u0_m0_wo0_mtree_add1_7_p2_of_2_cin = u0_m0_wo0_mtree_add1_7_p1_of_2_c;
    assign u0_m0_wo0_mtree_add1_7_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add1_7_BitSelect_for_a_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_7_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add1_7_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add1_7_BitSelect_for_b_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_7_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add1_7_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_7_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add1_7_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add1_7_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add1_7_p2_of_2_q = u0_m0_wo0_mtree_add1_7_p2_of_2_o[16:1];

    // u0_m0_wo0_mtree_add2_3_BitSelect_for_b_BitJoin_for_c(BITJOIN,2758)@20
    assign u0_m0_wo0_mtree_add2_3_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add2_3_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add1_7_p2_of_2_q};

    // u0_m0_wo0_mtree_add2_3_BitSelect_for_a_tessel1_1(BITSELECT,2752)@20
    assign u0_m0_wo0_mtree_add2_3_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add1_6_p2_of_2_q[15:15]);

    // u0_m0_wo0_mtree_add1_6_BitSelect_for_b_tessel1_1(BITSELECT,2597)@19
    assign u0_m0_wo0_mtree_add1_6_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_13_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_27_cma_q_18(DELAY,3056)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_27_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_27_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_13_BitSelect_for_b_tessel1_1(BITSELECT,2277)@18
    assign u0_m0_wo0_mtree_add0_13_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_27_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_13_BitSelect_for_b_tessel1_0(BITSELECT,2276)@18
    assign u0_m0_wo0_mtree_add0_13_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_27_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_13_BitSelect_for_b_BitJoin_for_c(BITJOIN,2278)@18
    assign u0_m0_wo0_mtree_add0_13_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_13_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_13_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_26_cma_q_18(DELAY,3057)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_26_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_26_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_13_BitSelect_for_a_tessel1_1(BITSELECT,2272)@18
    assign u0_m0_wo0_mtree_add0_13_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_26_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_13_BitSelect_for_a_tessel1_0(BITSELECT,2271)@18
    assign u0_m0_wo0_mtree_add0_13_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_26_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_13_BitSelect_for_a_BitJoin_for_c(BITJOIN,2273)@18
    assign u0_m0_wo0_mtree_add0_13_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_13_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_13_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_13_p2_of_2(ADD,1443)@18 + 1
    assign u0_m0_wo0_mtree_add0_13_p2_of_2_cin = u0_m0_wo0_mtree_add0_13_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_13_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_13_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_13_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_13_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_13_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_13_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_13_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_13_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_13_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_13_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_13_p2_of_2_q = u0_m0_wo0_mtree_add0_13_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_6_BitSelect_for_b_BitJoin_for_c(BITJOIN,2598)@19
    assign u0_m0_wo0_mtree_add1_6_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_6_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_13_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_6_BitSelect_for_a_tessel1_1(BITSELECT,2592)@19
    assign u0_m0_wo0_mtree_add1_6_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_12_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_25_cma_q_18(DELAY,3058)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_25_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_25_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_12_BitSelect_for_b_tessel1_1(BITSELECT,2267)@18
    assign u0_m0_wo0_mtree_add0_12_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_25_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_12_BitSelect_for_b_tessel1_0(BITSELECT,2266)@18
    assign u0_m0_wo0_mtree_add0_12_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_25_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_12_BitSelect_for_b_BitJoin_for_c(BITJOIN,2268)@18
    assign u0_m0_wo0_mtree_add0_12_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_12_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_12_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_24_cma_q_18(DELAY,3059)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_24_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_24_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_12_BitSelect_for_a_tessel1_1(BITSELECT,2262)@18
    assign u0_m0_wo0_mtree_add0_12_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_24_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_12_BitSelect_for_a_tessel1_0(BITSELECT,2261)@18
    assign u0_m0_wo0_mtree_add0_12_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_24_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_12_BitSelect_for_a_BitJoin_for_c(BITJOIN,2263)@18
    assign u0_m0_wo0_mtree_add0_12_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_12_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_12_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_12_p2_of_2(ADD,1432)@18 + 1
    assign u0_m0_wo0_mtree_add0_12_p2_of_2_cin = u0_m0_wo0_mtree_add0_12_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_12_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_12_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_12_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_12_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_12_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_12_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_12_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_12_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_12_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_12_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_12_p2_of_2_q = u0_m0_wo0_mtree_add0_12_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_6_BitSelect_for_a_BitJoin_for_c(BITJOIN,2593)@19
    assign u0_m0_wo0_mtree_add1_6_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_6_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_12_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_6_p2_of_2(ADD,1795)@19 + 1
    assign u0_m0_wo0_mtree_add1_6_p2_of_2_cin = u0_m0_wo0_mtree_add1_6_p1_of_2_c;
    assign u0_m0_wo0_mtree_add1_6_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add1_6_BitSelect_for_a_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_6_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add1_6_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add1_6_BitSelect_for_b_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_6_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add1_6_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_6_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add1_6_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add1_6_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add1_6_p2_of_2_q = u0_m0_wo0_mtree_add1_6_p2_of_2_o[16:1];

    // u0_m0_wo0_mtree_add2_3_BitSelect_for_a_BitJoin_for_c(BITJOIN,2753)@20
    assign u0_m0_wo0_mtree_add2_3_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add2_3_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add1_6_p2_of_2_q};

    // u0_m0_wo0_mtree_add2_3_p2_of_2(ADD,1971)@20 + 1
    assign u0_m0_wo0_mtree_add2_3_p2_of_2_cin = u0_m0_wo0_mtree_add2_3_p1_of_2_c;
    assign u0_m0_wo0_mtree_add2_3_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add2_3_BitSelect_for_a_BitJoin_for_c_q[16]}}, u0_m0_wo0_mtree_add2_3_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add2_3_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add2_3_BitSelect_for_b_BitJoin_for_c_q[16]}}, u0_m0_wo0_mtree_add2_3_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add2_3_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add2_3_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add2_3_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add2_3_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add2_3_p2_of_2_q = u0_m0_wo0_mtree_add2_3_p2_of_2_o[17:1];

    // u0_m0_wo0_mtree_add3_1_BitSelect_for_b_BitJoin_for_c(BITJOIN,2839)@21
    assign u0_m0_wo0_mtree_add3_1_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add3_1_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add2_3_p2_of_2_q};

    // u0_m0_wo0_mtree_add3_1_BitSelect_for_a_tessel1_1(BITSELECT,2833)@21
    assign u0_m0_wo0_mtree_add3_1_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add2_2_p2_of_2_q[16:16]);

    // u0_m0_wo0_mtree_add2_2_BitSelect_for_b_tessel1_1(BITSELECT,2747)@20
    assign u0_m0_wo0_mtree_add2_2_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add1_5_p2_of_2_q[15:15]);

    // u0_m0_wo0_mtree_add1_5_BitSelect_for_b_tessel1_1(BITSELECT,2587)@19
    assign u0_m0_wo0_mtree_add1_5_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_11_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_23_cma_q_18(DELAY,3060)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_23_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_23_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_11_BitSelect_for_b_tessel1_1(BITSELECT,2257)@18
    assign u0_m0_wo0_mtree_add0_11_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_23_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_11_BitSelect_for_b_tessel1_0(BITSELECT,2256)@18
    assign u0_m0_wo0_mtree_add0_11_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_23_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_11_BitSelect_for_b_BitJoin_for_c(BITJOIN,2258)@18
    assign u0_m0_wo0_mtree_add0_11_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_11_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_11_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_22_cma_q_18(DELAY,3061)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_22_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_22_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_11_BitSelect_for_a_tessel1_1(BITSELECT,2252)@18
    assign u0_m0_wo0_mtree_add0_11_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_22_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_11_BitSelect_for_a_tessel1_0(BITSELECT,2251)@18
    assign u0_m0_wo0_mtree_add0_11_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_22_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_11_BitSelect_for_a_BitJoin_for_c(BITJOIN,2253)@18
    assign u0_m0_wo0_mtree_add0_11_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_11_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_11_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_11_p2_of_2(ADD,1421)@18 + 1
    assign u0_m0_wo0_mtree_add0_11_p2_of_2_cin = u0_m0_wo0_mtree_add0_11_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_11_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_11_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_11_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_11_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_11_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_11_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_11_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_11_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_11_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_11_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_11_p2_of_2_q = u0_m0_wo0_mtree_add0_11_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_5_BitSelect_for_b_BitJoin_for_c(BITJOIN,2588)@19
    assign u0_m0_wo0_mtree_add1_5_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_5_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_11_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_5_BitSelect_for_a_tessel1_1(BITSELECT,2582)@19
    assign u0_m0_wo0_mtree_add1_5_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_10_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_21_cma_q_18(DELAY,3062)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_21_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_21_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_10_BitSelect_for_b_tessel1_1(BITSELECT,2247)@18
    assign u0_m0_wo0_mtree_add0_10_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_21_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_10_BitSelect_for_b_tessel1_0(BITSELECT,2246)@18
    assign u0_m0_wo0_mtree_add0_10_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_21_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_10_BitSelect_for_b_BitJoin_for_c(BITJOIN,2248)@18
    assign u0_m0_wo0_mtree_add0_10_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_10_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_10_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_20_cma_q_18(DELAY,3063)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_20_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_20_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_10_BitSelect_for_a_tessel1_1(BITSELECT,2242)@18
    assign u0_m0_wo0_mtree_add0_10_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_20_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_10_BitSelect_for_a_tessel1_0(BITSELECT,2241)@18
    assign u0_m0_wo0_mtree_add0_10_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_20_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_10_BitSelect_for_a_BitJoin_for_c(BITJOIN,2243)@18
    assign u0_m0_wo0_mtree_add0_10_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_10_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_10_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_10_p2_of_2(ADD,1410)@18 + 1
    assign u0_m0_wo0_mtree_add0_10_p2_of_2_cin = u0_m0_wo0_mtree_add0_10_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_10_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_10_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_10_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_10_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_10_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_10_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_10_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_10_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_10_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_10_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_10_p2_of_2_q = u0_m0_wo0_mtree_add0_10_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_5_BitSelect_for_a_BitJoin_for_c(BITJOIN,2583)@19
    assign u0_m0_wo0_mtree_add1_5_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_5_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_10_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_5_p2_of_2(ADD,1784)@19 + 1
    assign u0_m0_wo0_mtree_add1_5_p2_of_2_cin = u0_m0_wo0_mtree_add1_5_p1_of_2_c;
    assign u0_m0_wo0_mtree_add1_5_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add1_5_BitSelect_for_a_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_5_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add1_5_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add1_5_BitSelect_for_b_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_5_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add1_5_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_5_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add1_5_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add1_5_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add1_5_p2_of_2_q = u0_m0_wo0_mtree_add1_5_p2_of_2_o[16:1];

    // u0_m0_wo0_mtree_add2_2_BitSelect_for_b_BitJoin_for_c(BITJOIN,2748)@20
    assign u0_m0_wo0_mtree_add2_2_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add2_2_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add1_5_p2_of_2_q};

    // u0_m0_wo0_mtree_add2_2_BitSelect_for_a_tessel1_1(BITSELECT,2742)@20
    assign u0_m0_wo0_mtree_add2_2_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add1_4_p2_of_2_q[15:15]);

    // u0_m0_wo0_mtree_add1_4_BitSelect_for_b_tessel1_1(BITSELECT,2577)@19
    assign u0_m0_wo0_mtree_add1_4_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_9_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_19_cma_q_18(DELAY,3064)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_19_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_19_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_9_BitSelect_for_b_tessel1_1(BITSELECT,2237)@18
    assign u0_m0_wo0_mtree_add0_9_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_19_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_9_BitSelect_for_b_tessel1_0(BITSELECT,2236)@18
    assign u0_m0_wo0_mtree_add0_9_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_19_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_9_BitSelect_for_b_BitJoin_for_c(BITJOIN,2238)@18
    assign u0_m0_wo0_mtree_add0_9_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_9_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_9_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_18_cma_q_18(DELAY,3065)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_18_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_18_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_9_BitSelect_for_a_tessel1_1(BITSELECT,2232)@18
    assign u0_m0_wo0_mtree_add0_9_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_18_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_9_BitSelect_for_a_tessel1_0(BITSELECT,2231)@18
    assign u0_m0_wo0_mtree_add0_9_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_18_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_9_BitSelect_for_a_BitJoin_for_c(BITJOIN,2233)@18
    assign u0_m0_wo0_mtree_add0_9_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_9_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_9_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_9_p2_of_2(ADD,1399)@18 + 1
    assign u0_m0_wo0_mtree_add0_9_p2_of_2_cin = u0_m0_wo0_mtree_add0_9_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_9_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_9_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_9_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_9_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_9_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_9_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_9_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_9_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_9_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_9_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_9_p2_of_2_q = u0_m0_wo0_mtree_add0_9_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_4_BitSelect_for_b_BitJoin_for_c(BITJOIN,2578)@19
    assign u0_m0_wo0_mtree_add1_4_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_4_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_9_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_4_BitSelect_for_a_tessel1_1(BITSELECT,2572)@19
    assign u0_m0_wo0_mtree_add1_4_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_8_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_17_cma_q_18(DELAY,3066)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_17_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_17_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_8_BitSelect_for_b_tessel1_1(BITSELECT,2227)@18
    assign u0_m0_wo0_mtree_add0_8_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_17_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_8_BitSelect_for_b_tessel1_0(BITSELECT,2226)@18
    assign u0_m0_wo0_mtree_add0_8_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_17_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_8_BitSelect_for_b_BitJoin_for_c(BITJOIN,2228)@18
    assign u0_m0_wo0_mtree_add0_8_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_8_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_8_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_16_cma_q_18(DELAY,3067)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_16_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_16_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_8_BitSelect_for_a_tessel1_1(BITSELECT,2222)@18
    assign u0_m0_wo0_mtree_add0_8_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_16_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_8_BitSelect_for_a_tessel1_0(BITSELECT,2221)@18
    assign u0_m0_wo0_mtree_add0_8_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_16_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_8_BitSelect_for_a_BitJoin_for_c(BITJOIN,2223)@18
    assign u0_m0_wo0_mtree_add0_8_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_8_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_8_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_8_p2_of_2(ADD,1388)@18 + 1
    assign u0_m0_wo0_mtree_add0_8_p2_of_2_cin = u0_m0_wo0_mtree_add0_8_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_8_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_8_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_8_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_8_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_8_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_8_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_8_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_8_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_8_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_8_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_8_p2_of_2_q = u0_m0_wo0_mtree_add0_8_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_4_BitSelect_for_a_BitJoin_for_c(BITJOIN,2573)@19
    assign u0_m0_wo0_mtree_add1_4_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_4_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_8_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_4_p2_of_2(ADD,1773)@19 + 1
    assign u0_m0_wo0_mtree_add1_4_p2_of_2_cin = u0_m0_wo0_mtree_add1_4_p1_of_2_c;
    assign u0_m0_wo0_mtree_add1_4_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add1_4_BitSelect_for_a_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_4_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add1_4_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add1_4_BitSelect_for_b_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_4_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add1_4_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_4_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add1_4_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add1_4_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add1_4_p2_of_2_q = u0_m0_wo0_mtree_add1_4_p2_of_2_o[16:1];

    // u0_m0_wo0_mtree_add2_2_BitSelect_for_a_BitJoin_for_c(BITJOIN,2743)@20
    assign u0_m0_wo0_mtree_add2_2_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add2_2_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add1_4_p2_of_2_q};

    // u0_m0_wo0_mtree_add2_2_p2_of_2(ADD,1960)@20 + 1
    assign u0_m0_wo0_mtree_add2_2_p2_of_2_cin = u0_m0_wo0_mtree_add2_2_p1_of_2_c;
    assign u0_m0_wo0_mtree_add2_2_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add2_2_BitSelect_for_a_BitJoin_for_c_q[16]}}, u0_m0_wo0_mtree_add2_2_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add2_2_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add2_2_BitSelect_for_b_BitJoin_for_c_q[16]}}, u0_m0_wo0_mtree_add2_2_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add2_2_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add2_2_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add2_2_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add2_2_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add2_2_p2_of_2_q = u0_m0_wo0_mtree_add2_2_p2_of_2_o[17:1];

    // u0_m0_wo0_mtree_add3_1_BitSelect_for_a_BitJoin_for_c(BITJOIN,2834)@21
    assign u0_m0_wo0_mtree_add3_1_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add3_1_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add2_2_p2_of_2_q};

    // u0_m0_wo0_mtree_add3_1_p2_of_2(ADD,2059)@21 + 1
    assign u0_m0_wo0_mtree_add3_1_p2_of_2_cin = u0_m0_wo0_mtree_add3_1_p1_of_2_c;
    assign u0_m0_wo0_mtree_add3_1_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add3_1_BitSelect_for_a_BitJoin_for_c_q[17]}}, u0_m0_wo0_mtree_add3_1_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add3_1_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add3_1_BitSelect_for_b_BitJoin_for_c_q[17]}}, u0_m0_wo0_mtree_add3_1_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add3_1_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add3_1_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add3_1_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add3_1_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add3_1_p2_of_2_q = u0_m0_wo0_mtree_add3_1_p2_of_2_o[18:1];

    // u0_m0_wo0_mtree_add4_0_BitSelect_for_b_BitJoin_for_c(BITJOIN,2879)@22
    assign u0_m0_wo0_mtree_add4_0_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add4_0_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add3_1_p2_of_2_q};

    // u0_m0_wo0_mtree_add4_0_BitSelect_for_a_tessel1_1(BITSELECT,2873)@22
    assign u0_m0_wo0_mtree_add4_0_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add3_0_p2_of_2_q[17:17]);

    // u0_m0_wo0_mtree_add3_0_BitSelect_for_b_tessel1_1(BITSELECT,2828)@21
    assign u0_m0_wo0_mtree_add3_0_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add2_1_p2_of_2_q[16:16]);

    // u0_m0_wo0_mtree_add2_1_BitSelect_for_b_tessel1_1(BITSELECT,2737)@20
    assign u0_m0_wo0_mtree_add2_1_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add1_3_p2_of_2_q[15:15]);

    // u0_m0_wo0_mtree_add1_3_BitSelect_for_b_tessel1_1(BITSELECT,2567)@19
    assign u0_m0_wo0_mtree_add1_3_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_7_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_15_cma_q_18(DELAY,3068)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_15_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_15_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_7_BitSelect_for_b_tessel1_1(BITSELECT,2217)@18
    assign u0_m0_wo0_mtree_add0_7_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_15_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_7_BitSelect_for_b_tessel1_0(BITSELECT,2216)@18
    assign u0_m0_wo0_mtree_add0_7_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_15_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_7_BitSelect_for_b_BitJoin_for_c(BITJOIN,2218)@18
    assign u0_m0_wo0_mtree_add0_7_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_7_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_7_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_14_cma_q_18(DELAY,3069)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_14_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_14_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_7_BitSelect_for_a_tessel1_1(BITSELECT,2212)@18
    assign u0_m0_wo0_mtree_add0_7_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_14_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_7_BitSelect_for_a_tessel1_0(BITSELECT,2211)@18
    assign u0_m0_wo0_mtree_add0_7_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_14_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_7_BitSelect_for_a_BitJoin_for_c(BITJOIN,2213)@18
    assign u0_m0_wo0_mtree_add0_7_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_7_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_7_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_7_p2_of_2(ADD,1377)@18 + 1
    assign u0_m0_wo0_mtree_add0_7_p2_of_2_cin = u0_m0_wo0_mtree_add0_7_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_7_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_7_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_7_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_7_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_7_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_7_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_7_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_7_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_7_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_7_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_7_p2_of_2_q = u0_m0_wo0_mtree_add0_7_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_3_BitSelect_for_b_BitJoin_for_c(BITJOIN,2568)@19
    assign u0_m0_wo0_mtree_add1_3_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_3_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_7_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_3_BitSelect_for_a_tessel1_1(BITSELECT,2562)@19
    assign u0_m0_wo0_mtree_add1_3_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_6_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_13_cma_q_18(DELAY,3070)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_13_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_13_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_6_BitSelect_for_b_tessel1_1(BITSELECT,2207)@18
    assign u0_m0_wo0_mtree_add0_6_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_13_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_6_BitSelect_for_b_tessel1_0(BITSELECT,2206)@18
    assign u0_m0_wo0_mtree_add0_6_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_13_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_6_BitSelect_for_b_BitJoin_for_c(BITJOIN,2208)@18
    assign u0_m0_wo0_mtree_add0_6_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_6_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_6_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_12_cma_q_18(DELAY,3071)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_12_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_12_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_6_BitSelect_for_a_tessel1_1(BITSELECT,2202)@18
    assign u0_m0_wo0_mtree_add0_6_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_12_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_6_BitSelect_for_a_tessel1_0(BITSELECT,2201)@18
    assign u0_m0_wo0_mtree_add0_6_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_12_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_6_BitSelect_for_a_BitJoin_for_c(BITJOIN,2203)@18
    assign u0_m0_wo0_mtree_add0_6_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_6_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_6_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_6_p2_of_2(ADD,1366)@18 + 1
    assign u0_m0_wo0_mtree_add0_6_p2_of_2_cin = u0_m0_wo0_mtree_add0_6_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_6_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_6_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_6_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_6_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_6_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_6_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_6_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_6_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_6_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_6_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_6_p2_of_2_q = u0_m0_wo0_mtree_add0_6_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_3_BitSelect_for_a_BitJoin_for_c(BITJOIN,2563)@19
    assign u0_m0_wo0_mtree_add1_3_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_3_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_6_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_3_p2_of_2(ADD,1762)@19 + 1
    assign u0_m0_wo0_mtree_add1_3_p2_of_2_cin = u0_m0_wo0_mtree_add1_3_p1_of_2_c;
    assign u0_m0_wo0_mtree_add1_3_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add1_3_BitSelect_for_a_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_3_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add1_3_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add1_3_BitSelect_for_b_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_3_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add1_3_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_3_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add1_3_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add1_3_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add1_3_p2_of_2_q = u0_m0_wo0_mtree_add1_3_p2_of_2_o[16:1];

    // u0_m0_wo0_mtree_add2_1_BitSelect_for_b_BitJoin_for_c(BITJOIN,2738)@20
    assign u0_m0_wo0_mtree_add2_1_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add2_1_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add1_3_p2_of_2_q};

    // u0_m0_wo0_mtree_add2_1_BitSelect_for_a_tessel1_1(BITSELECT,2732)@20
    assign u0_m0_wo0_mtree_add2_1_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add1_2_p2_of_2_q[15:15]);

    // u0_m0_wo0_mtree_add1_2_BitSelect_for_b_tessel1_1(BITSELECT,2557)@19
    assign u0_m0_wo0_mtree_add1_2_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_5_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_11_cma_q_18(DELAY,3072)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_11_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_11_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_5_BitSelect_for_b_tessel1_1(BITSELECT,2197)@18
    assign u0_m0_wo0_mtree_add0_5_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_11_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_5_BitSelect_for_b_tessel1_0(BITSELECT,2196)@18
    assign u0_m0_wo0_mtree_add0_5_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_11_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_5_BitSelect_for_b_BitJoin_for_c(BITJOIN,2198)@18
    assign u0_m0_wo0_mtree_add0_5_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_5_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_5_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_10_cma_q_18(DELAY,3073)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_10_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_10_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_5_BitSelect_for_a_tessel1_1(BITSELECT,2192)@18
    assign u0_m0_wo0_mtree_add0_5_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_10_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_5_BitSelect_for_a_tessel1_0(BITSELECT,2191)@18
    assign u0_m0_wo0_mtree_add0_5_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_10_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_5_BitSelect_for_a_BitJoin_for_c(BITJOIN,2193)@18
    assign u0_m0_wo0_mtree_add0_5_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_5_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_5_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_5_p2_of_2(ADD,1355)@18 + 1
    assign u0_m0_wo0_mtree_add0_5_p2_of_2_cin = u0_m0_wo0_mtree_add0_5_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_5_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_5_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_5_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_5_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_5_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_5_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_5_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_5_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_5_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_5_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_5_p2_of_2_q = u0_m0_wo0_mtree_add0_5_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_2_BitSelect_for_b_BitJoin_for_c(BITJOIN,2558)@19
    assign u0_m0_wo0_mtree_add1_2_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_2_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_5_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_2_BitSelect_for_a_tessel1_1(BITSELECT,2552)@19
    assign u0_m0_wo0_mtree_add1_2_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_4_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_9_cma_q_18(DELAY,3074)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_9_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_9_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_4_BitSelect_for_b_tessel1_1(BITSELECT,2187)@18
    assign u0_m0_wo0_mtree_add0_4_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_9_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_4_BitSelect_for_b_tessel1_0(BITSELECT,2186)@18
    assign u0_m0_wo0_mtree_add0_4_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_9_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_4_BitSelect_for_b_BitJoin_for_c(BITJOIN,2188)@18
    assign u0_m0_wo0_mtree_add0_4_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_4_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_4_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_8_cma_q_18(DELAY,3075)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_8_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_8_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_4_BitSelect_for_a_tessel1_1(BITSELECT,2182)@18
    assign u0_m0_wo0_mtree_add0_4_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_8_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_4_BitSelect_for_a_tessel1_0(BITSELECT,2181)@18
    assign u0_m0_wo0_mtree_add0_4_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_8_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_4_BitSelect_for_a_BitJoin_for_c(BITJOIN,2183)@18
    assign u0_m0_wo0_mtree_add0_4_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_4_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_4_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_4_p2_of_2(ADD,1344)@18 + 1
    assign u0_m0_wo0_mtree_add0_4_p2_of_2_cin = u0_m0_wo0_mtree_add0_4_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_4_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_4_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_4_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_4_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_4_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_4_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_4_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_4_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_4_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_4_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_4_p2_of_2_q = u0_m0_wo0_mtree_add0_4_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_2_BitSelect_for_a_BitJoin_for_c(BITJOIN,2553)@19
    assign u0_m0_wo0_mtree_add1_2_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_2_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_4_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_2_p2_of_2(ADD,1751)@19 + 1
    assign u0_m0_wo0_mtree_add1_2_p2_of_2_cin = u0_m0_wo0_mtree_add1_2_p1_of_2_c;
    assign u0_m0_wo0_mtree_add1_2_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add1_2_BitSelect_for_a_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_2_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add1_2_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add1_2_BitSelect_for_b_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_2_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add1_2_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_2_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add1_2_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add1_2_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add1_2_p2_of_2_q = u0_m0_wo0_mtree_add1_2_p2_of_2_o[16:1];

    // u0_m0_wo0_mtree_add2_1_BitSelect_for_a_BitJoin_for_c(BITJOIN,2733)@20
    assign u0_m0_wo0_mtree_add2_1_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add2_1_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add1_2_p2_of_2_q};

    // u0_m0_wo0_mtree_add2_1_p2_of_2(ADD,1949)@20 + 1
    assign u0_m0_wo0_mtree_add2_1_p2_of_2_cin = u0_m0_wo0_mtree_add2_1_p1_of_2_c;
    assign u0_m0_wo0_mtree_add2_1_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add2_1_BitSelect_for_a_BitJoin_for_c_q[16]}}, u0_m0_wo0_mtree_add2_1_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add2_1_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add2_1_BitSelect_for_b_BitJoin_for_c_q[16]}}, u0_m0_wo0_mtree_add2_1_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add2_1_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add2_1_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add2_1_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add2_1_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add2_1_p2_of_2_q = u0_m0_wo0_mtree_add2_1_p2_of_2_o[17:1];

    // u0_m0_wo0_mtree_add3_0_BitSelect_for_b_BitJoin_for_c(BITJOIN,2829)@21
    assign u0_m0_wo0_mtree_add3_0_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add3_0_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add2_1_p2_of_2_q};

    // u0_m0_wo0_mtree_add3_0_BitSelect_for_a_tessel1_1(BITSELECT,2823)@21
    assign u0_m0_wo0_mtree_add3_0_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add2_0_p2_of_2_q[16:16]);

    // u0_m0_wo0_mtree_add2_0_BitSelect_for_b_tessel1_1(BITSELECT,2727)@20
    assign u0_m0_wo0_mtree_add2_0_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add1_1_p2_of_2_q[15:15]);

    // u0_m0_wo0_mtree_add1_1_BitSelect_for_b_tessel1_1(BITSELECT,2547)@19
    assign u0_m0_wo0_mtree_add1_1_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_3_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_7_cma_q_18(DELAY,3076)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_7_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_7_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_3_BitSelect_for_b_tessel1_1(BITSELECT,2177)@18
    assign u0_m0_wo0_mtree_add0_3_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_7_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_3_BitSelect_for_b_tessel1_0(BITSELECT,2176)@18
    assign u0_m0_wo0_mtree_add0_3_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_7_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_3_BitSelect_for_b_BitJoin_for_c(BITJOIN,2178)@18
    assign u0_m0_wo0_mtree_add0_3_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_3_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_3_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_6_cma_q_18(DELAY,3077)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_6_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_6_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_3_BitSelect_for_a_tessel1_1(BITSELECT,2172)@18
    assign u0_m0_wo0_mtree_add0_3_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_6_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_3_BitSelect_for_a_tessel1_0(BITSELECT,2171)@18
    assign u0_m0_wo0_mtree_add0_3_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_6_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_3_BitSelect_for_a_BitJoin_for_c(BITJOIN,2173)@18
    assign u0_m0_wo0_mtree_add0_3_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_3_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_3_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_3_p2_of_2(ADD,1333)@18 + 1
    assign u0_m0_wo0_mtree_add0_3_p2_of_2_cin = u0_m0_wo0_mtree_add0_3_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_3_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_3_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_3_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_3_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_3_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_3_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_3_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_3_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_3_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_3_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_3_p2_of_2_q = u0_m0_wo0_mtree_add0_3_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_1_BitSelect_for_b_BitJoin_for_c(BITJOIN,2548)@19
    assign u0_m0_wo0_mtree_add1_1_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_1_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_3_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_1_BitSelect_for_a_tessel1_1(BITSELECT,2542)@19
    assign u0_m0_wo0_mtree_add1_1_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_2_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_5_cma_q_18(DELAY,3078)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_5_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_5_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_2_BitSelect_for_b_tessel1_1(BITSELECT,2167)@18
    assign u0_m0_wo0_mtree_add0_2_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_5_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_2_BitSelect_for_b_tessel1_0(BITSELECT,2166)@18
    assign u0_m0_wo0_mtree_add0_2_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_5_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_2_BitSelect_for_b_BitJoin_for_c(BITJOIN,2168)@18
    assign u0_m0_wo0_mtree_add0_2_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_2_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_2_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_4_cma_q_18(DELAY,3079)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_4_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_4_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_2_BitSelect_for_a_tessel1_1(BITSELECT,2162)@18
    assign u0_m0_wo0_mtree_add0_2_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_4_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_2_BitSelect_for_a_tessel1_0(BITSELECT,2161)@18
    assign u0_m0_wo0_mtree_add0_2_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_4_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_2_BitSelect_for_a_BitJoin_for_c(BITJOIN,2163)@18
    assign u0_m0_wo0_mtree_add0_2_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_2_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_2_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_2_p2_of_2(ADD,1322)@18 + 1
    assign u0_m0_wo0_mtree_add0_2_p2_of_2_cin = u0_m0_wo0_mtree_add0_2_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_2_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_2_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_2_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_2_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_2_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_2_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_2_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_2_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_2_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_2_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_2_p2_of_2_q = u0_m0_wo0_mtree_add0_2_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_1_BitSelect_for_a_BitJoin_for_c(BITJOIN,2543)@19
    assign u0_m0_wo0_mtree_add1_1_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_1_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_2_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_1_p2_of_2(ADD,1740)@19 + 1
    assign u0_m0_wo0_mtree_add1_1_p2_of_2_cin = u0_m0_wo0_mtree_add1_1_p1_of_2_c;
    assign u0_m0_wo0_mtree_add1_1_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add1_1_BitSelect_for_a_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_1_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add1_1_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add1_1_BitSelect_for_b_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_1_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add1_1_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_1_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add1_1_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add1_1_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add1_1_p2_of_2_q = u0_m0_wo0_mtree_add1_1_p2_of_2_o[16:1];

    // u0_m0_wo0_mtree_add2_0_BitSelect_for_b_BitJoin_for_c(BITJOIN,2728)@20
    assign u0_m0_wo0_mtree_add2_0_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add2_0_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add1_1_p2_of_2_q};

    // u0_m0_wo0_mtree_add2_0_BitSelect_for_a_tessel1_1(BITSELECT,2722)@20
    assign u0_m0_wo0_mtree_add2_0_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add1_0_p2_of_2_q[15:15]);

    // u0_m0_wo0_mtree_add1_0_BitSelect_for_b_tessel1_1(BITSELECT,2537)@19
    assign u0_m0_wo0_mtree_add1_0_BitSelect_for_b_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_1_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_3_cma_q_18(DELAY,3080)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_3_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_3_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_1_BitSelect_for_b_tessel1_1(BITSELECT,2157)@18
    assign u0_m0_wo0_mtree_add0_1_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_3_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_1_BitSelect_for_b_tessel1_0(BITSELECT,2156)@18
    assign u0_m0_wo0_mtree_add0_1_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_3_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_1_BitSelect_for_b_BitJoin_for_c(BITJOIN,2158)@18
    assign u0_m0_wo0_mtree_add0_1_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_1_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_1_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_2_cma_q_18(DELAY,3081)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_2_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_2_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_1_BitSelect_for_a_tessel1_1(BITSELECT,2152)@18
    assign u0_m0_wo0_mtree_add0_1_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_2_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_1_BitSelect_for_a_tessel1_0(BITSELECT,2151)@18
    assign u0_m0_wo0_mtree_add0_1_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_2_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_1_BitSelect_for_a_BitJoin_for_c(BITJOIN,2153)@18
    assign u0_m0_wo0_mtree_add0_1_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_1_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_1_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_1_p2_of_2(ADD,1311)@18 + 1
    assign u0_m0_wo0_mtree_add0_1_p2_of_2_cin = u0_m0_wo0_mtree_add0_1_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_1_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_1_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_1_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_1_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_1_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_1_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_1_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_1_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_1_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_1_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_1_p2_of_2_q = u0_m0_wo0_mtree_add0_1_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_0_BitSelect_for_b_BitJoin_for_c(BITJOIN,2538)@19
    assign u0_m0_wo0_mtree_add1_0_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_0_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_1_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_0_BitSelect_for_a_tessel1_1(BITSELECT,2532)@19
    assign u0_m0_wo0_mtree_add1_0_BitSelect_for_a_tessel1_1_b = $unsigned(u0_m0_wo0_mtree_add0_0_p2_of_2_q[14:14]);

    // d_u0_m0_wo0_mtree_madd2_1_cma_q_18(DELAY,3082)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_1_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_1_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_0_BitSelect_for_b_tessel1_1(BITSELECT,2147)@18
    assign u0_m0_wo0_mtree_add0_0_BitSelect_for_b_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_1_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_0_BitSelect_for_b_tessel1_0(BITSELECT,2146)@18
    assign u0_m0_wo0_mtree_add0_0_BitSelect_for_b_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_1_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_0_BitSelect_for_b_BitJoin_for_c(BITJOIN,2148)@18
    assign u0_m0_wo0_mtree_add0_0_BitSelect_for_b_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_0_BitSelect_for_b_tessel1_1_b, u0_m0_wo0_mtree_add0_0_BitSelect_for_b_tessel1_0_b};

    // d_u0_m0_wo0_mtree_madd2_0_cma_q_18(DELAY,3083)@17 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_madd2_0_cma_q_18_q <= $unsigned(u0_m0_wo0_mtree_madd2_0_cma_q);
        end
    end

    // u0_m0_wo0_mtree_add0_0_BitSelect_for_a_tessel1_1(BITSELECT,2142)@18
    assign u0_m0_wo0_mtree_add0_0_BitSelect_for_a_tessel1_1_b = $unsigned(d_u0_m0_wo0_mtree_madd2_0_cma_q_18_q[33:33]);

    // u0_m0_wo0_mtree_add0_0_BitSelect_for_a_tessel1_0(BITSELECT,2141)@18
    assign u0_m0_wo0_mtree_add0_0_BitSelect_for_a_tessel1_0_b = $unsigned(d_u0_m0_wo0_mtree_madd2_0_cma_q_18_q[33:20]);

    // u0_m0_wo0_mtree_add0_0_BitSelect_for_a_BitJoin_for_c(BITJOIN,2143)@18
    assign u0_m0_wo0_mtree_add0_0_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add0_0_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_0_BitSelect_for_a_tessel1_0_b};

    // u0_m0_wo0_mtree_add0_0_p2_of_2(ADD,1300)@18 + 1
    assign u0_m0_wo0_mtree_add0_0_p2_of_2_cin = u0_m0_wo0_mtree_add0_0_p1_of_2_c;
    assign u0_m0_wo0_mtree_add0_0_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add0_0_BitSelect_for_a_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_0_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add0_0_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add0_0_BitSelect_for_b_BitJoin_for_c_q[14]}}, u0_m0_wo0_mtree_add0_0_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add0_0_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add0_0_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add0_0_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add0_0_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add0_0_p2_of_2_q = u0_m0_wo0_mtree_add0_0_p2_of_2_o[15:1];

    // u0_m0_wo0_mtree_add1_0_BitSelect_for_a_BitJoin_for_c(BITJOIN,2533)@19
    assign u0_m0_wo0_mtree_add1_0_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add1_0_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add0_0_p2_of_2_q};

    // u0_m0_wo0_mtree_add1_0_p2_of_2(ADD,1729)@19 + 1
    assign u0_m0_wo0_mtree_add1_0_p2_of_2_cin = u0_m0_wo0_mtree_add1_0_p1_of_2_c;
    assign u0_m0_wo0_mtree_add1_0_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add1_0_BitSelect_for_a_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_0_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add1_0_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add1_0_BitSelect_for_b_BitJoin_for_c_q[15]}}, u0_m0_wo0_mtree_add1_0_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add1_0_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add1_0_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add1_0_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add1_0_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add1_0_p2_of_2_q = u0_m0_wo0_mtree_add1_0_p2_of_2_o[16:1];

    // u0_m0_wo0_mtree_add2_0_BitSelect_for_a_BitJoin_for_c(BITJOIN,2723)@20
    assign u0_m0_wo0_mtree_add2_0_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add2_0_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add1_0_p2_of_2_q};

    // u0_m0_wo0_mtree_add2_0_p2_of_2(ADD,1938)@20 + 1
    assign u0_m0_wo0_mtree_add2_0_p2_of_2_cin = u0_m0_wo0_mtree_add2_0_p1_of_2_c;
    assign u0_m0_wo0_mtree_add2_0_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add2_0_BitSelect_for_a_BitJoin_for_c_q[16]}}, u0_m0_wo0_mtree_add2_0_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add2_0_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add2_0_BitSelect_for_b_BitJoin_for_c_q[16]}}, u0_m0_wo0_mtree_add2_0_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add2_0_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add2_0_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add2_0_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add2_0_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add2_0_p2_of_2_q = u0_m0_wo0_mtree_add2_0_p2_of_2_o[17:1];

    // u0_m0_wo0_mtree_add3_0_BitSelect_for_a_BitJoin_for_c(BITJOIN,2824)@21
    assign u0_m0_wo0_mtree_add3_0_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add3_0_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add2_0_p2_of_2_q};

    // u0_m0_wo0_mtree_add3_0_p2_of_2(ADD,2048)@21 + 1
    assign u0_m0_wo0_mtree_add3_0_p2_of_2_cin = u0_m0_wo0_mtree_add3_0_p1_of_2_c;
    assign u0_m0_wo0_mtree_add3_0_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add3_0_BitSelect_for_a_BitJoin_for_c_q[17]}}, u0_m0_wo0_mtree_add3_0_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add3_0_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add3_0_BitSelect_for_b_BitJoin_for_c_q[17]}}, u0_m0_wo0_mtree_add3_0_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add3_0_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add3_0_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add3_0_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add3_0_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add3_0_p2_of_2_q = u0_m0_wo0_mtree_add3_0_p2_of_2_o[18:1];

    // u0_m0_wo0_mtree_add4_0_BitSelect_for_a_BitJoin_for_c(BITJOIN,2874)@22
    assign u0_m0_wo0_mtree_add4_0_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add4_0_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add3_0_p2_of_2_q};

    // u0_m0_wo0_mtree_add4_0_p2_of_2(ADD,2103)@22 + 1
    assign u0_m0_wo0_mtree_add4_0_p2_of_2_cin = u0_m0_wo0_mtree_add4_0_p1_of_2_c;
    assign u0_m0_wo0_mtree_add4_0_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add4_0_BitSelect_for_a_BitJoin_for_c_q[18]}}, u0_m0_wo0_mtree_add4_0_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add4_0_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add4_0_BitSelect_for_b_BitJoin_for_c_q[18]}}, u0_m0_wo0_mtree_add4_0_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add4_0_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add4_0_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add4_0_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add4_0_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add4_0_p2_of_2_q = u0_m0_wo0_mtree_add4_0_p2_of_2_o[19:1];

    // u0_m0_wo0_mtree_add5_0_BitSelect_for_a_BitJoin_for_c(BITJOIN,2894)@23
    assign u0_m0_wo0_mtree_add5_0_BitSelect_for_a_BitJoin_for_c_q = {u0_m0_wo0_mtree_add5_0_BitSelect_for_a_tessel1_1_b, u0_m0_wo0_mtree_add4_0_p2_of_2_q};

    // u0_m0_wo0_mtree_add5_0_p2_of_2(ADD,2125)@23 + 1
    assign u0_m0_wo0_mtree_add5_0_p2_of_2_cin = u0_m0_wo0_mtree_add5_0_p1_of_2_c;
    assign u0_m0_wo0_mtree_add5_0_p2_of_2_a = $unsigned({ {{1{u0_m0_wo0_mtree_add5_0_BitSelect_for_a_BitJoin_for_c_q[19]}}, u0_m0_wo0_mtree_add5_0_BitSelect_for_a_BitJoin_for_c_q}, 1'b1 });
    assign u0_m0_wo0_mtree_add5_0_p2_of_2_b = $unsigned({ {{1{u0_m0_wo0_mtree_add5_0_BitSelect_for_b_BitJoin_for_c_q[19]}}, u0_m0_wo0_mtree_add5_0_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add5_0_p2_of_2_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add5_0_p2_of_2_o <= $unsigned($signed(u0_m0_wo0_mtree_add5_0_p2_of_2_a) + $signed(u0_m0_wo0_mtree_add5_0_p2_of_2_b));
        end
    end
    assign u0_m0_wo0_mtree_add5_0_p2_of_2_q = u0_m0_wo0_mtree_add5_0_p2_of_2_o[20:1];

    // u0_m0_wo0_mtree_add6_0_p2_of_3(ADD,2136)@24 + 1
    assign u0_m0_wo0_mtree_add6_0_p2_of_3_cin = u0_m0_wo0_mtree_add6_0_p1_of_3_c;
    assign u0_m0_wo0_mtree_add6_0_p2_of_3_a = { {1'b0, u0_m0_wo0_mtree_add5_0_p2_of_2_q}, 1'b1 };
    assign u0_m0_wo0_mtree_add6_0_p2_of_3_b = { {1'b0, u0_m0_wo0_mtree_add6_0_BitSelect_for_b_BitJoin_for_c_q}, u0_m0_wo0_mtree_add6_0_p2_of_3_cin[0] };
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add6_0_p2_of_3_o <= $unsigned(u0_m0_wo0_mtree_add6_0_p2_of_3_a) + $unsigned(u0_m0_wo0_mtree_add6_0_p2_of_3_b);
        end
    end
    assign u0_m0_wo0_mtree_add6_0_p2_of_3_c[0] = u0_m0_wo0_mtree_add6_0_p2_of_3_o[21];
    assign u0_m0_wo0_mtree_add6_0_p2_of_3_q = u0_m0_wo0_mtree_add6_0_p2_of_3_o[20:1];

    // d_u0_m0_wo0_mtree_add3_4_p2_of_2_q_25(DELAY,3084)@24 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_add3_4_p2_of_2_q_25_q <= $unsigned(u0_m0_wo0_mtree_add3_4_p2_of_2_q);
        end
    end

    // u0_m0_wo0_mtree_add6_0_BitSelect_for_b_tessel2_0(BITSELECT,2912)@25
    assign u0_m0_wo0_mtree_add6_0_BitSelect_for_b_tessel2_0_b = $unsigned(d_u0_m0_wo0_mtree_add3_4_p2_of_2_q_25_q[17:17]);

    // d_u0_m0_wo0_mtree_add5_0_p2_of_2_q_25(DELAY,3085)@24 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_add5_0_p2_of_2_q_25_q <= u0_m0_wo0_mtree_add5_0_p2_of_2_q;
        end
    end

    // u0_m0_wo0_mtree_add6_0_BitSelect_for_a_tessel2_0(BITSELECT,2904)@25
    assign u0_m0_wo0_mtree_add6_0_BitSelect_for_a_tessel2_0_b = $unsigned(d_u0_m0_wo0_mtree_add5_0_p2_of_2_q_25_q[19:19]);

    // u0_m0_wo0_mtree_add6_0_p3_of_3(ADD,2137)@25 + 1
    assign u0_m0_wo0_mtree_add6_0_p3_of_3_cin = u0_m0_wo0_mtree_add6_0_p2_of_3_c;
    assign u0_m0_wo0_mtree_add6_0_p3_of_3_a = $unsigned({ {{1{u0_m0_wo0_mtree_add6_0_BitSelect_for_a_tessel2_0_b[0]}}, u0_m0_wo0_mtree_add6_0_BitSelect_for_a_tessel2_0_b}, 1'b1 });
    assign u0_m0_wo0_mtree_add6_0_p3_of_3_b = $unsigned({ {{1{u0_m0_wo0_mtree_add6_0_BitSelect_for_b_tessel2_0_b[0]}}, u0_m0_wo0_mtree_add6_0_BitSelect_for_b_tessel2_0_b}, u0_m0_wo0_mtree_add6_0_p3_of_3_cin[0] });
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            u0_m0_wo0_mtree_add6_0_p3_of_3_o <= $unsigned($signed(u0_m0_wo0_mtree_add6_0_p3_of_3_a) + $signed(u0_m0_wo0_mtree_add6_0_p3_of_3_b));
        end
    end
    assign u0_m0_wo0_mtree_add6_0_p3_of_3_q = u0_m0_wo0_mtree_add6_0_p3_of_3_o[1:1];

    // d_u0_m0_wo0_mtree_add6_0_p2_of_3_q_26(DELAY,3087)@25 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_add6_0_p2_of_3_q_26_q <= $unsigned(u0_m0_wo0_mtree_add6_0_p2_of_3_q);
        end
    end

    // d_u0_m0_wo0_mtree_add6_0_p1_of_3_q_26(DELAY,3086)@24 + 2
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_u0_m0_wo0_mtree_add6_0_p1_of_3_q_26_delay_0 <= $unsigned(u0_m0_wo0_mtree_add6_0_p1_of_3_q);
            d_u0_m0_wo0_mtree_add6_0_p1_of_3_q_26_q <= d_u0_m0_wo0_mtree_add6_0_p1_of_3_q_26_delay_0;
        end
    end

    // u0_m0_wo0_mtree_add6_0_BitJoin_for_q(BITJOIN,2138)@26
    assign u0_m0_wo0_mtree_add6_0_BitJoin_for_q_q = {u0_m0_wo0_mtree_add6_0_p3_of_3_q, d_u0_m0_wo0_mtree_add6_0_p2_of_3_q_26_q, d_u0_m0_wo0_mtree_add6_0_p1_of_3_q_26_q};

    // d_u0_m0_wo0_compute_q_24(DELAY,2921)@13 + 11
    dspba_delay_ver #( .width(1), .depth(11), .reset_kind("SYNC"), .phase(3), .modulus(1024) )
    d_u0_m0_wo0_compute_q_24 ( .xin(d_u0_m0_wo0_compute_q_13_q), .xout(d_u0_m0_wo0_compute_q_24_q), .clk(clk), .aclr(areset), .ena(1'b1) );

    // u0_m0_wo0_oseq_gated_reg(REG,1204)@24 + 1
    always @ (posedge clk)
    begin
        if (areset)
        begin
            u0_m0_wo0_oseq_gated_reg_q <= $unsigned(1'b0);
        end
        else
        begin
            u0_m0_wo0_oseq_gated_reg_q <= $unsigned(d_u0_m0_wo0_compute_q_24_q);
        end
    end

    // outchan(COUNTER,1209)@25 + 1
    // low=0, high=3, step=1, init=3
    always @ (posedge clk)
    begin
        if (areset)
        begin
            outchan_i <= 2'd3;
        end
        else if (u0_m0_wo0_oseq_gated_reg_q == 1'b1)
        begin
            outchan_i <= $unsigned(outchan_i) + $unsigned(2'd1);
        end
    end
    assign outchan_q = {1'b0, outchan_i[1:0]};

    // d_out0_m0_wo0_assign_id3_q_26(DELAY,3005)@25 + 1
    always @ (posedge clk)
    begin
        if (0)
        begin
        end
        else
        begin
            d_out0_m0_wo0_assign_id3_q_26_q <= $unsigned(u0_m0_wo0_oseq_gated_reg_q);
        end
    end

    // xOut(PORTOUT,1210)@26 + 1
    assign xOut_v = d_out0_m0_wo0_assign_id3_q_26_q;
    assign xOut_c = {5'b00000, outchan_q};
    assign xOut_0 = u0_m0_wo0_mtree_add6_0_BitJoin_for_q_q;

endmodule
