ARM GAS  C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/tim.c"
  18              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_TIM_PWM_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_TIM_PWM_MspInit:
  26              	.LVL0:
  27              	.LFB67:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM1 init function */
  31:Core/Src/tim.c **** void MX_TIM1_Init(void)
ARM GAS  C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s 			page 2


  32:Core/Src/tim.c **** {
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  45:Core/Src/tim.c ****   htim1.Instance = TIM1;
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 71;
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  48:Core/Src/tim.c ****   htim1.Init.Period = 19999;
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  52:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  57:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  58:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  59:Core/Src/tim.c ****   {
  60:Core/Src/tim.c ****     Error_Handler();
  61:Core/Src/tim.c ****   }
  62:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  63:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  64:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  65:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  66:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  67:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  68:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  69:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  70:Core/Src/tim.c ****   {
  71:Core/Src/tim.c ****     Error_Handler();
  72:Core/Src/tim.c ****   }
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  74:Core/Src/tim.c ****   {
  75:Core/Src/tim.c ****     Error_Handler();
  76:Core/Src/tim.c ****   }
  77:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  78:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  79:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  80:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  81:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  82:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  84:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  85:Core/Src/tim.c ****   {
  86:Core/Src/tim.c ****     Error_Handler();
  87:Core/Src/tim.c ****   }
  88:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
ARM GAS  C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s 			page 3


  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  91:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c **** }
  94:Core/Src/tim.c **** /* TIM4 init function */
  95:Core/Src/tim.c **** void MX_TIM4_Init(void)
  96:Core/Src/tim.c **** {
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 101:Core/Src/tim.c **** 
 102:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 103:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 104:Core/Src/tim.c **** 
 105:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 108:Core/Src/tim.c ****   htim4.Instance = TIM4;
 109:Core/Src/tim.c ****   htim4.Init.Prescaler = 71;
 110:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 111:Core/Src/tim.c ****   htim4.Init.Period = 19999;
 112:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 113:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 114:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 115:Core/Src/tim.c ****   {
 116:Core/Src/tim.c ****     Error_Handler();
 117:Core/Src/tim.c ****   }
 118:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 119:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 120:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 121:Core/Src/tim.c ****   {
 122:Core/Src/tim.c ****     Error_Handler();
 123:Core/Src/tim.c ****   }
 124:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 125:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 126:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 127:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 128:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 129:Core/Src/tim.c ****   {
 130:Core/Src/tim.c ****     Error_Handler();
 131:Core/Src/tim.c ****   }
 132:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 133:Core/Src/tim.c **** 
 134:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 135:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
 136:Core/Src/tim.c **** 
 137:Core/Src/tim.c **** }
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 140:Core/Src/tim.c **** {
  28              		.loc 1 140 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
ARM GAS  C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s 			page 4


  33              		.loc 1 140 1 is_stmt 0 view .LVU1
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
  36              		.loc 1 142 3 is_stmt 1 view .LVU2
  37              		.loc 1 142 19 is_stmt 0 view .LVU3
  38 0002 0368     		ldr	r3, [r0]
  39              		.loc 1 142 5 view .LVU4
  40 0004 0E4A     		ldr	r2, .L7
  41 0006 9342     		cmp	r3, r2
  42 0008 04D0     		beq	.L5
 143:Core/Src/tim.c ****   {
 144:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 147:Core/Src/tim.c ****     /* TIM1 clock enable */
 148:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 149:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 152:Core/Src/tim.c ****   }
 153:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM4)
  43              		.loc 1 153 8 is_stmt 1 view .LVU5
  44              		.loc 1 153 10 is_stmt 0 view .LVU6
  45 000a 0E4A     		ldr	r2, .L7+4
  46 000c 9342     		cmp	r3, r2
  47 000e 0CD0     		beq	.L6
  48              	.L1:
 154:Core/Src/tim.c ****   {
 155:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 158:Core/Src/tim.c ****     /* TIM4 clock enable */
 159:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 160:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 161:Core/Src/tim.c **** 
 162:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 163:Core/Src/tim.c ****   }
 164:Core/Src/tim.c **** }
  49              		.loc 1 164 1 view .LVU7
  50 0010 02B0     		add	sp, sp, #8
  51              		.cfi_remember_state
  52              		.cfi_def_cfa_offset 0
  53              		@ sp needed
  54 0012 7047     		bx	lr
  55              	.L5:
  56              		.cfi_restore_state
 148:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  57              		.loc 1 148 5 is_stmt 1 view .LVU8
  58              	.LBB2:
 148:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  59              		.loc 1 148 5 view .LVU9
 148:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  60              		.loc 1 148 5 view .LVU10
  61 0014 0C4B     		ldr	r3, .L7+8
  62 0016 9A69     		ldr	r2, [r3, #24]
ARM GAS  C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s 			page 5


  63 0018 42F40062 		orr	r2, r2, #2048
  64 001c 9A61     		str	r2, [r3, #24]
 148:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  65              		.loc 1 148 5 view .LVU11
  66 001e 9B69     		ldr	r3, [r3, #24]
  67 0020 03F40063 		and	r3, r3, #2048
  68 0024 0093     		str	r3, [sp]
 148:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  69              		.loc 1 148 5 view .LVU12
  70 0026 009B     		ldr	r3, [sp]
  71              	.LBE2:
 148:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  72              		.loc 1 148 5 view .LVU13
  73 0028 F2E7     		b	.L1
  74              	.L6:
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  75              		.loc 1 159 5 view .LVU14
  76              	.LBB3:
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  77              		.loc 1 159 5 view .LVU15
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  78              		.loc 1 159 5 view .LVU16
  79 002a 074B     		ldr	r3, .L7+8
  80 002c DA69     		ldr	r2, [r3, #28]
  81 002e 42F00402 		orr	r2, r2, #4
  82 0032 DA61     		str	r2, [r3, #28]
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  83              		.loc 1 159 5 view .LVU17
  84 0034 DB69     		ldr	r3, [r3, #28]
  85 0036 03F00403 		and	r3, r3, #4
  86 003a 0193     		str	r3, [sp, #4]
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  87              		.loc 1 159 5 view .LVU18
  88 003c 019B     		ldr	r3, [sp, #4]
  89              	.LBE3:
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  90              		.loc 1 159 5 view .LVU19
  91              		.loc 1 164 1 is_stmt 0 view .LVU20
  92 003e E7E7     		b	.L1
  93              	.L8:
  94              		.align	2
  95              	.L7:
  96 0040 002C0140 		.word	1073818624
  97 0044 00080040 		.word	1073743872
  98 0048 00100240 		.word	1073876992
  99              		.cfi_endproc
 100              	.LFE67:
 102              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 103              		.align	1
 104              		.global	HAL_TIM_MspPostInit
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 109              	HAL_TIM_MspPostInit:
 110              	.LVL1:
 111              	.LFB68:
 165:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
ARM GAS  C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s 			page 6


 166:Core/Src/tim.c **** {
 112              		.loc 1 166 1 is_stmt 1 view -0
 113              		.cfi_startproc
 114              		@ args = 0, pretend = 0, frame = 24
 115              		@ frame_needed = 0, uses_anonymous_args = 0
 116              		.loc 1 166 1 is_stmt 0 view .LVU22
 117 0000 00B5     		push	{lr}
 118              		.cfi_def_cfa_offset 4
 119              		.cfi_offset 14, -4
 120 0002 87B0     		sub	sp, sp, #28
 121              		.cfi_def_cfa_offset 32
 167:Core/Src/tim.c **** 
 168:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 122              		.loc 1 168 3 is_stmt 1 view .LVU23
 123              		.loc 1 168 20 is_stmt 0 view .LVU24
 124 0004 0023     		movs	r3, #0
 125 0006 0293     		str	r3, [sp, #8]
 126 0008 0393     		str	r3, [sp, #12]
 127 000a 0493     		str	r3, [sp, #16]
 128 000c 0593     		str	r3, [sp, #20]
 169:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 129              		.loc 1 169 3 is_stmt 1 view .LVU25
 130              		.loc 1 169 15 is_stmt 0 view .LVU26
 131 000e 0368     		ldr	r3, [r0]
 132              		.loc 1 169 5 view .LVU27
 133 0010 184A     		ldr	r2, .L15
 134 0012 9342     		cmp	r3, r2
 135 0014 05D0     		beq	.L13
 170:Core/Src/tim.c ****   {
 171:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 172:Core/Src/tim.c **** 
 173:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 174:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 175:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 176:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 177:Core/Src/tim.c ****     PA11     ------> TIM1_CH4
 178:Core/Src/tim.c ****     */
 179:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 180:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 181:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 182:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 183:Core/Src/tim.c **** 
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 185:Core/Src/tim.c **** 
 186:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 187:Core/Src/tim.c ****   }
 188:Core/Src/tim.c ****   else if(timHandle->Instance==TIM4)
 136              		.loc 1 188 8 is_stmt 1 view .LVU28
 137              		.loc 1 188 10 is_stmt 0 view .LVU29
 138 0016 184A     		ldr	r2, .L15+4
 139 0018 9342     		cmp	r3, r2
 140 001a 17D0     		beq	.L14
 141              	.LVL2:
 142              	.L9:
 189:Core/Src/tim.c ****   {
 190:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 191:Core/Src/tim.c **** 
ARM GAS  C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s 			page 7


 192:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 193:Core/Src/tim.c **** 
 194:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 195:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 196:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 197:Core/Src/tim.c ****     */
 198:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 199:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 200:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 201:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 202:Core/Src/tim.c **** 
 203:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 204:Core/Src/tim.c **** 
 205:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 206:Core/Src/tim.c ****   }
 207:Core/Src/tim.c **** 
 208:Core/Src/tim.c **** }
 143              		.loc 1 208 1 view .LVU30
 144 001c 07B0     		add	sp, sp, #28
 145              		.cfi_remember_state
 146              		.cfi_def_cfa_offset 4
 147              		@ sp needed
 148 001e 5DF804FB 		ldr	pc, [sp], #4
 149              	.LVL3:
 150              	.L13:
 151              		.cfi_restore_state
 174:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 152              		.loc 1 174 5 is_stmt 1 view .LVU31
 153              	.LBB4:
 174:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 154              		.loc 1 174 5 view .LVU32
 174:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 155              		.loc 1 174 5 view .LVU33
 156 0022 164B     		ldr	r3, .L15+8
 157 0024 9A69     		ldr	r2, [r3, #24]
 158 0026 42F00402 		orr	r2, r2, #4
 159 002a 9A61     		str	r2, [r3, #24]
 174:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 160              		.loc 1 174 5 view .LVU34
 161 002c 9B69     		ldr	r3, [r3, #24]
 162 002e 03F00403 		and	r3, r3, #4
 163 0032 0093     		str	r3, [sp]
 174:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 164              		.loc 1 174 5 view .LVU35
 165 0034 009B     		ldr	r3, [sp]
 166              	.LBE4:
 174:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 167              		.loc 1 174 5 view .LVU36
 179:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 168              		.loc 1 179 5 view .LVU37
 179:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 169              		.loc 1 179 25 is_stmt 0 view .LVU38
 170 0036 4FF42063 		mov	r3, #2560
 171 003a 0293     		str	r3, [sp, #8]
 180:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 172              		.loc 1 180 5 is_stmt 1 view .LVU39
 180:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s 			page 8


 173              		.loc 1 180 26 is_stmt 0 view .LVU40
 174 003c 0223     		movs	r3, #2
 175 003e 0393     		str	r3, [sp, #12]
 181:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 176              		.loc 1 181 5 is_stmt 1 view .LVU41
 181:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 177              		.loc 1 181 27 is_stmt 0 view .LVU42
 178 0040 0593     		str	r3, [sp, #20]
 182:Core/Src/tim.c **** 
 179              		.loc 1 182 5 is_stmt 1 view .LVU43
 180 0042 02A9     		add	r1, sp, #8
 181 0044 0E48     		ldr	r0, .L15+12
 182              	.LVL4:
 182:Core/Src/tim.c **** 
 183              		.loc 1 182 5 is_stmt 0 view .LVU44
 184 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 185              	.LVL5:
 186 004a E7E7     		b	.L9
 187              	.LVL6:
 188              	.L14:
 194:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 189              		.loc 1 194 5 is_stmt 1 view .LVU45
 190              	.LBB5:
 194:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 191              		.loc 1 194 5 view .LVU46
 194:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 192              		.loc 1 194 5 view .LVU47
 193 004c 0B4B     		ldr	r3, .L15+8
 194 004e 9A69     		ldr	r2, [r3, #24]
 195 0050 42F00802 		orr	r2, r2, #8
 196 0054 9A61     		str	r2, [r3, #24]
 194:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 197              		.loc 1 194 5 view .LVU48
 198 0056 9B69     		ldr	r3, [r3, #24]
 199 0058 03F00803 		and	r3, r3, #8
 200 005c 0193     		str	r3, [sp, #4]
 194:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 201              		.loc 1 194 5 view .LVU49
 202 005e 019B     		ldr	r3, [sp, #4]
 203              	.LBE5:
 194:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 204              		.loc 1 194 5 view .LVU50
 198:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 205              		.loc 1 198 5 view .LVU51
 198:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 206              		.loc 1 198 25 is_stmt 0 view .LVU52
 207 0060 4023     		movs	r3, #64
 208 0062 0293     		str	r3, [sp, #8]
 199:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 209              		.loc 1 199 5 is_stmt 1 view .LVU53
 199:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 210              		.loc 1 199 26 is_stmt 0 view .LVU54
 211 0064 0223     		movs	r3, #2
 212 0066 0393     		str	r3, [sp, #12]
 200:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 213              		.loc 1 200 5 is_stmt 1 view .LVU55
 200:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s 			page 9


 214              		.loc 1 200 27 is_stmt 0 view .LVU56
 215 0068 0593     		str	r3, [sp, #20]
 201:Core/Src/tim.c **** 
 216              		.loc 1 201 5 is_stmt 1 view .LVU57
 217 006a 02A9     		add	r1, sp, #8
 218 006c 0548     		ldr	r0, .L15+16
 219              	.LVL7:
 201:Core/Src/tim.c **** 
 220              		.loc 1 201 5 is_stmt 0 view .LVU58
 221 006e FFF7FEFF 		bl	HAL_GPIO_Init
 222              	.LVL8:
 223              		.loc 1 208 1 view .LVU59
 224 0072 D3E7     		b	.L9
 225              	.L16:
 226              		.align	2
 227              	.L15:
 228 0074 002C0140 		.word	1073818624
 229 0078 00080040 		.word	1073743872
 230 007c 00100240 		.word	1073876992
 231 0080 00080140 		.word	1073809408
 232 0084 000C0140 		.word	1073810432
 233              		.cfi_endproc
 234              	.LFE68:
 236              		.section	.text.MX_TIM1_Init,"ax",%progbits
 237              		.align	1
 238              		.global	MX_TIM1_Init
 239              		.syntax unified
 240              		.thumb
 241              		.thumb_func
 243              	MX_TIM1_Init:
 244              	.LFB65:
  32:Core/Src/tim.c **** 
 245              		.loc 1 32 1 is_stmt 1 view -0
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 72
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249 0000 10B5     		push	{r4, lr}
 250              		.cfi_def_cfa_offset 8
 251              		.cfi_offset 4, -8
 252              		.cfi_offset 14, -4
 253 0002 92B0     		sub	sp, sp, #72
 254              		.cfi_def_cfa_offset 80
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 255              		.loc 1 38 3 view .LVU61
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 256              		.loc 1 38 27 is_stmt 0 view .LVU62
 257 0004 0024     		movs	r4, #0
 258 0006 1094     		str	r4, [sp, #64]
 259 0008 1194     		str	r4, [sp, #68]
  39:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 260              		.loc 1 39 3 is_stmt 1 view .LVU63
  39:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 261              		.loc 1 39 22 is_stmt 0 view .LVU64
 262 000a 0994     		str	r4, [sp, #36]
 263 000c 0A94     		str	r4, [sp, #40]
 264 000e 0B94     		str	r4, [sp, #44]
 265 0010 0C94     		str	r4, [sp, #48]
ARM GAS  C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s 			page 10


 266 0012 0D94     		str	r4, [sp, #52]
 267 0014 0E94     		str	r4, [sp, #56]
 268 0016 0F94     		str	r4, [sp, #60]
  40:Core/Src/tim.c **** 
 269              		.loc 1 40 3 is_stmt 1 view .LVU65
  40:Core/Src/tim.c **** 
 270              		.loc 1 40 34 is_stmt 0 view .LVU66
 271 0018 2022     		movs	r2, #32
 272 001a 2146     		mov	r1, r4
 273 001c 01A8     		add	r0, sp, #4
 274 001e FFF7FEFF 		bl	memset
 275              	.LVL9:
  45:Core/Src/tim.c ****   htim1.Init.Prescaler = 71;
 276              		.loc 1 45 3 is_stmt 1 view .LVU67
  45:Core/Src/tim.c ****   htim1.Init.Prescaler = 71;
 277              		.loc 1 45 18 is_stmt 0 view .LVU68
 278 0022 2848     		ldr	r0, .L29
 279 0024 284B     		ldr	r3, .L29+4
 280 0026 0360     		str	r3, [r0]
  46:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 281              		.loc 1 46 3 is_stmt 1 view .LVU69
  46:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 282              		.loc 1 46 24 is_stmt 0 view .LVU70
 283 0028 4723     		movs	r3, #71
 284 002a 4360     		str	r3, [r0, #4]
  47:Core/Src/tim.c ****   htim1.Init.Period = 19999;
 285              		.loc 1 47 3 is_stmt 1 view .LVU71
  47:Core/Src/tim.c ****   htim1.Init.Period = 19999;
 286              		.loc 1 47 26 is_stmt 0 view .LVU72
 287 002c 8460     		str	r4, [r0, #8]
  48:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 288              		.loc 1 48 3 is_stmt 1 view .LVU73
  48:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 289              		.loc 1 48 21 is_stmt 0 view .LVU74
 290 002e 44F61F63 		movw	r3, #19999
 291 0032 C360     		str	r3, [r0, #12]
  49:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 292              		.loc 1 49 3 is_stmt 1 view .LVU75
  49:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 293              		.loc 1 49 28 is_stmt 0 view .LVU76
 294 0034 0461     		str	r4, [r0, #16]
  50:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 295              		.loc 1 50 3 is_stmt 1 view .LVU77
  50:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 296              		.loc 1 50 32 is_stmt 0 view .LVU78
 297 0036 4461     		str	r4, [r0, #20]
  51:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 298              		.loc 1 51 3 is_stmt 1 view .LVU79
  51:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 299              		.loc 1 51 32 is_stmt 0 view .LVU80
 300 0038 8461     		str	r4, [r0, #24]
  52:Core/Src/tim.c ****   {
 301              		.loc 1 52 3 is_stmt 1 view .LVU81
  52:Core/Src/tim.c ****   {
 302              		.loc 1 52 7 is_stmt 0 view .LVU82
 303 003a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 304              	.LVL10:
ARM GAS  C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s 			page 11


  52:Core/Src/tim.c ****   {
 305              		.loc 1 52 6 view .LVU83
 306 003e 0028     		cmp	r0, #0
 307 0040 31D1     		bne	.L24
 308              	.L18:
  56:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 309              		.loc 1 56 3 is_stmt 1 view .LVU84
  56:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 310              		.loc 1 56 37 is_stmt 0 view .LVU85
 311 0042 0023     		movs	r3, #0
 312 0044 1093     		str	r3, [sp, #64]
  57:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 313              		.loc 1 57 3 is_stmt 1 view .LVU86
  57:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 314              		.loc 1 57 33 is_stmt 0 view .LVU87
 315 0046 1193     		str	r3, [sp, #68]
  58:Core/Src/tim.c ****   {
 316              		.loc 1 58 3 is_stmt 1 view .LVU88
  58:Core/Src/tim.c ****   {
 317              		.loc 1 58 7 is_stmt 0 view .LVU89
 318 0048 10A9     		add	r1, sp, #64
 319 004a 1E48     		ldr	r0, .L29
 320 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 321              	.LVL11:
  58:Core/Src/tim.c ****   {
 322              		.loc 1 58 6 view .LVU90
 323 0050 0028     		cmp	r0, #0
 324 0052 2BD1     		bne	.L25
 325              	.L19:
  62:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 326              		.loc 1 62 3 is_stmt 1 view .LVU91
  62:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 327              		.loc 1 62 20 is_stmt 0 view .LVU92
 328 0054 6023     		movs	r3, #96
 329 0056 0993     		str	r3, [sp, #36]
  63:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 330              		.loc 1 63 3 is_stmt 1 view .LVU93
  63:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 331              		.loc 1 63 19 is_stmt 0 view .LVU94
 332 0058 0023     		movs	r3, #0
 333 005a 0A93     		str	r3, [sp, #40]
  64:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 334              		.loc 1 64 3 is_stmt 1 view .LVU95
  64:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 335              		.loc 1 64 24 is_stmt 0 view .LVU96
 336 005c 0B93     		str	r3, [sp, #44]
  65:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 337              		.loc 1 65 3 is_stmt 1 view .LVU97
  65:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 338              		.loc 1 65 25 is_stmt 0 view .LVU98
 339 005e 0C93     		str	r3, [sp, #48]
  66:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 340              		.loc 1 66 3 is_stmt 1 view .LVU99
  66:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 341              		.loc 1 66 24 is_stmt 0 view .LVU100
 342 0060 0D93     		str	r3, [sp, #52]
  67:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
ARM GAS  C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s 			page 12


 343              		.loc 1 67 3 is_stmt 1 view .LVU101
  67:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 344              		.loc 1 67 25 is_stmt 0 view .LVU102
 345 0062 0E93     		str	r3, [sp, #56]
  68:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 346              		.loc 1 68 3 is_stmt 1 view .LVU103
  68:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 347              		.loc 1 68 26 is_stmt 0 view .LVU104
 348 0064 0F93     		str	r3, [sp, #60]
  69:Core/Src/tim.c ****   {
 349              		.loc 1 69 3 is_stmt 1 view .LVU105
  69:Core/Src/tim.c ****   {
 350              		.loc 1 69 7 is_stmt 0 view .LVU106
 351 0066 0422     		movs	r2, #4
 352 0068 09A9     		add	r1, sp, #36
 353 006a 1648     		ldr	r0, .L29
 354 006c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 355              	.LVL12:
  69:Core/Src/tim.c ****   {
 356              		.loc 1 69 6 view .LVU107
 357 0070 F8B9     		cbnz	r0, .L26
 358              	.L20:
  73:Core/Src/tim.c ****   {
 359              		.loc 1 73 3 is_stmt 1 view .LVU108
  73:Core/Src/tim.c ****   {
 360              		.loc 1 73 7 is_stmt 0 view .LVU109
 361 0072 0C22     		movs	r2, #12
 362 0074 09A9     		add	r1, sp, #36
 363 0076 1348     		ldr	r0, .L29
 364 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 365              	.LVL13:
  73:Core/Src/tim.c ****   {
 366              		.loc 1 73 6 view .LVU110
 367 007c E0B9     		cbnz	r0, .L27
 368              	.L21:
  77:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 369              		.loc 1 77 3 is_stmt 1 view .LVU111
  77:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 370              		.loc 1 77 40 is_stmt 0 view .LVU112
 371 007e 0023     		movs	r3, #0
 372 0080 0193     		str	r3, [sp, #4]
  78:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 373              		.loc 1 78 3 is_stmt 1 view .LVU113
  78:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 374              		.loc 1 78 41 is_stmt 0 view .LVU114
 375 0082 0293     		str	r3, [sp, #8]
  79:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 376              		.loc 1 79 3 is_stmt 1 view .LVU115
  79:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 377              		.loc 1 79 34 is_stmt 0 view .LVU116
 378 0084 0393     		str	r3, [sp, #12]
  80:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 379              		.loc 1 80 3 is_stmt 1 view .LVU117
  80:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 380              		.loc 1 80 33 is_stmt 0 view .LVU118
 381 0086 0493     		str	r3, [sp, #16]
  81:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
ARM GAS  C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s 			page 13


 382              		.loc 1 81 3 is_stmt 1 view .LVU119
  81:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 383              		.loc 1 81 35 is_stmt 0 view .LVU120
 384 0088 0593     		str	r3, [sp, #20]
  82:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 385              		.loc 1 82 3 is_stmt 1 view .LVU121
  82:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 386              		.loc 1 82 38 is_stmt 0 view .LVU122
 387 008a 4FF40052 		mov	r2, #8192
 388 008e 0692     		str	r2, [sp, #24]
  83:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 389              		.loc 1 83 3 is_stmt 1 view .LVU123
  83:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 390              		.loc 1 83 40 is_stmt 0 view .LVU124
 391 0090 0893     		str	r3, [sp, #32]
  84:Core/Src/tim.c ****   {
 392              		.loc 1 84 3 is_stmt 1 view .LVU125
  84:Core/Src/tim.c ****   {
 393              		.loc 1 84 7 is_stmt 0 view .LVU126
 394 0092 01A9     		add	r1, sp, #4
 395 0094 0B48     		ldr	r0, .L29
 396 0096 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 397              	.LVL14:
  84:Core/Src/tim.c ****   {
 398              		.loc 1 84 6 view .LVU127
 399 009a 80B9     		cbnz	r0, .L28
 400              	.L22:
  91:Core/Src/tim.c **** 
 401              		.loc 1 91 3 is_stmt 1 view .LVU128
 402 009c 0948     		ldr	r0, .L29
 403 009e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 404              	.LVL15:
  93:Core/Src/tim.c **** /* TIM4 init function */
 405              		.loc 1 93 1 is_stmt 0 view .LVU129
 406 00a2 12B0     		add	sp, sp, #72
 407              		.cfi_remember_state
 408              		.cfi_def_cfa_offset 8
 409              		@ sp needed
 410 00a4 10BD     		pop	{r4, pc}
 411              	.L24:
 412              		.cfi_restore_state
  54:Core/Src/tim.c ****   }
 413              		.loc 1 54 5 is_stmt 1 view .LVU130
 414 00a6 FFF7FEFF 		bl	Error_Handler
 415              	.LVL16:
 416 00aa CAE7     		b	.L18
 417              	.L25:
  60:Core/Src/tim.c ****   }
 418              		.loc 1 60 5 view .LVU131
 419 00ac FFF7FEFF 		bl	Error_Handler
 420              	.LVL17:
 421 00b0 D0E7     		b	.L19
 422              	.L26:
  71:Core/Src/tim.c ****   }
 423              		.loc 1 71 5 view .LVU132
 424 00b2 FFF7FEFF 		bl	Error_Handler
 425              	.LVL18:
ARM GAS  C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s 			page 14


 426 00b6 DCE7     		b	.L20
 427              	.L27:
  75:Core/Src/tim.c ****   }
 428              		.loc 1 75 5 view .LVU133
 429 00b8 FFF7FEFF 		bl	Error_Handler
 430              	.LVL19:
 431 00bc DFE7     		b	.L21
 432              	.L28:
  86:Core/Src/tim.c ****   }
 433              		.loc 1 86 5 view .LVU134
 434 00be FFF7FEFF 		bl	Error_Handler
 435              	.LVL20:
 436 00c2 EBE7     		b	.L22
 437              	.L30:
 438              		.align	2
 439              	.L29:
 440 00c4 00000000 		.word	htim1
 441 00c8 002C0140 		.word	1073818624
 442              		.cfi_endproc
 443              	.LFE65:
 445              		.section	.text.MX_TIM4_Init,"ax",%progbits
 446              		.align	1
 447              		.global	MX_TIM4_Init
 448              		.syntax unified
 449              		.thumb
 450              		.thumb_func
 452              	MX_TIM4_Init:
 453              	.LFB66:
  96:Core/Src/tim.c **** 
 454              		.loc 1 96 1 view -0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 40
 457              		@ frame_needed = 0, uses_anonymous_args = 0
 458 0000 00B5     		push	{lr}
 459              		.cfi_def_cfa_offset 4
 460              		.cfi_offset 14, -4
 461 0002 8BB0     		sub	sp, sp, #44
 462              		.cfi_def_cfa_offset 48
 102:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 463              		.loc 1 102 3 view .LVU136
 102:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 464              		.loc 1 102 27 is_stmt 0 view .LVU137
 465 0004 0023     		movs	r3, #0
 466 0006 0893     		str	r3, [sp, #32]
 467 0008 0993     		str	r3, [sp, #36]
 103:Core/Src/tim.c **** 
 468              		.loc 1 103 3 is_stmt 1 view .LVU138
 103:Core/Src/tim.c **** 
 469              		.loc 1 103 22 is_stmt 0 view .LVU139
 470 000a 0193     		str	r3, [sp, #4]
 471 000c 0293     		str	r3, [sp, #8]
 472 000e 0393     		str	r3, [sp, #12]
 473 0010 0493     		str	r3, [sp, #16]
 474 0012 0593     		str	r3, [sp, #20]
 475 0014 0693     		str	r3, [sp, #24]
 476 0016 0793     		str	r3, [sp, #28]
 108:Core/Src/tim.c ****   htim4.Init.Prescaler = 71;
ARM GAS  C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s 			page 15


 477              		.loc 1 108 3 is_stmt 1 view .LVU140
 108:Core/Src/tim.c ****   htim4.Init.Prescaler = 71;
 478              		.loc 1 108 18 is_stmt 0 view .LVU141
 479 0018 1748     		ldr	r0, .L39
 480 001a 184A     		ldr	r2, .L39+4
 481 001c 0260     		str	r2, [r0]
 109:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 482              		.loc 1 109 3 is_stmt 1 view .LVU142
 109:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 483              		.loc 1 109 24 is_stmt 0 view .LVU143
 484 001e 4722     		movs	r2, #71
 485 0020 4260     		str	r2, [r0, #4]
 110:Core/Src/tim.c ****   htim4.Init.Period = 19999;
 486              		.loc 1 110 3 is_stmt 1 view .LVU144
 110:Core/Src/tim.c ****   htim4.Init.Period = 19999;
 487              		.loc 1 110 26 is_stmt 0 view .LVU145
 488 0022 8360     		str	r3, [r0, #8]
 111:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 489              		.loc 1 111 3 is_stmt 1 view .LVU146
 111:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 490              		.loc 1 111 21 is_stmt 0 view .LVU147
 491 0024 44F61F62 		movw	r2, #19999
 492 0028 C260     		str	r2, [r0, #12]
 112:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 493              		.loc 1 112 3 is_stmt 1 view .LVU148
 112:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 494              		.loc 1 112 28 is_stmt 0 view .LVU149
 495 002a 0361     		str	r3, [r0, #16]
 113:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 496              		.loc 1 113 3 is_stmt 1 view .LVU150
 113:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 497              		.loc 1 113 32 is_stmt 0 view .LVU151
 498 002c 8361     		str	r3, [r0, #24]
 114:Core/Src/tim.c ****   {
 499              		.loc 1 114 3 is_stmt 1 view .LVU152
 114:Core/Src/tim.c ****   {
 500              		.loc 1 114 7 is_stmt 0 view .LVU153
 501 002e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 502              	.LVL21:
 114:Core/Src/tim.c ****   {
 503              		.loc 1 114 6 view .LVU154
 504 0032 C0B9     		cbnz	r0, .L36
 505              	.L32:
 118:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 506              		.loc 1 118 3 is_stmt 1 view .LVU155
 118:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 507              		.loc 1 118 37 is_stmt 0 view .LVU156
 508 0034 0023     		movs	r3, #0
 509 0036 0893     		str	r3, [sp, #32]
 119:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 510              		.loc 1 119 3 is_stmt 1 view .LVU157
 119:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 511              		.loc 1 119 33 is_stmt 0 view .LVU158
 512 0038 0993     		str	r3, [sp, #36]
 120:Core/Src/tim.c ****   {
 513              		.loc 1 120 3 is_stmt 1 view .LVU159
 120:Core/Src/tim.c ****   {
ARM GAS  C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s 			page 16


 514              		.loc 1 120 7 is_stmt 0 view .LVU160
 515 003a 08A9     		add	r1, sp, #32
 516 003c 0E48     		ldr	r0, .L39
 517 003e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 518              	.LVL22:
 120:Core/Src/tim.c ****   {
 519              		.loc 1 120 6 view .LVU161
 520 0042 98B9     		cbnz	r0, .L37
 521              	.L33:
 124:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 522              		.loc 1 124 3 is_stmt 1 view .LVU162
 124:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 523              		.loc 1 124 20 is_stmt 0 view .LVU163
 524 0044 6023     		movs	r3, #96
 525 0046 0193     		str	r3, [sp, #4]
 125:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 526              		.loc 1 125 3 is_stmt 1 view .LVU164
 125:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 527              		.loc 1 125 19 is_stmt 0 view .LVU165
 528 0048 0022     		movs	r2, #0
 529 004a 0292     		str	r2, [sp, #8]
 126:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 530              		.loc 1 126 3 is_stmt 1 view .LVU166
 126:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 531              		.loc 1 126 24 is_stmt 0 view .LVU167
 532 004c 0392     		str	r2, [sp, #12]
 127:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 533              		.loc 1 127 3 is_stmt 1 view .LVU168
 127:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 534              		.loc 1 127 24 is_stmt 0 view .LVU169
 535 004e 0592     		str	r2, [sp, #20]
 128:Core/Src/tim.c ****   {
 536              		.loc 1 128 3 is_stmt 1 view .LVU170
 128:Core/Src/tim.c ****   {
 537              		.loc 1 128 7 is_stmt 0 view .LVU171
 538 0050 01A9     		add	r1, sp, #4
 539 0052 0948     		ldr	r0, .L39
 540 0054 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 541              	.LVL23:
 128:Core/Src/tim.c ****   {
 542              		.loc 1 128 6 view .LVU172
 543 0058 58B9     		cbnz	r0, .L38
 544              	.L34:
 135:Core/Src/tim.c **** 
 545              		.loc 1 135 3 is_stmt 1 view .LVU173
 546 005a 0748     		ldr	r0, .L39
 547 005c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 548              	.LVL24:
 137:Core/Src/tim.c **** 
 549              		.loc 1 137 1 is_stmt 0 view .LVU174
 550 0060 0BB0     		add	sp, sp, #44
 551              		.cfi_remember_state
 552              		.cfi_def_cfa_offset 4
 553              		@ sp needed
 554 0062 5DF804FB 		ldr	pc, [sp], #4
 555              	.L36:
 556              		.cfi_restore_state
ARM GAS  C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s 			page 17


 116:Core/Src/tim.c ****   }
 557              		.loc 1 116 5 is_stmt 1 view .LVU175
 558 0066 FFF7FEFF 		bl	Error_Handler
 559              	.LVL25:
 560 006a E3E7     		b	.L32
 561              	.L37:
 122:Core/Src/tim.c ****   }
 562              		.loc 1 122 5 view .LVU176
 563 006c FFF7FEFF 		bl	Error_Handler
 564              	.LVL26:
 565 0070 E8E7     		b	.L33
 566              	.L38:
 130:Core/Src/tim.c ****   }
 567              		.loc 1 130 5 view .LVU177
 568 0072 FFF7FEFF 		bl	Error_Handler
 569              	.LVL27:
 570 0076 F0E7     		b	.L34
 571              	.L40:
 572              		.align	2
 573              	.L39:
 574 0078 00000000 		.word	htim4
 575 007c 00080040 		.word	1073743872
 576              		.cfi_endproc
 577              	.LFE66:
 579              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 580              		.align	1
 581              		.global	HAL_TIM_PWM_MspDeInit
 582              		.syntax unified
 583              		.thumb
 584              		.thumb_func
 586              	HAL_TIM_PWM_MspDeInit:
 587              	.LVL28:
 588              	.LFB69:
 209:Core/Src/tim.c **** 
 210:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 211:Core/Src/tim.c **** {
 589              		.loc 1 211 1 view -0
 590              		.cfi_startproc
 591              		@ args = 0, pretend = 0, frame = 0
 592              		@ frame_needed = 0, uses_anonymous_args = 0
 593              		@ link register save eliminated.
 212:Core/Src/tim.c **** 
 213:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 594              		.loc 1 213 3 view .LVU179
 595              		.loc 1 213 19 is_stmt 0 view .LVU180
 596 0000 0368     		ldr	r3, [r0]
 597              		.loc 1 213 5 view .LVU181
 598 0002 0A4A     		ldr	r2, .L46
 599 0004 9342     		cmp	r3, r2
 600 0006 03D0     		beq	.L44
 214:Core/Src/tim.c ****   {
 215:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 216:Core/Src/tim.c **** 
 217:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 218:Core/Src/tim.c ****     /* Peripheral clock disable */
 219:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 220:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
ARM GAS  C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s 			page 18


 221:Core/Src/tim.c **** 
 222:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 223:Core/Src/tim.c ****   }
 224:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM4)
 601              		.loc 1 224 8 is_stmt 1 view .LVU182
 602              		.loc 1 224 10 is_stmt 0 view .LVU183
 603 0008 094A     		ldr	r2, .L46+4
 604 000a 9342     		cmp	r3, r2
 605 000c 07D0     		beq	.L45
 606              	.L41:
 225:Core/Src/tim.c ****   {
 226:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 227:Core/Src/tim.c **** 
 228:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 229:Core/Src/tim.c ****     /* Peripheral clock disable */
 230:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 231:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 232:Core/Src/tim.c **** 
 233:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 234:Core/Src/tim.c ****   }
 235:Core/Src/tim.c **** }
 607              		.loc 1 235 1 view .LVU184
 608 000e 7047     		bx	lr
 609              	.L44:
 219:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 610              		.loc 1 219 5 is_stmt 1 view .LVU185
 611 0010 02F56442 		add	r2, r2, #58368
 612 0014 9369     		ldr	r3, [r2, #24]
 613 0016 23F40063 		bic	r3, r3, #2048
 614 001a 9361     		str	r3, [r2, #24]
 615 001c 7047     		bx	lr
 616              	.L45:
 230:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 617              		.loc 1 230 5 view .LVU186
 618 001e 02F50232 		add	r2, r2, #133120
 619 0022 D369     		ldr	r3, [r2, #28]
 620 0024 23F00403 		bic	r3, r3, #4
 621 0028 D361     		str	r3, [r2, #28]
 622              		.loc 1 235 1 is_stmt 0 view .LVU187
 623 002a F0E7     		b	.L41
 624              	.L47:
 625              		.align	2
 626              	.L46:
 627 002c 002C0140 		.word	1073818624
 628 0030 00080040 		.word	1073743872
 629              		.cfi_endproc
 630              	.LFE69:
 632              		.global	htim4
 633              		.section	.bss.htim4,"aw",%nobits
 634              		.align	2
 637              	htim4:
 638 0000 00000000 		.space	72
 638      00000000 
 638      00000000 
 638      00000000 
 638      00000000 
 639              		.global	htim1
ARM GAS  C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s 			page 19


 640              		.section	.bss.htim1,"aw",%nobits
 641              		.align	2
 644              	htim1:
 645 0000 00000000 		.space	72
 645      00000000 
 645      00000000 
 645      00000000 
 645      00000000 
 646              		.text
 647              	.Letext0:
 648              		.file 2 "d:\\coding\\stc\\12.2 mpacbti-bet1\\arm-none-eabi\\include\\machine\\_default_types.h"
 649              		.file 3 "d:\\coding\\stc\\12.2 mpacbti-bet1\\arm-none-eabi\\include\\sys\\_stdint.h"
 650              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 651              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 652              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 653              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 654              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 655              		.file 9 "Core/Inc/tim.h"
 656              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 657              		.file 11 "Core/Inc/main.h"
 658              		.file 12 "<built-in>"
ARM GAS  C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s:19     .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s:25     .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s:96     .text.HAL_TIM_PWM_MspInit:00000040 $d
C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s:103    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s:109    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s:228    .text.HAL_TIM_MspPostInit:00000074 $d
C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s:237    .text.MX_TIM1_Init:00000000 $t
C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s:243    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s:440    .text.MX_TIM1_Init:000000c4 $d
C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s:644    .bss.htim1:00000000 htim1
C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s:446    .text.MX_TIM4_Init:00000000 $t
C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s:452    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s:574    .text.MX_TIM4_Init:00000078 $d
C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s:637    .bss.htim4:00000000 htim4
C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s:580    .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s:586    .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s:627    .text.HAL_TIM_PWM_MspDeInit:0000002c $d
C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s:634    .bss.htim4:00000000 $d
C:\Users\qwertym\AppData\Local\Temp\ccrAjP8Q.s:641    .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
memset
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
Error_Handler
