Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Dec 10 04:30:58 2022
| Host         : DESKTOP-1FT5C23 running 64-bit major release  (build 9200)
| Command      : report_methodology -file sysgen_STN_methodology_drc_routed.rpt -pb sysgen_STN_methodology_drc_routed.pb -rpx sysgen_STN_methodology_drc_routed.rpx
| Design       : sysgen_STN
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 925
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 829        |
| TIMING-18 | Warning  | Missing input or output delay | 96         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.015 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.015 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/logical/latency_pipe_5_26_reg[0]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/mux/pipe_16_22_reg[0][29]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.021 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.028 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/logical/latency_pipe_5_26_reg[0]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/mux/pipe_16_22_reg[0][28]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.040 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.040 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.048 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/mux4/pipe_16_22_reg[0][7]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.048 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[20]_INST_0_psdsp_1/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[3] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/mux4/pipe_16_22_reg[0][29]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]_replica_7/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.053 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.056 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.060 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/mux4/pipe_16_22_reg[0][19]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/mux4/pipe_16_22_reg[0][6]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.067 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/mux4/pipe_16_22_reg[0][13]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/mux4/pipe_16_22_reg[0][1]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/mux4/pipe_16_22_reg[0][18]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.083 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.084 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/mux4/pipe_16_22_reg[0][0]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[29]_INST_0_psdsp_1/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[12] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.086 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.086 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/mux4/pipe_16_22_reg[0][12]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.090 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/mux4/pipe_16_22_reg[0][29]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]_replica_4/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.100 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[59]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[10] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.102 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.102 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[54]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[5] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.103 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.111 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.111 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.111 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.116 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.124 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.124 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.125 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.127 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.131 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.132 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.132 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/mux2/pipe_16_22_reg[0][26]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.142 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[63]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[16] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.145 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.145 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.146 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.151 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.157 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.157 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[60]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[11] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.158 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.164 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/logical2/latency_pipe_5_26_reg[0]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/mux2/pipe_16_22_reg[0][21]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[63]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[14] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[63]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[15] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.167 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.168 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[61]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[12] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.177 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.183 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/logical2/latency_pipe_5_26_reg[0]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/mux2/pipe_16_22_reg[0][20]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[63]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[17] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.201 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.201 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.234 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.240 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.241 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.241 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.242 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.246 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[55]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[6] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.251 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[49]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[0] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[51]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[2] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.255 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.260 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.261 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.265 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.274 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.275 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.279 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/mux4/pipe_16_22_reg[0][17]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.283 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.290 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.291 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.293 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/mux4/pipe_16_22_reg[0][16]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.294 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/mux4/pipe_16_22_reg[0][3]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.311 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.315 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.317 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.318 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/mux4/pipe_16_22_reg[0][2]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.330 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.333 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.336 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.336 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -1.351 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -1.355 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -1.356 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -1.359 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -1.359 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -1.360 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -1.364 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -1.367 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -1.368 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -1.370 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -1.373 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -1.376 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -1.376 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[62]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[13] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -1.377 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -1.378 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -1.380 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -1.380 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -1.391 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -1.394 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[58]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[9] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -1.395 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/mux4/pipe_16_22_reg[0][13]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -1.397 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -1.400 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -1.404 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -1.404 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/mux4/pipe_16_22_reg[0][3]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -1.405 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/mux4/pipe_16_22_reg[0][12]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -1.407 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -1.413 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/mux4/pipe_16_22_reg[0][9]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -1.419 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/mux4/pipe_16_22_reg[0][8]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -1.420 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/mux4/pipe_16_22_reg[0][2]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -1.425 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -1.428 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -1.429 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -1.429 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -1.438 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/mux4/pipe_16_22_reg[0][5]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -1.441 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[50]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[1] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -1.442 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/mux/pipe_16_22_reg[0][26]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -1.445 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -1.447 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -1.447 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[53]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[4] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -1.448 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[57]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[8] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -1.450 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -1.452 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -1.453 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -1.454 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -1.455 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/mux4/pipe_16_22_reg[0][4]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -1.460 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -1.469 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -1.473 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -1.473 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -1.475 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -1.476 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/relational/op_mem_37_22_reg[0]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -1.476 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -1.477 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -1.478 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -1.481 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -1.484 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -1.487 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -1.494 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -1.495 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -1.498 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -1.499 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/relational1/op_mem_37_22_reg[0]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -1.507 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -1.514 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -1.518 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -1.519 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -1.521 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -1.527 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -1.540 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -1.542 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -1.543 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -1.543 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -1.546 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -1.559 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -1.562 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -1.568 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -1.569 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -1.577 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -1.587 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[52]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[3] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -1.589 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub2/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -1.590 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -1.590 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -1.594 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -1.597 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -1.598 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -1.602 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -1.605 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/mux4/pipe_16_22_reg[0][1]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -1.610 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -1.611 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -1.615 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/mux4/pipe_16_22_reg[0][0]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -1.624 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -1.633 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -1.636 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -1.644 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -1.654 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -1.657 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -1.658 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -1.660 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -1.660 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[56]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[7] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -1.674 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -1.676 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -1.679 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -1.686 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -1.687 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/relational2/op_mem_37_22_reg[0]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -1.694 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -1.708 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -1.714 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/mux4/pipe_16_22_reg[0][17]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -1.720 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -1.724 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/mux4/pipe_16_22_reg[0][16]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -1.728 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -1.748 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -1.750 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -1.752 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/relational3/op_mem_37_22_reg[0]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -1.769 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -1.771 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -1.772 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -1.774 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -1.788 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/relational/op_mem_37_22_reg[0]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -1.790 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -1.864 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -1.883 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -1.885 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -1.888 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -1.904 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -1.978 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -1.999 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -2.003 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -2.069 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/relational2/op_mem_37_22_reg[0]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -2.078 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/relational1/op_mem_37_22_reg[0]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -2.114 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -2.227 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/relational3/op_mem_37_22_reg[0]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -2.344 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[1]_INST_0_psdsp_1/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[1] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -2.402 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[15]_INST_0_psdsp_1/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[15] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[3]_INST_0_psdsp_1/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[3] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -2.478 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[40]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[8] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -2.553 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[13]_INST_0_psdsp_1/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[13] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -2.616 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[5]_INST_0_psdsp_1/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[5] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -2.684 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[2]_INST_0_psdsp_1/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[2] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -2.685 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[14]_INST_0_psdsp_1/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[14] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -2.692 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[14]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -2.699 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[16]_INST_0_psdsp_1/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[16] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -2.705 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[12]_INST_0_psdsp_1/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[12] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -2.755 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[0]_INST_0_psdsp_1/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[0] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -2.757 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[15]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -2.824 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[8]_INST_0_psdsp_1/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[8] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -2.828 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[10]_INST_0_psdsp_1/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[10] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -2.828 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[7]_INST_0_psdsp_1/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[7] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -2.831 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[36]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[4] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -2.841 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[6]_INST_0_psdsp_1/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[6] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -2.846 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[11]_INST_0_psdsp_1/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[11] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -2.884 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -2.892 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[4]_INST_0_psdsp_1/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[4] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -2.902 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[43]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[11] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -2.902 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[9]_INST_0_psdsp_1/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[9] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -2.961 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[35]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[3] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -3.030 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[16]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -3.031 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -3.070 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -3.070 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[15]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -3.074 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[46]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[14] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -3.078 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[15]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -3.082 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[14]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -3.086 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -3.105 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[11]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -3.106 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[45]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[13] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -3.109 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[41]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[9] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -3.142 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[44]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[12] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -3.155 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -3.159 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[38]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[6] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -3.174 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[34]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[2] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -3.183 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[32]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[0] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -3.214 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[14]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -3.226 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[16]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -3.233 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[48]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[16] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -3.237 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[15]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -3.240 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[47]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[15] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -3.249 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[14]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -3.280 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[11]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -3.290 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[33]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[1] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -3.290 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[39]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[7] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -3.292 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[16]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -3.315 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[37]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[5] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -3.323 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[42]_INST_0_psdsp/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[10] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -3.341 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[10]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -3.433 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -3.483 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[12]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -3.487 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[16]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -3.494 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[12]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -3.624 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[16]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -3.639 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[14]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[13] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[14] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[15] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[16] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[17] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[18] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[19] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[1] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[20] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[21] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[22] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[23] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[24] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[25] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[26] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[27] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[28] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[29] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[2] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[30] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[31] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[32] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[33] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[34] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[35] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[36] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[37] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[38] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[39] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[3] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[40] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[41] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[42] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[43] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[44] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[45] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[46] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[47] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[4] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[5] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[6] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[7] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[8] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[9] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[13] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[14] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[15] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[16] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[17] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[18] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[19] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[1] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[20] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[21] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[22] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[23] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[24] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[25] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[26] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[27] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[28] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[29] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[2] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[30] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[31] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[32] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[33] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[34] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[35] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[36] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[37] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[38] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[39] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[3] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[40] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[41] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[42] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[43] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[44] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[45] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[46] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[47] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[4] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[5] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[6] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[7] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[8] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[9] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[13] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[14] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[15] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[16] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[17] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[18] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[19] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[1] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[20] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[21] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[22] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[23] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[24] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[25] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[26] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[27] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[28] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[29] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[2] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[30] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[31] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[32] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[33] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[34] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[35] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[36] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[37] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[38] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[39] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[3] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[40] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[41] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[42] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[43] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[44] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[45] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[46] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[47] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[4] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[5] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[6] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[7] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[8] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[9] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[13] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[14] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[15] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[16] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[17] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[18] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[19] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[1] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[20] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[21] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[22] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[23] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[24] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[25] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[26] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[27] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[28] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[29] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[2] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[30] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[31] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[32] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[33] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[34] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[35] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[36] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[37] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[38] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[39] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[3] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[40] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[41] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[42] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[43] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[44] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[45] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[46] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[47] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[4] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[5] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[6] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[7] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[8] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[9] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[13] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[14] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[15] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[16] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[17] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[18] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[19] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[1] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[20] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[21] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[22] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[23] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[24] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[25] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[26] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[27] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[28] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[29] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[2] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[30] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[31] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[32] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[33] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[34] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[35] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[36] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[37] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[38] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[39] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[3] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[40] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[41] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[42] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[43] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[44] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[45] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[46] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[47] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[4] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[5] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[6] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[7] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[8] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[9] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[13] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[14] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[15] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[16] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[17] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[18] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[19] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[1] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[20] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[21] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[22] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[23] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[24] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[25] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[26] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[27] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[28] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[29] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[2] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[30] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[31] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[32] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[33] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[34] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[35] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[36] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[37] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[38] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#597 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[39] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#598 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[3] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#599 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[40] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#600 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[41] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#601 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[42] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#602 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[43] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#603 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[44] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#604 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[45] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#605 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[46] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#606 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[47] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#607 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[4] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#608 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[5] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#609 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[6] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#610 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[7] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#611 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[8] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#612 Warning
Large setup violation  
There is a large setup violation of -3.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[9] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#613 Warning
Large setup violation  
There is a large setup violation of -3.754 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[15]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#614 Warning
Large setup violation  
There is a large setup violation of -3.844 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[16]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#615 Warning
Large setup violation  
There is a large setup violation of -3.895 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[13]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#616 Warning
Large setup violation  
There is a large setup violation of -3.984 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[15]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#617 Warning
Large setup violation  
There is a large setup violation of -4.147 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[14]/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#618 Warning
Large setup violation  
There is a large setup violation of -94.980 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[0]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#619 Warning
Large setup violation  
There is a large setup violation of -95.112 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[35]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#620 Warning
Large setup violation  
There is a large setup violation of -95.155 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[2]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#621 Warning
Large setup violation  
There is a large setup violation of -95.199 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[1]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#622 Warning
Large setup violation  
There is a large setup violation of -95.201 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[3]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#623 Warning
Large setup violation  
There is a large setup violation of -95.215 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[0] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#624 Warning
Large setup violation  
There is a large setup violation of -95.288 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[1] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#625 Warning
Large setup violation  
There is a large setup violation of -95.307 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[32]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#626 Warning
Large setup violation  
There is a large setup violation of -95.336 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[32]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#627 Warning
Large setup violation  
There is a large setup violation of -95.383 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[0]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#628 Warning
Large setup violation  
There is a large setup violation of -95.420 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[9]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#629 Warning
Large setup violation  
There is a large setup violation of -95.432 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[17]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#630 Warning
Large setup violation  
There is a large setup violation of -95.441 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[2] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#631 Warning
Large setup violation  
There is a large setup violation of -95.441 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[4] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#632 Warning
Large setup violation  
There is a large setup violation of -95.449 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[14]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#633 Warning
Large setup violation  
There is a large setup violation of -95.450 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[3] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#634 Warning
Large setup violation  
There is a large setup violation of -95.454 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[43]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#635 Warning
Large setup violation  
There is a large setup violation of -95.457 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[40]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#636 Warning
Large setup violation  
There is a large setup violation of -95.457 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[18]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#637 Warning
Large setup violation  
There is a large setup violation of -95.457 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[8]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#638 Warning
Large setup violation  
There is a large setup violation of -95.462 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[13]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#639 Warning
Large setup violation  
There is a large setup violation of -95.490 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[41]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#640 Warning
Large setup violation  
There is a large setup violation of -95.495 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[46]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#641 Warning
Large setup violation  
There is a large setup violation of -95.522 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[53]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#642 Warning
Large setup violation  
There is a large setup violation of -95.524 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[10]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#643 Warning
Large setup violation  
There is a large setup violation of -95.528 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[11]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#644 Warning
Large setup violation  
There is a large setup violation of -95.529 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[35]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#645 Warning
Large setup violation  
There is a large setup violation of -95.546 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[21]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#646 Warning
Large setup violation  
There is a large setup violation of -95.549 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[15]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#647 Warning
Large setup violation  
There is a large setup violation of -95.554 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[45]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#648 Warning
Large setup violation  
There is a large setup violation of -95.558 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[7] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#649 Warning
Large setup violation  
There is a large setup violation of -95.561 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[34]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#650 Warning
Large setup violation  
There is a large setup violation of -95.563 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[4]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#651 Warning
Large setup violation  
There is a large setup violation of -95.567 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[34]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#652 Warning
Large setup violation  
There is a large setup violation of -95.584 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[33]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#653 Warning
Large setup violation  
There is a large setup violation of -95.587 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[47]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#654 Warning
Large setup violation  
There is a large setup violation of -95.596 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[9] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#655 Warning
Large setup violation  
There is a large setup violation of -95.598 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[33]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#656 Warning
Large setup violation  
There is a large setup violation of -95.601 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[3]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#657 Warning
Large setup violation  
There is a large setup violation of -95.602 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[5] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#658 Warning
Large setup violation  
There is a large setup violation of -95.606 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[50]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#659 Warning
Large setup violation  
There is a large setup violation of -95.606 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[12]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#660 Warning
Large setup violation  
There is a large setup violation of -95.610 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[1] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#661 Warning
Large setup violation  
There is a large setup violation of -95.612 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[2]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#662 Warning
Large setup violation  
There is a large setup violation of -95.666 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[8] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#663 Warning
Large setup violation  
There is a large setup violation of -95.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[38]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#664 Warning
Large setup violation  
There is a large setup violation of -95.667 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[20]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#665 Warning
Large setup violation  
There is a large setup violation of -95.669 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[39]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#666 Warning
Large setup violation  
There is a large setup violation of -95.670 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[6] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#667 Warning
Large setup violation  
There is a large setup violation of -95.672 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[39]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#668 Warning
Large setup violation  
There is a large setup violation of -95.672 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[54]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#669 Warning
Large setup violation  
There is a large setup violation of -95.677 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[42]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#670 Warning
Large setup violation  
There is a large setup violation of -95.680 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[38]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#671 Warning
Large setup violation  
There is a large setup violation of -95.686 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[36]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#672 Warning
Large setup violation  
There is a large setup violation of -95.695 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[13] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#673 Warning
Large setup violation  
There is a large setup violation of -95.698 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[36]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#674 Warning
Large setup violation  
There is a large setup violation of -95.699 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[16]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#675 Warning
Large setup violation  
There is a large setup violation of -95.706 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[49]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#676 Warning
Large setup violation  
There is a large setup violation of -95.735 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[0] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#677 Warning
Large setup violation  
There is a large setup violation of -95.741 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[5] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#678 Warning
Large setup violation  
There is a large setup violation of -95.755 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[10] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#679 Warning
Large setup violation  
There is a large setup violation of -95.759 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[56]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#680 Warning
Large setup violation  
There is a large setup violation of -95.766 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[37]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#681 Warning
Large setup violation  
There is a large setup violation of -95.766 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[40]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#682 Warning
Large setup violation  
There is a large setup violation of -95.766 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[19]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#683 Warning
Large setup violation  
There is a large setup violation of -95.779 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[61]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#684 Warning
Large setup violation  
There is a large setup violation of -95.779 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[2] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#685 Warning
Large setup violation  
There is a large setup violation of -95.787 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[42]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#686 Warning
Large setup violation  
There is a large setup violation of -95.806 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[6]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#687 Warning
Large setup violation  
There is a large setup violation of -95.807 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[6]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#688 Warning
Large setup violation  
There is a large setup violation of -95.814 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[55]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#689 Warning
Large setup violation  
There is a large setup violation of -95.826 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[25]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#690 Warning
Large setup violation  
There is a large setup violation of -95.836 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[59]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#691 Warning
Large setup violation  
There is a large setup violation of -95.837 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[53]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#692 Warning
Large setup violation  
There is a large setup violation of -95.838 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[47]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#693 Warning
Large setup violation  
There is a large setup violation of -95.840 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[50]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#694 Warning
Large setup violation  
There is a large setup violation of -95.841 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[15] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#695 Warning
Large setup violation  
There is a large setup violation of -95.842 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[11]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#696 Warning
Large setup violation  
There is a large setup violation of -95.842 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[12]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#697 Warning
Large setup violation  
There is a large setup violation of -95.849 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[37]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#698 Warning
Large setup violation  
There is a large setup violation of -95.856 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[62]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#699 Warning
Large setup violation  
There is a large setup violation of -95.862 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[13]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#700 Warning
Large setup violation  
There is a large setup violation of -95.862 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[3] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#701 Warning
Large setup violation  
There is a large setup violation of -95.863 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[8]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#702 Warning
Large setup violation  
There is a large setup violation of -95.876 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[44]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#703 Warning
Large setup violation  
There is a large setup violation of -95.877 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[4]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#704 Warning
Large setup violation  
There is a large setup violation of -95.879 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[51]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#705 Warning
Large setup violation  
There is a large setup violation of -95.888 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[45]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#706 Warning
Large setup violation  
There is a large setup violation of -95.889 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[26]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#707 Warning
Large setup violation  
There is a large setup violation of -95.891 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[52]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#708 Warning
Large setup violation  
There is a large setup violation of -95.902 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[46]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#709 Warning
Large setup violation  
There is a large setup violation of -95.902 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[1] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#710 Warning
Large setup violation  
There is a large setup violation of -95.907 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[44]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#711 Warning
Large setup violation  
There is a large setup violation of -95.909 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[14]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#712 Warning
Large setup violation  
There is a large setup violation of -95.918 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[1]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#713 Warning
Large setup violation  
There is a large setup violation of -95.920 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[60]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#714 Warning
Large setup violation  
There is a large setup violation of -95.921 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[7]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#715 Warning
Large setup violation  
There is a large setup violation of -95.925 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[10]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#716 Warning
Large setup violation  
There is a large setup violation of -95.927 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[7]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#717 Warning
Large setup violation  
There is a large setup violation of -95.928 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[15]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#718 Warning
Large setup violation  
There is a large setup violation of -95.932 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[3] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#719 Warning
Large setup violation  
There is a large setup violation of -95.937 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[25]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#720 Warning
Large setup violation  
There is a large setup violation of -95.942 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[11] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#721 Warning
Large setup violation  
There is a large setup violation of -95.944 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[29]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#722 Warning
Large setup violation  
There is a large setup violation of -95.949 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[21]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#723 Warning
Large setup violation  
There is a large setup violation of -95.951 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[28]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#724 Warning
Large setup violation  
There is a large setup violation of -95.952 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[41]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#725 Warning
Large setup violation  
There is a large setup violation of -95.956 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[51]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#726 Warning
Large setup violation  
There is a large setup violation of -95.963 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[9]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#727 Warning
Large setup violation  
There is a large setup violation of -95.968 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[63]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#728 Warning
Large setup violation  
There is a large setup violation of -95.971 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[57]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#729 Warning
Large setup violation  
There is a large setup violation of -95.981 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[16] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#730 Warning
Large setup violation  
There is a large setup violation of -95.987 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[48]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#731 Warning
Large setup violation  
There is a large setup violation of -95.997 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[18]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#732 Warning
Large setup violation  
There is a large setup violation of -96.013 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[43]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#733 Warning
Large setup violation  
There is a large setup violation of -96.015 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[5]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#734 Warning
Large setup violation  
There is a large setup violation of -96.015 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[12] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#735 Warning
Large setup violation  
There is a large setup violation of -96.021 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[8] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#736 Warning
Large setup violation  
There is a large setup violation of -96.030 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[17]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#737 Warning
Large setup violation  
There is a large setup violation of -96.042 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[23]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#738 Warning
Large setup violation  
There is a large setup violation of -96.043 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[52]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#739 Warning
Large setup violation  
There is a large setup violation of -96.050 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[6] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#740 Warning
Large setup violation  
There is a large setup violation of -96.051 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[14] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#741 Warning
Large setup violation  
There is a large setup violation of -96.054 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[29]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#742 Warning
Large setup violation  
There is a large setup violation of -96.059 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[54]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#743 Warning
Large setup violation  
There is a large setup violation of -96.062 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[11] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#744 Warning
Large setup violation  
There is a large setup violation of -96.073 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[23]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#745 Warning
Large setup violation  
There is a large setup violation of -96.074 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[2] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#746 Warning
Large setup violation  
There is a large setup violation of -96.075 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[58]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#747 Warning
Large setup violation  
There is a large setup violation of -96.077 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[24]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#748 Warning
Large setup violation  
There is a large setup violation of -96.080 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[22]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#749 Warning
Large setup violation  
There is a large setup violation of -96.084 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[13] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#750 Warning
Large setup violation  
There is a large setup violation of -96.087 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[49]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#751 Warning
Large setup violation  
There is a large setup violation of -96.087 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[58]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#752 Warning
Large setup violation  
There is a large setup violation of -96.088 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[61]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#753 Warning
Large setup violation  
There is a large setup violation of -96.088 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[0] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#754 Warning
Large setup violation  
There is a large setup violation of -96.091 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[22]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#755 Warning
Large setup violation  
There is a large setup violation of -96.091 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[9] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#756 Warning
Large setup violation  
There is a large setup violation of -96.094 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[20]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#757 Warning
Large setup violation  
There is a large setup violation of -96.100 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[24]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#758 Warning
Large setup violation  
There is a large setup violation of -96.107 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[57]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#759 Warning
Large setup violation  
There is a large setup violation of -96.117 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[4] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#760 Warning
Large setup violation  
There is a large setup violation of -96.134 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[10] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#761 Warning
Large setup violation  
There is a large setup violation of -96.138 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[5]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#762 Warning
Large setup violation  
There is a large setup violation of -96.145 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[48]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#763 Warning
Large setup violation  
There is a large setup violation of -96.147 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[19]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#764 Warning
Large setup violation  
There is a large setup violation of -96.149 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[16]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#765 Warning
Large setup violation  
There is a large setup violation of -96.151 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[27]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#766 Warning
Large setup violation  
There is a large setup violation of -96.157 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[31]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#767 Warning
Large setup violation  
There is a large setup violation of -96.172 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[27]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#768 Warning
Large setup violation  
There is a large setup violation of -96.180 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[31]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#769 Warning
Large setup violation  
There is a large setup violation of -96.184 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[7] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#770 Warning
Large setup violation  
There is a large setup violation of -96.184 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[10] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#771 Warning
Large setup violation  
There is a large setup violation of -96.185 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[28]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#772 Warning
Large setup violation  
There is a large setup violation of -96.188 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[55]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#773 Warning
Large setup violation  
There is a large setup violation of -96.188 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[56]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#774 Warning
Large setup violation  
There is a large setup violation of -96.197 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[0] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#775 Warning
Large setup violation  
There is a large setup violation of -96.202 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[59]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#776 Warning
Large setup violation  
There is a large setup violation of -96.202 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[63]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#777 Warning
Large setup violation  
There is a large setup violation of -96.211 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[24] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#778 Warning
Large setup violation  
There is a large setup violation of -96.231 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[62]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#779 Warning
Large setup violation  
There is a large setup violation of -96.255 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[26]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#780 Warning
Large setup violation  
There is a large setup violation of -96.261 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[16] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#781 Warning
Large setup violation  
There is a large setup violation of -96.279 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[30]_INST_0_psdsp/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#782 Warning
Large setup violation  
There is a large setup violation of -96.279 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[12] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#783 Warning
Large setup violation  
There is a large setup violation of -96.283 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[9] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#784 Warning
Large setup violation  
There is a large setup violation of -96.285 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[11] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#785 Warning
Large setup violation  
There is a large setup violation of -96.290 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[14] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#786 Warning
Large setup violation  
There is a large setup violation of -96.290 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[3] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#787 Warning
Large setup violation  
There is a large setup violation of -96.296 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[30]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#788 Warning
Large setup violation  
There is a large setup violation of -96.297 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[4] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#789 Warning
Large setup violation  
There is a large setup violation of -96.301 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[6] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#790 Warning
Large setup violation  
There is a large setup violation of -96.320 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[4] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#791 Warning
Large setup violation  
There is a large setup violation of -96.322 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[5] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#792 Warning
Large setup violation  
There is a large setup violation of -96.328 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[12] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#793 Warning
Large setup violation  
There is a large setup violation of -96.335 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[8] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#794 Warning
Large setup violation  
There is a large setup violation of -96.336 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[2] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#795 Warning
Large setup violation  
There is a large setup violation of -96.339 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[15] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#796 Warning
Large setup violation  
There is a large setup violation of -96.345 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[7] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#797 Warning
Large setup violation  
There is a large setup violation of -96.354 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem/cordic_6_0/stn_32bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[60]_INST_0_psdsp_1/D (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#798 Warning
Large setup violation  
There is a large setup violation of -96.363 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[14] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#799 Warning
Large setup violation  
There is a large setup violation of -96.363 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[15] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#800 Warning
Large setup violation  
There is a large setup violation of -96.367 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[13] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#801 Warning
Large setup violation  
There is a large setup violation of -96.378 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[20] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#802 Warning
Large setup violation  
There is a large setup violation of -96.378 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[21] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#803 Warning
Large setup violation  
There is a large setup violation of -96.378 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[22] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#804 Warning
Large setup violation  
There is a large setup violation of -96.378 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[23] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#805 Warning
Large setup violation  
There is a large setup violation of -96.379 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[8] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#806 Warning
Large setup violation  
There is a large setup violation of -96.393 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[1] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#807 Warning
Large setup violation  
There is a large setup violation of -96.397 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[12] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#808 Warning
Large setup violation  
There is a large setup violation of -96.405 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[6] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#809 Warning
Large setup violation  
There is a large setup violation of -96.470 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[5] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#810 Warning
Large setup violation  
There is a large setup violation of -96.475 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[9] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#811 Warning
Large setup violation  
There is a large setup violation of -96.503 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[10] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#812 Warning
Large setup violation  
There is a large setup violation of -96.503 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[16] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#813 Warning
Large setup violation  
There is a large setup violation of -96.503 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[17] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#814 Warning
Large setup violation  
There is a large setup violation of -96.503 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[18] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#815 Warning
Large setup violation  
There is a large setup violation of -96.503 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[19] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#816 Warning
Large setup violation  
There is a large setup violation of -96.583 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[13] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#817 Warning
Large setup violation  
There is a large setup violation of -96.649 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[7] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#818 Warning
Large setup violation  
There is a large setup violation of -96.666 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[23] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#819 Warning
Large setup violation  
There is a large setup violation of -96.668 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[16] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#820 Warning
Large setup violation  
There is a large setup violation of -96.697 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[24] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#821 Warning
Large setup violation  
There is a large setup violation of -96.706 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[14] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#822 Warning
Large setup violation  
There is a large setup violation of -96.706 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[15] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#823 Warning
Large setup violation  
There is a large setup violation of -96.715 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[20] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#824 Warning
Large setup violation  
There is a large setup violation of -96.715 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[21] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#825 Warning
Large setup violation  
There is a large setup violation of -96.715 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[22] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#826 Warning
Large setup violation  
There is a large setup violation of -96.717 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[17] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#827 Warning
Large setup violation  
There is a large setup violation of -96.717 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[18] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#828 Warning
Large setup violation  
There is a large setup violation of -96.717 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[19] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#829 Warning
Large setup violation  
There is a large setup violation of -96.754 ns between your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/subsystem1/shift1/op_mem_46_20_reg[0][31]/C (clocked by CLK) and your_instance_name/U0/stn_32bit_struct/cordic_ip_based_sumoftwoneurons/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[11] (clocked by CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on input_t[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on input_t[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on input_t[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on input_t[12] relative to clock(s) CLK
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on input_t[13] relative to clock(s) CLK
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on input_t[14] relative to clock(s) CLK
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on input_t[15] relative to clock(s) CLK
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on input_t[16] relative to clock(s) CLK
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on input_t[17] relative to clock(s) CLK
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on input_t[18] relative to clock(s) CLK
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on input_t[19] relative to clock(s) CLK
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on input_t[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on input_t[20] relative to clock(s) CLK
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on input_t[21] relative to clock(s) CLK
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on input_t[22] relative to clock(s) CLK
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on input_t[23] relative to clock(s) CLK
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on input_t[24] relative to clock(s) CLK
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on input_t[25] relative to clock(s) CLK
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on input_t[26] relative to clock(s) CLK
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on input_t[27] relative to clock(s) CLK
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on input_t[28] relative to clock(s) CLK
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on input_t[29] relative to clock(s) CLK
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on input_t[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on input_t[30] relative to clock(s) CLK
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on input_t[31] relative to clock(s) CLK
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on input_t[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on input_t[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on input_t[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on input_t[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on input_t[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on input_t[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on input_t[9] relative to clock(s) CLK
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on out_imag[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on out_imag[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on out_imag[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on out_imag[12] relative to clock(s) CLK
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on out_imag[13] relative to clock(s) CLK
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on out_imag[14] relative to clock(s) CLK
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on out_imag[15] relative to clock(s) CLK
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on out_imag[16] relative to clock(s) CLK
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on out_imag[17] relative to clock(s) CLK
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on out_imag[18] relative to clock(s) CLK
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on out_imag[19] relative to clock(s) CLK
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on out_imag[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on out_imag[20] relative to clock(s) CLK
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on out_imag[21] relative to clock(s) CLK
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on out_imag[22] relative to clock(s) CLK
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on out_imag[23] relative to clock(s) CLK
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on out_imag[24] relative to clock(s) CLK
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on out_imag[25] relative to clock(s) CLK
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on out_imag[26] relative to clock(s) CLK
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on out_imag[27] relative to clock(s) CLK
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on out_imag[28] relative to clock(s) CLK
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on out_imag[29] relative to clock(s) CLK
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on out_imag[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on out_imag[30] relative to clock(s) CLK
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on out_imag[31] relative to clock(s) CLK
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on out_imag[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on out_imag[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on out_imag[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on out_imag[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on out_imag[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on out_imag[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on out_imag[9] relative to clock(s) CLK
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on out_real[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on out_real[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on out_real[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on out_real[12] relative to clock(s) CLK
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on out_real[13] relative to clock(s) CLK
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on out_real[14] relative to clock(s) CLK
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on out_real[15] relative to clock(s) CLK
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on out_real[16] relative to clock(s) CLK
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on out_real[17] relative to clock(s) CLK
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on out_real[18] relative to clock(s) CLK
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on out_real[19] relative to clock(s) CLK
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on out_real[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on out_real[20] relative to clock(s) CLK
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on out_real[21] relative to clock(s) CLK
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on out_real[22] relative to clock(s) CLK
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on out_real[23] relative to clock(s) CLK
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on out_real[24] relative to clock(s) CLK
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on out_real[25] relative to clock(s) CLK
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on out_real[26] relative to clock(s) CLK
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on out_real[27] relative to clock(s) CLK
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on out_real[28] relative to clock(s) CLK
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on out_real[29] relative to clock(s) CLK
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on out_real[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on out_real[30] relative to clock(s) CLK
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on out_real[31] relative to clock(s) CLK
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on out_real[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on out_real[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on out_real[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on out_real[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on out_real[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on out_real[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on out_real[9] relative to clock(s) CLK
Related violations: <none>


