/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module abcdef_flat(DSysReq, DSysRW, DSysLine, DSysSz_0, DSysSz_1, DSysBE_0, DSysBE_1, DSysBE_2, DSysBE_3, DSysSign, ISysReq, ISysAddr_0, ISysAddr_1, ISysAddr_2, ISysAddr_3, ISysAddr_4, ISysAddr_5, ISysAddr_6, ISysAddr_7, ISysAddr_8, ISysAddr_9
, ISysAddr_10, ISysAddr_11, ISysAddr_12, ISysAddr_13, ISysAddr_14, ISysAddr_15, ISysAddr_16, ISysAddr_17, ISysAddr_18, ISysAddr_19, ISysAddr_20, ISysAddr_21, ISysAddr_22, ISysAddr_23, ISysAddr_24, ISysAddr_25, ISysAddr_26, ISysAddr_27, ISysAddr_28, ISysAddr_29, ISysAddr_30
, ISysAddr_31, IDM, DDM, DSysAddr_0, DSysAddr_1, DSysAddr_2, DSysAddr_3, DSysAddr_4, DSysAddr_5, DSysAddr_6, DSysAddr_7, DSysAddr_8, DSysAddr_9, DSysAddr_10, DSysAddr_11, DSysAddr_12, DSysAddr_13, DSysAddr_14, DSysAddr_15, DSysAddr_16, DSysAddr_17
, DSysAddr_18, DSysAddr_19, DSysAddr_20, DSysAddr_21, DSysAddr_22, DSysAddr_23, DSysAddr_24, DSysAddr_25, DSysAddr_26, DSysAddr_27, DSysAddr_28, DSysAddr_29, DSysAddr_30, DSysAddr_31, DCmpAddr_0, DCmpAddr_1, DCmpAddr_2, DCmpAddr_3, DCmpAddr_4, DCmpAddr_5, DCmpAddr_6
, DCmpAddr_7, DCmpAddr_8, DCmpAddr_9, DCmpAddr_10, DCmpAddr_11, DCmpAddr_12, DCmpAddr_13, DCmpAddr_14, DCmpAddr_15, DCmpAddr_16, DCmpAddr_17, DCmpAddr_18, DCmpAddr_19, DCmpAddr_20, DCmpAddr_21, DCmpAddr_22, DCmpAddr_23, DCmpAddr_24, DCmpAddr_25, DCmpAddr_26, DCmpAddr_27
, DCmpAddr_28, DCmpAddr_29, DCmpAddr_30, DCmpAddr_31, ISysUC, DSysUC, PBI_EJHOLD, PBI_EJJPTHOLD, IDCLOCKI, RESET_D1_R_N, TMODE, CFG_MEMFULLWORD, CFG_MEMZEROFIRST, CFG_LINEADDRFILTER, CFG_DCOFF, CFG_ICOFF, C_DREAD_E, C_DWRITE_E, C_DSIGN_E, C_DBE_E_0, C_DBE_E_1
, C_DBE_E_2, C_DBE_E_3, C_DADDR_E_0, C_DADDR_E_1, C_DADDR_E_2, C_DADDR_E_3, C_DADDR_E_4, C_DADDR_E_5, C_DADDR_E_6, C_DADDR_E_7, C_DADDR_E_8, C_DADDR_E_9, C_DADDR_E_10, C_DADDR_E_11, C_DADDR_E_12, C_DADDR_E_13, C_DADDR_E_14, C_DADDR_E_15, C_DADDR_E_16, C_DADDR_E_17, C_DADDR_E_18
, C_DADDR_E_19, C_DADDR_E_20, C_DADDR_E_21, C_DADDR_E_22, C_DADDR_E_23, C_DADDR_E_24, C_DADDR_E_25, C_DADDR_E_26, C_DADDR_E_27, C_DADDR_E_28, C_DADDR_E_29, C_DADDR_E_30, C_DADDR_E_31, DR_ACK_M, DW_ACK_M, DC_MISS_W_R, DC_WRITE_W, C_ISTALL_I, C_IADDR_B_0, C_IADDR_B_1, C_IADDR_B_2
, C_IADDR_B_3, C_IADDR_B_4, C_IADDR_B_5, C_IADDR_B_6, C_IADDR_B_7, C_IADDR_B_8, C_IADDR_B_9, C_IADDR_B_10, C_IADDR_B_11, C_IADDR_B_12, C_IADDR_B_13, C_IADDR_B_14, C_IADDR_B_15, C_IADDR_B_16, C_IADDR_B_17, C_IADDR_B_18, C_IADDR_B_19, C_IADDR_B_20, C_IADDR_B_21, C_IADDR_B_22, C_IADDR_B_23
, C_IADDR_B_24, C_IADDR_B_25, C_IADDR_B_26, C_IADDR_B_27, C_IADDR_B_28, C_IADDR_B_29, C_IADDR_B_30, C_IADDR_B_31, IC_MISS_S_R, IW_MISS_S_R, C_EXCEPTION_M, CP0_IEJORDM_I, CP0_JCTRLDM_M_R, X_HALT_R_0, X_HALT_R_1, X_HALT_R_2, X_HALT_R_3, X_HALT_R_4, X_HALT_R_5, X_HALT_R_6, X_HALT_R_7
, X_HALT_R_8, X_HALT_R_9, X_HALT_R_10, X_HALT_R_11, X_HALT_R_12, X_HALT_R_13);
  output DSysReq;
  wire DSysReq;
  output DSysRW;
  wire DSysRW;
  output DSysLine;
  wire DSysLine;
  output DSysSz_0;
  wire DSysSz_0;
  output DSysSz_1;
  wire DSysSz_1;
  output DSysBE_0;
  wire DSysBE_0;
  output DSysBE_1;
  wire DSysBE_1;
  output DSysBE_2;
  wire DSysBE_2;
  output DSysBE_3;
  wire DSysBE_3;
  output DSysSign;
  reg DSysSign;
  output ISysReq;
  wire ISysReq;
  output ISysAddr_0;
  wire ISysAddr_0;
  output ISysAddr_1;
  wire ISysAddr_1;
  output ISysAddr_2;
  wire ISysAddr_2;
  output ISysAddr_3;
  wire ISysAddr_3;
  output ISysAddr_4;
  wire ISysAddr_4;
  output ISysAddr_5;
  wire ISysAddr_5;
  output ISysAddr_6;
  wire ISysAddr_6;
  output ISysAddr_7;
  wire ISysAddr_7;
  output ISysAddr_8;
  wire ISysAddr_8;
  output ISysAddr_9;
  wire ISysAddr_9;
  output ISysAddr_10;
  wire ISysAddr_10;
  output ISysAddr_11;
  wire ISysAddr_11;
  output ISysAddr_12;
  wire ISysAddr_12;
  output ISysAddr_13;
  wire ISysAddr_13;
  output ISysAddr_14;
  wire ISysAddr_14;
  output ISysAddr_15;
  wire ISysAddr_15;
  output ISysAddr_16;
  wire ISysAddr_16;
  output ISysAddr_17;
  wire ISysAddr_17;
  output ISysAddr_18;
  wire ISysAddr_18;
  output ISysAddr_19;
  wire ISysAddr_19;
  output ISysAddr_20;
  wire ISysAddr_20;
  output ISysAddr_21;
  wire ISysAddr_21;
  output ISysAddr_22;
  wire ISysAddr_22;
  output ISysAddr_23;
  wire ISysAddr_23;
  output ISysAddr_24;
  wire ISysAddr_24;
  output ISysAddr_25;
  wire ISysAddr_25;
  output ISysAddr_26;
  wire ISysAddr_26;
  output ISysAddr_27;
  wire ISysAddr_27;
  output ISysAddr_28;
  wire ISysAddr_28;
  output ISysAddr_29;
  wire ISysAddr_29;
  output ISysAddr_30;
  wire ISysAddr_30;
  output ISysAddr_31;
  wire ISysAddr_31;
  output IDM;
  reg IDM;
  output DDM;
  reg DDM;
  output DSysAddr_0;
  wire DSysAddr_0;
  output DSysAddr_1;
  wire DSysAddr_1;
  output DSysAddr_2;
  wire DSysAddr_2;
  output DSysAddr_3;
  wire DSysAddr_3;
  output DSysAddr_4;
  wire DSysAddr_4;
  output DSysAddr_5;
  wire DSysAddr_5;
  output DSysAddr_6;
  wire DSysAddr_6;
  output DSysAddr_7;
  wire DSysAddr_7;
  output DSysAddr_8;
  wire DSysAddr_8;
  output DSysAddr_9;
  wire DSysAddr_9;
  output DSysAddr_10;
  wire DSysAddr_10;
  output DSysAddr_11;
  wire DSysAddr_11;
  output DSysAddr_12;
  wire DSysAddr_12;
  output DSysAddr_13;
  wire DSysAddr_13;
  output DSysAddr_14;
  wire DSysAddr_14;
  output DSysAddr_15;
  wire DSysAddr_15;
  output DSysAddr_16;
  wire DSysAddr_16;
  output DSysAddr_17;
  wire DSysAddr_17;
  output DSysAddr_18;
  wire DSysAddr_18;
  output DSysAddr_19;
  wire DSysAddr_19;
  output DSysAddr_20;
  wire DSysAddr_20;
  output DSysAddr_21;
  wire DSysAddr_21;
  output DSysAddr_22;
  wire DSysAddr_22;
  output DSysAddr_23;
  wire DSysAddr_23;
  output DSysAddr_24;
  wire DSysAddr_24;
  output DSysAddr_25;
  wire DSysAddr_25;
  output DSysAddr_26;
  wire DSysAddr_26;
  output DSysAddr_27;
  wire DSysAddr_27;
  output DSysAddr_28;
  wire DSysAddr_28;
  output DSysAddr_29;
  wire DSysAddr_29;
  output DSysAddr_30;
  wire DSysAddr_30;
  output DSysAddr_31;
  wire DSysAddr_31;
  output DCmpAddr_0;
  wire DCmpAddr_0;
  output DCmpAddr_1;
  wire DCmpAddr_1;
  output DCmpAddr_2;
  wire DCmpAddr_2;
  output DCmpAddr_3;
  wire DCmpAddr_3;
  output DCmpAddr_4;
  wire DCmpAddr_4;
  output DCmpAddr_5;
  wire DCmpAddr_5;
  output DCmpAddr_6;
  wire DCmpAddr_6;
  output DCmpAddr_7;
  wire DCmpAddr_7;
  output DCmpAddr_8;
  wire DCmpAddr_8;
  output DCmpAddr_9;
  wire DCmpAddr_9;
  output DCmpAddr_10;
  wire DCmpAddr_10;
  output DCmpAddr_11;
  wire DCmpAddr_11;
  output DCmpAddr_12;
  wire DCmpAddr_12;
  output DCmpAddr_13;
  wire DCmpAddr_13;
  output DCmpAddr_14;
  wire DCmpAddr_14;
  output DCmpAddr_15;
  wire DCmpAddr_15;
  output DCmpAddr_16;
  wire DCmpAddr_16;
  output DCmpAddr_17;
  wire DCmpAddr_17;
  output DCmpAddr_18;
  wire DCmpAddr_18;
  output DCmpAddr_19;
  wire DCmpAddr_19;
  output DCmpAddr_20;
  wire DCmpAddr_20;
  output DCmpAddr_21;
  wire DCmpAddr_21;
  output DCmpAddr_22;
  wire DCmpAddr_22;
  output DCmpAddr_23;
  wire DCmpAddr_23;
  output DCmpAddr_24;
  wire DCmpAddr_24;
  output DCmpAddr_25;
  wire DCmpAddr_25;
  output DCmpAddr_26;
  wire DCmpAddr_26;
  output DCmpAddr_27;
  wire DCmpAddr_27;
  output DCmpAddr_28;
  wire DCmpAddr_28;
  output DCmpAddr_29;
  wire DCmpAddr_29;
  output DCmpAddr_30;
  wire DCmpAddr_30;
  output DCmpAddr_31;
  wire DCmpAddr_31;
  output ISysUC;
  wire ISysUC;
  output DSysUC;
  wire DSysUC;
  output PBI_EJHOLD;
  wire PBI_EJHOLD;
  output PBI_EJJPTHOLD;
  wire PBI_EJJPTHOLD;
  input IDCLOCKI;
  wire IDCLOCKI;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input TMODE;
  wire TMODE;
  input CFG_MEMFULLWORD;
  wire CFG_MEMFULLWORD;
  input CFG_MEMZEROFIRST;
  wire CFG_MEMZEROFIRST;
  input CFG_LINEADDRFILTER;
  wire CFG_LINEADDRFILTER;
  input CFG_DCOFF;
  wire CFG_DCOFF;
  input CFG_ICOFF;
  wire CFG_ICOFF;
  input C_DREAD_E;
  wire C_DREAD_E;
  input C_DWRITE_E;
  wire C_DWRITE_E;
  input C_DSIGN_E;
  wire C_DSIGN_E;
  input C_DBE_E_0;
  wire C_DBE_E_0;
  input C_DBE_E_1;
  wire C_DBE_E_1;
  input C_DBE_E_2;
  wire C_DBE_E_2;
  input C_DBE_E_3;
  wire C_DBE_E_3;
  input C_DADDR_E_0;
  wire C_DADDR_E_0;
  input C_DADDR_E_1;
  wire C_DADDR_E_1;
  input C_DADDR_E_2;
  wire C_DADDR_E_2;
  input C_DADDR_E_3;
  wire C_DADDR_E_3;
  input C_DADDR_E_4;
  wire C_DADDR_E_4;
  input C_DADDR_E_5;
  wire C_DADDR_E_5;
  input C_DADDR_E_6;
  wire C_DADDR_E_6;
  input C_DADDR_E_7;
  wire C_DADDR_E_7;
  input C_DADDR_E_8;
  wire C_DADDR_E_8;
  input C_DADDR_E_9;
  wire C_DADDR_E_9;
  input C_DADDR_E_10;
  wire C_DADDR_E_10;
  input C_DADDR_E_11;
  wire C_DADDR_E_11;
  input C_DADDR_E_12;
  wire C_DADDR_E_12;
  input C_DADDR_E_13;
  wire C_DADDR_E_13;
  input C_DADDR_E_14;
  wire C_DADDR_E_14;
  input C_DADDR_E_15;
  wire C_DADDR_E_15;
  input C_DADDR_E_16;
  wire C_DADDR_E_16;
  input C_DADDR_E_17;
  wire C_DADDR_E_17;
  input C_DADDR_E_18;
  wire C_DADDR_E_18;
  input C_DADDR_E_19;
  wire C_DADDR_E_19;
  input C_DADDR_E_20;
  wire C_DADDR_E_20;
  input C_DADDR_E_21;
  wire C_DADDR_E_21;
  input C_DADDR_E_22;
  wire C_DADDR_E_22;
  input C_DADDR_E_23;
  wire C_DADDR_E_23;
  input C_DADDR_E_24;
  wire C_DADDR_E_24;
  input C_DADDR_E_25;
  wire C_DADDR_E_25;
  input C_DADDR_E_26;
  wire C_DADDR_E_26;
  input C_DADDR_E_27;
  wire C_DADDR_E_27;
  input C_DADDR_E_28;
  wire C_DADDR_E_28;
  input C_DADDR_E_29;
  wire C_DADDR_E_29;
  input C_DADDR_E_30;
  wire C_DADDR_E_30;
  input C_DADDR_E_31;
  wire C_DADDR_E_31;
  input DR_ACK_M;
  wire DR_ACK_M;
  input DW_ACK_M;
  wire DW_ACK_M;
  input DC_MISS_W_R;
  wire DC_MISS_W_R;
  input DC_WRITE_W;
  wire DC_WRITE_W;
  input C_ISTALL_I;
  wire C_ISTALL_I;
  input C_IADDR_B_0;
  wire C_IADDR_B_0;
  input C_IADDR_B_1;
  wire C_IADDR_B_1;
  input C_IADDR_B_2;
  wire C_IADDR_B_2;
  input C_IADDR_B_3;
  wire C_IADDR_B_3;
  input C_IADDR_B_4;
  wire C_IADDR_B_4;
  input C_IADDR_B_5;
  wire C_IADDR_B_5;
  input C_IADDR_B_6;
  wire C_IADDR_B_6;
  input C_IADDR_B_7;
  wire C_IADDR_B_7;
  input C_IADDR_B_8;
  wire C_IADDR_B_8;
  input C_IADDR_B_9;
  wire C_IADDR_B_9;
  input C_IADDR_B_10;
  wire C_IADDR_B_10;
  input C_IADDR_B_11;
  wire C_IADDR_B_11;
  input C_IADDR_B_12;
  wire C_IADDR_B_12;
  input C_IADDR_B_13;
  wire C_IADDR_B_13;
  input C_IADDR_B_14;
  wire C_IADDR_B_14;
  input C_IADDR_B_15;
  wire C_IADDR_B_15;
  input C_IADDR_B_16;
  wire C_IADDR_B_16;
  input C_IADDR_B_17;
  wire C_IADDR_B_17;
  input C_IADDR_B_18;
  wire C_IADDR_B_18;
  input C_IADDR_B_19;
  wire C_IADDR_B_19;
  input C_IADDR_B_20;
  wire C_IADDR_B_20;
  input C_IADDR_B_21;
  wire C_IADDR_B_21;
  input C_IADDR_B_22;
  wire C_IADDR_B_22;
  input C_IADDR_B_23;
  wire C_IADDR_B_23;
  input C_IADDR_B_24;
  wire C_IADDR_B_24;
  input C_IADDR_B_25;
  wire C_IADDR_B_25;
  input C_IADDR_B_26;
  wire C_IADDR_B_26;
  input C_IADDR_B_27;
  wire C_IADDR_B_27;
  input C_IADDR_B_28;
  wire C_IADDR_B_28;
  input C_IADDR_B_29;
  wire C_IADDR_B_29;
  input C_IADDR_B_30;
  wire C_IADDR_B_30;
  input C_IADDR_B_31;
  wire C_IADDR_B_31;
  input IC_MISS_S_R;
  wire IC_MISS_S_R;
  input IW_MISS_S_R;
  wire IW_MISS_S_R;
  input C_EXCEPTION_M;
  wire C_EXCEPTION_M;
  input CP0_IEJORDM_I;
  wire CP0_IEJORDM_I;
  input CP0_JCTRLDM_M_R;
  wire CP0_JCTRLDM_M_R;
  input X_HALT_R_0;
  wire X_HALT_R_0;
  input X_HALT_R_1;
  wire X_HALT_R_1;
  input X_HALT_R_2;
  wire X_HALT_R_2;
  input X_HALT_R_3;
  wire X_HALT_R_3;
  input X_HALT_R_4;
  wire X_HALT_R_4;
  input X_HALT_R_5;
  wire X_HALT_R_5;
  input X_HALT_R_6;
  wire X_HALT_R_6;
  input X_HALT_R_7;
  wire X_HALT_R_7;
  input X_HALT_R_8;
  wire X_HALT_R_8;
  input X_HALT_R_9;
  wire X_HALT_R_9;
  input X_HALT_R_10;
  wire X_HALT_R_10;
  input X_HALT_R_11;
  wire X_HALT_R_11;
  input X_HALT_R_12;
  wire X_HALT_R_12;
  input X_HALT_R_13;
  wire X_HALT_R_13;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  wire _268_;
  wire _269_;
  wire _270_;
  wire _271_;
  wire _272_;
  wire _273_;
  wire _274_;
  wire _275_;
  wire _276_;
  wire _277_;
  wire _278_;
  wire _279_;
  wire _280_;
  wire _281_;
  wire _282_;
  wire _283_;
  wire _284_;
  wire _285_;
  wire _286_;
  wire _287_;
  wire _288_;
  wire _289_;
  wire _290_;
  wire _291_;
  wire _292_;
  wire _293_;
  wire _294_;
  wire _295_;
  wire _296_;
  wire _297_;
  wire _298_;
  wire _299_;
  wire _300_;
  wire _301_;
  wire _302_;
  wire _303_;
  wire _304_;
  wire _305_;
  wire _306_;
  wire _307_;
  wire CDAddr_E_D1_R_0;
  wire CDAddr_E_D1_R_1;
  wire CDAddr_E_D1_R_10;
  wire CDAddr_E_D1_R_11;
  wire CDAddr_E_D1_R_12;
  wire CDAddr_E_D1_R_13;
  wire CDAddr_E_D1_R_14;
  wire CDAddr_E_D1_R_15;
  wire CDAddr_E_D1_R_16;
  wire CDAddr_E_D1_R_17;
  wire CDAddr_E_D1_R_18;
  wire CDAddr_E_D1_R_19;
  wire CDAddr_E_D1_R_2;
  wire CDAddr_E_D1_R_20;
  wire CDAddr_E_D1_R_21;
  wire CDAddr_E_D1_R_22;
  wire CDAddr_E_D1_R_23;
  wire CDAddr_E_D1_R_24;
  wire CDAddr_E_D1_R_25;
  wire CDAddr_E_D1_R_26;
  wire CDAddr_E_D1_R_27;
  wire CDAddr_E_D1_R_28;
  wire CDAddr_E_D1_R_29;
  wire CDAddr_E_D1_R_3;
  wire CDAddr_E_D1_R_30;
  wire CDAddr_E_D1_R_31;
  wire CDAddr_E_D1_R_4;
  wire CDAddr_E_D1_R_5;
  wire CDAddr_E_D1_R_6;
  wire CDAddr_E_D1_R_7;
  wire CDAddr_E_D1_R_8;
  wire CDAddr_E_D1_R_9;
  wire CDAddr_M_D1_R_0;
  wire CDAddr_M_D1_R_1;
  wire CDAddr_M_D1_R_10;
  wire CDAddr_M_D1_R_11;
  wire CDAddr_M_D1_R_12;
  wire CDAddr_M_D1_R_13;
  wire CDAddr_M_D1_R_14;
  wire CDAddr_M_D1_R_15;
  wire CDAddr_M_D1_R_16;
  wire CDAddr_M_D1_R_17;
  wire CDAddr_M_D1_R_18;
  wire CDAddr_M_D1_R_19;
  wire CDAddr_M_D1_R_2;
  wire CDAddr_M_D1_R_20;
  wire CDAddr_M_D1_R_21;
  wire CDAddr_M_D1_R_22;
  wire CDAddr_M_D1_R_23;
  wire CDAddr_M_D1_R_24;
  wire CDAddr_M_D1_R_25;
  wire CDAddr_M_D1_R_26;
  wire CDAddr_M_D1_R_27;
  wire CDAddr_M_D1_R_28;
  wire CDAddr_M_D1_R_29;
  wire CDAddr_M_D1_R_3;
  wire CDAddr_M_D1_R_30;
  wire CDAddr_M_D1_R_31;
  wire CDAddr_M_D1_R_4;
  wire CDAddr_M_D1_R_5;
  wire CDAddr_M_D1_R_6;
  wire CDAddr_M_D1_R_7;
  wire CDAddr_M_D1_R_8;
  wire CDAddr_M_D1_R_9;
  wire CDBe_E_D1_R_0;
  wire CDBe_E_D1_R_1;
  wire CDBe_E_D1_R_2;
  wire CDBe_E_D1_R_3;
  wire CDBe_M_D1_P_0;
  wire CDBe_M_D1_P_1;
  wire CDBe_M_D1_P_2;
  wire CDBe_M_D1_P_3;
  wire CDBe_M_D1_R_0;
  wire CDBe_M_D1_R_1;
  wire CDBe_M_D1_R_2;
  wire CDBe_M_D1_R_3;
  reg CDRead_E_D1_R;
  wire CDRead_M_D1_P;
  reg CDRead_M_D1_R;
  reg CDSign_E_D1_R;
  wire CDSign_M_D1_P;
  wire CDUnc_M_D1_P;
  reg CDUnc_M_D1_R;
  reg CDWrite_E_D1_R;
  wire CDWrite_M_D1_P;
  reg CDWrite_M_D1_R;
  reg CException_M_D1_R;
  wire CIAddr_I_D1_P_0;
  wire CIAddr_I_D1_P_1;
  wire CIAddr_I_D1_P_10;
  wire CIAddr_I_D1_P_11;
  wire CIAddr_I_D1_P_12;
  wire CIAddr_I_D1_P_13;
  wire CIAddr_I_D1_P_14;
  wire CIAddr_I_D1_P_15;
  wire CIAddr_I_D1_P_16;
  wire CIAddr_I_D1_P_17;
  wire CIAddr_I_D1_P_18;
  wire CIAddr_I_D1_P_19;
  wire CIAddr_I_D1_P_2;
  wire CIAddr_I_D1_P_20;
  wire CIAddr_I_D1_P_21;
  wire CIAddr_I_D1_P_22;
  wire CIAddr_I_D1_P_23;
  wire CIAddr_I_D1_P_24;
  wire CIAddr_I_D1_P_25;
  wire CIAddr_I_D1_P_26;
  wire CIAddr_I_D1_P_27;
  wire CIAddr_I_D1_P_28;
  wire CIAddr_I_D1_P_29;
  wire CIAddr_I_D1_P_3;
  wire CIAddr_I_D1_P_30;
  wire CIAddr_I_D1_P_31;
  wire CIAddr_I_D1_P_4;
  wire CIAddr_I_D1_P_5;
  wire CIAddr_I_D1_P_6;
  wire CIAddr_I_D1_P_7;
  wire CIAddr_I_D1_P_8;
  wire CIAddr_I_D1_P_9;
  wire CIAddr_I_D1_R_0;
  wire CIAddr_I_D1_R_1;
  wire CIAddr_I_D1_R_10;
  wire CIAddr_I_D1_R_11;
  wire CIAddr_I_D1_R_12;
  wire CIAddr_I_D1_R_13;
  wire CIAddr_I_D1_R_14;
  wire CIAddr_I_D1_R_15;
  wire CIAddr_I_D1_R_16;
  wire CIAddr_I_D1_R_17;
  wire CIAddr_I_D1_R_18;
  wire CIAddr_I_D1_R_19;
  wire CIAddr_I_D1_R_2;
  wire CIAddr_I_D1_R_20;
  wire CIAddr_I_D1_R_21;
  wire CIAddr_I_D1_R_22;
  wire CIAddr_I_D1_R_23;
  wire CIAddr_I_D1_R_24;
  wire CIAddr_I_D1_R_25;
  wire CIAddr_I_D1_R_26;
  wire CIAddr_I_D1_R_27;
  wire CIAddr_I_D1_R_28;
  wire CIAddr_I_D1_R_29;
  wire CIAddr_I_D1_R_3;
  wire CIAddr_I_D1_R_30;
  wire CIAddr_I_D1_R_31;
  wire CIAddr_I_D1_R_4;
  wire CIAddr_I_D1_R_5;
  wire CIAddr_I_D1_R_6;
  wire CIAddr_I_D1_R_7;
  wire CIAddr_I_D1_R_8;
  wire CIAddr_I_D1_R_9;
  wire CIAddr_I_P_0;
  wire CIAddr_I_P_1;
  wire CIAddr_I_P_10;
  wire CIAddr_I_P_11;
  wire CIAddr_I_P_12;
  wire CIAddr_I_P_13;
  wire CIAddr_I_P_14;
  wire CIAddr_I_P_15;
  wire CIAddr_I_P_16;
  wire CIAddr_I_P_17;
  wire CIAddr_I_P_18;
  wire CIAddr_I_P_19;
  wire CIAddr_I_P_2;
  wire CIAddr_I_P_20;
  wire CIAddr_I_P_21;
  wire CIAddr_I_P_22;
  wire CIAddr_I_P_23;
  wire CIAddr_I_P_24;
  wire CIAddr_I_P_25;
  wire CIAddr_I_P_26;
  wire CIAddr_I_P_27;
  wire CIAddr_I_P_28;
  wire CIAddr_I_P_29;
  wire CIAddr_I_P_3;
  wire CIAddr_I_P_30;
  wire CIAddr_I_P_31;
  wire CIAddr_I_P_4;
  wire CIAddr_I_P_5;
  wire CIAddr_I_P_6;
  wire CIAddr_I_P_7;
  wire CIAddr_I_P_8;
  wire CIAddr_I_P_9;
  wire CIAddr_I_R_0;
  wire CIAddr_I_R_1;
  wire CIAddr_I_R_10;
  wire CIAddr_I_R_11;
  wire CIAddr_I_R_12;
  wire CIAddr_I_R_13;
  wire CIAddr_I_R_14;
  wire CIAddr_I_R_15;
  wire CIAddr_I_R_16;
  wire CIAddr_I_R_17;
  wire CIAddr_I_R_18;
  wire CIAddr_I_R_19;
  wire CIAddr_I_R_2;
  wire CIAddr_I_R_20;
  wire CIAddr_I_R_21;
  wire CIAddr_I_R_22;
  wire CIAddr_I_R_23;
  wire CIAddr_I_R_24;
  wire CIAddr_I_R_25;
  wire CIAddr_I_R_26;
  wire CIAddr_I_R_27;
  wire CIAddr_I_R_28;
  wire CIAddr_I_R_29;
  wire CIAddr_I_R_3;
  wire CIAddr_I_R_30;
  wire CIAddr_I_R_31;
  wire CIAddr_I_R_4;
  wire CIAddr_I_R_5;
  wire CIAddr_I_R_6;
  wire CIAddr_I_R_7;
  wire CIAddr_I_R_8;
  wire CIAddr_I_R_9;
  reg CIStall_I_D1_R;
  wire DAddr_W_D1_P_0;
  wire DAddr_W_D1_P_1;
  wire DAddr_W_D1_P_10;
  wire DAddr_W_D1_P_11;
  wire DAddr_W_D1_P_12;
  wire DAddr_W_D1_P_13;
  wire DAddr_W_D1_P_14;
  wire DAddr_W_D1_P_15;
  wire DAddr_W_D1_P_16;
  wire DAddr_W_D1_P_17;
  wire DAddr_W_D1_P_18;
  wire DAddr_W_D1_P_19;
  wire DAddr_W_D1_P_2;
  wire DAddr_W_D1_P_20;
  wire DAddr_W_D1_P_21;
  wire DAddr_W_D1_P_22;
  wire DAddr_W_D1_P_23;
  wire DAddr_W_D1_P_24;
  wire DAddr_W_D1_P_25;
  wire DAddr_W_D1_P_26;
  wire DAddr_W_D1_P_27;
  wire DAddr_W_D1_P_28;
  wire DAddr_W_D1_P_29;
  wire DAddr_W_D1_P_3;
  wire DAddr_W_D1_P_30;
  wire DAddr_W_D1_P_31;
  wire DAddr_W_D1_P_4;
  wire DAddr_W_D1_P_5;
  wire DAddr_W_D1_P_6;
  wire DAddr_W_D1_P_7;
  wire DAddr_W_D1_P_8;
  wire DAddr_W_D1_P_9;
  wire DAddr_W_D1_R_0;
  wire DAddr_W_D1_R_1;
  wire DAddr_W_D1_R_10;
  wire DAddr_W_D1_R_11;
  wire DAddr_W_D1_R_12;
  wire DAddr_W_D1_R_13;
  wire DAddr_W_D1_R_14;
  wire DAddr_W_D1_R_15;
  wire DAddr_W_D1_R_16;
  wire DAddr_W_D1_R_17;
  wire DAddr_W_D1_R_18;
  wire DAddr_W_D1_R_19;
  wire DAddr_W_D1_R_2;
  wire DAddr_W_D1_R_20;
  wire DAddr_W_D1_R_21;
  wire DAddr_W_D1_R_22;
  wire DAddr_W_D1_R_23;
  wire DAddr_W_D1_R_24;
  wire DAddr_W_D1_R_25;
  wire DAddr_W_D1_R_26;
  wire DAddr_W_D1_R_27;
  wire DAddr_W_D1_R_28;
  wire DAddr_W_D1_R_29;
  wire DAddr_W_D1_R_3;
  wire DAddr_W_D1_R_30;
  wire DAddr_W_D1_R_31;
  wire DAddr_W_D1_R_4;
  wire DAddr_W_D1_R_5;
  wire DAddr_W_D1_R_6;
  wire DAddr_W_D1_R_7;
  wire DAddr_W_D1_R_8;
  wire DAddr_W_D1_R_9;
  reg DCWrite_W_D1_R;
  reg DRAck_M_D1_R;
  wire DUnc_W_D1_P;
  reg DUnc_W_D1_R;
  reg DWAck_M_D1_R;
  reg INIT_D1_R;
  reg INIT_D2_R;
  reg INIT_D3_R;
  reg INIT_D4_R;
  wire RESET_D2_R_N;
  reg RESET_X_R_N;
  wire X_HALT_D1_R_0;
  wire X_HALT_D1_R_1;
  wire X_HALT_D1_R_10;
  wire X_HALT_D1_R_11;
  wire X_HALT_D1_R_12;
  wire X_HALT_D1_R_13;
  wire X_HALT_D1_R_2;
  wire X_HALT_D1_R_3;
  wire X_HALT_D1_R_4;
  wire X_HALT_D1_R_5;
  wire X_HALT_D1_R_6;
  wire X_HALT_D1_R_7;
  wire X_HALT_D1_R_8;
  wire X_HALT_D1_R_9;
  wire anyDAck_M_D1;
  wire anyDBusy_D1;
  wire anyIBusy_D1;
  wire wrPartial_M_D1;
  reg [2:0] \$auto$proc_rom.cc:155:do_switch$5091  [7:0];
  initial begin
    \$auto$proc_rom.cc:155:do_switch$5091 [0] = 3'h2;
    \$auto$proc_rom.cc:155:do_switch$5091 [1] = 3'h3;
    \$auto$proc_rom.cc:155:do_switch$5091 [2] = 3'h4;
    \$auto$proc_rom.cc:155:do_switch$5091 [3] = 3'h5;
    \$auto$proc_rom.cc:155:do_switch$5091 [4] = 3'h0;
    \$auto$proc_rom.cc:155:do_switch$5091 [5] = 3'h0;
    \$auto$proc_rom.cc:155:do_switch$5091 [6] = 3'h6;
    \$auto$proc_rom.cc:155:do_switch$5091 [7] = 3'h7;
  end
  assign { _259_, _258_, _257_ } = \$auto$proc_rom.cc:155:do_switch$5091 [{ CDAddr_E_D1_R_31, CDAddr_E_D1_R_30, CDAddr_E_D1_R_29 }];
  reg [2:0] \$auto$proc_rom.cc:155:do_switch$5095  [7:0];
  initial begin
    \$auto$proc_rom.cc:155:do_switch$5095 [0] = 3'h2;
    \$auto$proc_rom.cc:155:do_switch$5095 [1] = 3'h3;
    \$auto$proc_rom.cc:155:do_switch$5095 [2] = 3'h4;
    \$auto$proc_rom.cc:155:do_switch$5095 [3] = 3'h5;
    \$auto$proc_rom.cc:155:do_switch$5095 [4] = 3'h0;
    \$auto$proc_rom.cc:155:do_switch$5095 [5] = 3'h0;
    \$auto$proc_rom.cc:155:do_switch$5095 [6] = 3'h6;
    \$auto$proc_rom.cc:155:do_switch$5095 [7] = 3'h7;
  end
  assign { ISysAddr_31, ISysAddr_30, ISysAddr_29 } = \$auto$proc_rom.cc:155:do_switch$5095 [{ CIAddr_I_D1_R_31, CIAddr_I_D1_R_30, CIAddr_I_D1_R_29 }];
  assign _236_ = CDBe_M_D1_R_3 & CDBe_M_D1_R_1;
  assign wrPartial_M_D1 = CDWrite_M_D1_R & _264_;
  assign _237_ = _290_ & _269_;
  assign _238_ = _237_ & _270_;
  assign _239_ = CDRead_M_D1_R & DC_MISS_W_R;
  assign _240_ = CDWrite_M_D1_R & _265_;
  assign _241_ = _240_ & _266_;
  assign _242_ = _267_ & _268_;
  assign _243_ = wrPartial_M_D1 & _291_;
  assign _244_ = wrPartial_M_D1 & DC_MISS_W_R;
  assign _245_ = _244_ & CFG_MEMFULLWORD;
  assign _246_ = _245_ & _271_;
  assign DSysRW = _292_ & _272_;
  assign _247_ = wrPartial_M_D1 & DC_MISS_W_R;
  assign _248_ = _247_ & CFG_MEMFULLWORD;
  assign _249_ = _293_ & _273_;
  assign DSysLine = _249_ & _274_;
  assign _250_ = _275_ & _276_;
  assign ISysReq = _250_ & _294_;
  assign _251_ = anyIBusy_D1 & _277_;
  assign _252_ = CDRead_E_D1_R & _278_;
  assign _253_ = CDWrite_E_D1_R & _279_;
  assign _254_ = CFG_ICOFF & _280_;
  assign { DSysAddr_3, DSysAddr_2 } = { _224_, _213_ } & { _299_, _299_ };
  assign _255_ = _284_ & _285_;
  assign { DSysAddr_1, DSysAddr_0 } = { _202_, _201_ } & { _300_, _300_ };
  assign _256_ = _286_ & _301_;
  assign { ISysAddr_3, ISysAddr_2 } = { CIAddr_I_D1_R_3, CIAddr_I_D1_R_2 } & { _303_, _303_ };
  assign _260_ = { CDAddr_E_D1_R_31, CDAddr_E_D1_R_30, CDAddr_E_D1_R_29 } == 3'h5;
  assign _261_ = { CDAddr_E_D1_R_31, CDAddr_E_D1_R_30, CDAddr_E_D1_R_29, CDAddr_E_D1_R_28, CDAddr_E_D1_R_27, CDAddr_E_D1_R_26, CDAddr_E_D1_R_25, CDAddr_E_D1_R_24 } == 8'hff;
  assign _262_ = { CIAddr_I_D1_R_31, CIAddr_I_D1_R_30, CIAddr_I_D1_R_29 } == 3'h5;
  assign _263_ = { CIAddr_I_D1_R_31, CIAddr_I_D1_R_30, CIAddr_I_D1_R_29, CIAddr_I_D1_R_28, CIAddr_I_D1_R_27, CIAddr_I_D1_R_26, CIAddr_I_D1_R_25, CIAddr_I_D1_R_24 } == 8'hff;
  assign _264_ = ~ _236_;
  assign _265_ = ~ wrPartial_M_D1;
  assign _266_ = ~ anyDAck_M_D1;
  assign _267_ = ~ CFG_MEMFULLWORD;
  assign _268_ = ~ anyDAck_M_D1;
  assign _269_ = ~ anyDBusy_D1;
  assign _270_ = ~ CException_M_D1_R;
  assign _271_ = ~ DSysUC;
  assign _272_ = ~ DCWrite_W_D1_R;
  assign _273_ = ~ DSysUC;
  assign _274_ = ~ DCWrite_W_D1_R;
  assign _275_ = ~ CIStall_I_D1_R;
  assign _276_ = ~ anyIBusy_D1;
  assign _277_ = ~ INIT_D4_R;
  assign _278_ = ~ CException_M_D1_R;
  assign _279_ = ~ CException_M_D1_R;
  assign _280_ = ~ IW_MISS_S_R;
  assign _281_ = ~ CFG_MEMZEROFIRST;
  assign _282_ = ~ CFG_LINEADDRFILTER;
  assign _283_ = ~ DSysLine;
  assign _284_ = ~ CFG_MEMFULLWORD;
  assign _285_ = ~ DSysRW;
  assign _286_ = ~ DSysUC;
  assign _287_ = ~ CFG_MEMZEROFIRST;
  assign _288_ = ~ CFG_LINEADDRFILTER;
  assign RESET_D2_R_N = RESET_X_R_N | TMODE;
  assign anyDAck_M_D1 = DRAck_M_D1_R | DWAck_M_D1_R;
  assign DSysReq = _238_ | DCWrite_W_D1_R;
  assign _289_ = _239_ | _241_;
  assign _290_ = _289_ | _243_;
  assign _291_ = DC_MISS_W_R | _242_;
  assign _292_ = CDRead_M_D1_R | _246_;
  assign _293_ = CDRead_M_D1_R | _248_;
  assign _294_ = IC_MISS_S_R | IW_MISS_S_R;
  assign _295_ = _260_ | _261_;
  assign _296_ = _295_ | CFG_DCOFF;
  assign _297_ = _262_ | _263_;
  assign ISysUC = _297_ | _254_;
  assign _298_ = _281_ | _282_;
  assign _299_ = _298_ | _283_;
  assign _300_ = DSysUC | _255_;
  assign _301_ = CFG_MEMFULLWORD | DSysRW;
  assign { DSysBE_3, DSysBE_2, DSysBE_1, DSysBE_0 } = { CDBe_M_D1_R_3, CDBe_M_D1_R_2, CDBe_M_D1_R_1, CDBe_M_D1_R_0 } | { _256_, _256_, _256_, _256_ };
  assign _302_ = _287_ | _288_;
  assign _303_ = _302_ | ISysUC;
  always @(posedge IDCLOCKI)
    DRAck_M_D1_R <= _178_;
  always @(posedge IDCLOCKI)
    DWAck_M_D1_R <= _180_;
  always @(posedge IDCLOCKI)
    CException_M_D1_R <= _079_;
  always @(posedge IDCLOCKI)
    DCWrite_W_D1_R <= _177_;
  always @(posedge IDCLOCKI)
    CIStall_I_D1_R <= _144_;
  reg [13:0] _394_;
  always @(posedge IDCLOCKI)
    _394_ <= { _192_, _191_, _190_, _189_, _200_, _199_, _198_, _197_, _196_, _195_, _194_, _193_, _188_, _187_ };
  assign { X_HALT_D1_R_13, X_HALT_D1_R_12, X_HALT_D1_R_11, X_HALT_D1_R_10, X_HALT_D1_R_9, X_HALT_D1_R_8, X_HALT_D1_R_7, X_HALT_D1_R_6, X_HALT_D1_R_5, X_HALT_D1_R_4, X_HALT_D1_R_3, X_HALT_D1_R_2, X_HALT_D1_R_1, X_HALT_D1_R_0 } = _394_;
  always @(posedge IDCLOCKI)
    INIT_D1_R <= _182_;
  always @(posedge IDCLOCKI)
    INIT_D2_R <= _183_;
  always @(posedge IDCLOCKI)
    INIT_D3_R <= _184_;
  always @(posedge IDCLOCKI)
    INIT_D4_R <= _185_;
  reg [31:0] _399_;
  always @(posedge IDCLOCKI)
    _399_ <= { _137_, _136_, _134_, _133_, _132_, _131_, _130_, _129_, _128_, _127_, _126_, _125_, _123_, _122_, _121_, _120_, _119_, _118_, _117_, _116_, _115_, _114_, _143_, _142_, _141_, _140_, _139_, _138_, _135_, _124_, _113_, _112_ };
  assign { CIAddr_I_R_31, CIAddr_I_R_30, CIAddr_I_R_29, CIAddr_I_R_28, CIAddr_I_R_27, CIAddr_I_R_26, CIAddr_I_R_25, CIAddr_I_R_24, CIAddr_I_R_23, CIAddr_I_R_22, CIAddr_I_R_21, CIAddr_I_R_20, CIAddr_I_R_19, CIAddr_I_R_18, CIAddr_I_R_17, CIAddr_I_R_16, CIAddr_I_R_15, CIAddr_I_R_14, CIAddr_I_R_13, CIAddr_I_R_12, CIAddr_I_R_11, CIAddr_I_R_10, CIAddr_I_R_9, CIAddr_I_R_8, CIAddr_I_R_7, CIAddr_I_R_6, CIAddr_I_R_5, CIAddr_I_R_4, CIAddr_I_R_3, CIAddr_I_R_2, CIAddr_I_R_1, CIAddr_I_R_0 } = _399_;
  reg [31:0] _400_;
  always @(posedge IDCLOCKI)
    _400_ <= { _025_, _024_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_, _002_, _031_, _030_, _029_, _028_, _027_, _026_, _023_, _012_, _001_, _000_ };
  assign { CDAddr_E_D1_R_31, CDAddr_E_D1_R_30, CDAddr_E_D1_R_29, CDAddr_E_D1_R_28, CDAddr_E_D1_R_27, CDAddr_E_D1_R_26, CDAddr_E_D1_R_25, CDAddr_E_D1_R_24, CDAddr_E_D1_R_23, CDAddr_E_D1_R_22, CDAddr_E_D1_R_21, CDAddr_E_D1_R_20, CDAddr_E_D1_R_19, CDAddr_E_D1_R_18, CDAddr_E_D1_R_17, CDAddr_E_D1_R_16, CDAddr_E_D1_R_15, CDAddr_E_D1_R_14, CDAddr_E_D1_R_13, CDAddr_E_D1_R_12, CDAddr_E_D1_R_11, CDAddr_E_D1_R_10, CDAddr_E_D1_R_9, CDAddr_E_D1_R_8, CDAddr_E_D1_R_7, CDAddr_E_D1_R_6, CDAddr_E_D1_R_5, CDAddr_E_D1_R_4, CDAddr_E_D1_R_3, CDAddr_E_D1_R_2, CDAddr_E_D1_R_1, CDAddr_E_D1_R_0 } = _400_;
  reg [31:0] _401_;
  always @(posedge IDCLOCKI)
    _401_ <= { _057_, _056_, _054_, _053_, _052_, _051_, _050_, _049_, _048_, _047_, _046_, _045_, _043_, _042_, _041_, _040_, _039_, _038_, _037_, _036_, _035_, _034_, _063_, _062_, _061_, _060_, _059_, _058_, _055_, _044_, _033_, _032_ };
  assign { CDAddr_M_D1_R_31, CDAddr_M_D1_R_30, CDAddr_M_D1_R_29, CDAddr_M_D1_R_28, CDAddr_M_D1_R_27, CDAddr_M_D1_R_26, CDAddr_M_D1_R_25, CDAddr_M_D1_R_24, CDAddr_M_D1_R_23, CDAddr_M_D1_R_22, CDAddr_M_D1_R_21, CDAddr_M_D1_R_20, CDAddr_M_D1_R_19, CDAddr_M_D1_R_18, CDAddr_M_D1_R_17, CDAddr_M_D1_R_16, CDAddr_M_D1_R_15, CDAddr_M_D1_R_14, CDAddr_M_D1_R_13, CDAddr_M_D1_R_12, CDAddr_M_D1_R_11, CDAddr_M_D1_R_10, CDAddr_M_D1_R_9, CDAddr_M_D1_R_8, CDAddr_M_D1_R_7, CDAddr_M_D1_R_6, CDAddr_M_D1_R_5, CDAddr_M_D1_R_4, CDAddr_M_D1_R_3, CDAddr_M_D1_R_2, CDAddr_M_D1_R_1, CDAddr_M_D1_R_0 } = _401_;
  reg [31:0] _402_;
  always @(posedge IDCLOCKI)
    _402_ <= { _170_, _169_, _167_, _166_, _165_, _164_, _163_, _162_, _161_, _160_, _159_, _158_, _156_, _155_, _154_, _153_, _152_, _151_, _150_, _149_, _148_, _147_, _176_, _175_, _174_, _173_, _172_, _171_, _168_, _157_, _146_, _145_ };
  assign { DAddr_W_D1_R_31, DAddr_W_D1_R_30, DAddr_W_D1_R_29, DAddr_W_D1_R_28, DAddr_W_D1_R_27, DAddr_W_D1_R_26, DAddr_W_D1_R_25, DAddr_W_D1_R_24, DAddr_W_D1_R_23, DAddr_W_D1_R_22, DAddr_W_D1_R_21, DAddr_W_D1_R_20, DAddr_W_D1_R_19, DAddr_W_D1_R_18, DAddr_W_D1_R_17, DAddr_W_D1_R_16, DAddr_W_D1_R_15, DAddr_W_D1_R_14, DAddr_W_D1_R_13, DAddr_W_D1_R_12, DAddr_W_D1_R_11, DAddr_W_D1_R_10, DAddr_W_D1_R_9, DAddr_W_D1_R_8, DAddr_W_D1_R_7, DAddr_W_D1_R_6, DAddr_W_D1_R_5, DAddr_W_D1_R_4, DAddr_W_D1_R_3, DAddr_W_D1_R_2, DAddr_W_D1_R_1, DAddr_W_D1_R_0 } = _402_;
  reg [31:0] _403_;
  always @(posedge IDCLOCKI)
    _403_ <= { _105_, _104_, _102_, _101_, _100_, _099_, _098_, _097_, _096_, _095_, _094_, _093_, _091_, _090_, _089_, _088_, _087_, _086_, _085_, _084_, _083_, _082_, _111_, _110_, _109_, _108_, _107_, _106_, _103_, _092_, _081_, _080_ };
  assign { CIAddr_I_D1_R_31, CIAddr_I_D1_R_30, CIAddr_I_D1_R_29, CIAddr_I_D1_R_28, CIAddr_I_D1_R_27, CIAddr_I_D1_R_26, CIAddr_I_D1_R_25, CIAddr_I_D1_R_24, CIAddr_I_D1_R_23, CIAddr_I_D1_R_22, CIAddr_I_D1_R_21, CIAddr_I_D1_R_20, CIAddr_I_D1_R_19, CIAddr_I_D1_R_18, CIAddr_I_D1_R_17, CIAddr_I_D1_R_16, CIAddr_I_D1_R_15, CIAddr_I_D1_R_14, CIAddr_I_D1_R_13, CIAddr_I_D1_R_12, CIAddr_I_D1_R_11, CIAddr_I_D1_R_10, CIAddr_I_D1_R_9, CIAddr_I_D1_R_8, CIAddr_I_D1_R_7, CIAddr_I_D1_R_6, CIAddr_I_D1_R_5, CIAddr_I_D1_R_4, CIAddr_I_D1_R_3, CIAddr_I_D1_R_2, CIAddr_I_D1_R_1, CIAddr_I_D1_R_0 } = _403_;
  reg [3:0] _404_;
  always @(posedge IDCLOCKI)
    _404_ <= { _067_, _066_, _065_, _064_ };
  assign { CDBe_E_D1_R_3, CDBe_E_D1_R_2, CDBe_E_D1_R_1, CDBe_E_D1_R_0 } = _404_;
  reg [3:0] _405_;
  always @(posedge IDCLOCKI)
    _405_ <= { _071_, _070_, _069_, _068_ };
  assign { CDBe_M_D1_R_3, CDBe_M_D1_R_2, CDBe_M_D1_R_1, CDBe_M_D1_R_0 } = _405_;
  always @(posedge IDCLOCKI)
    CDSign_E_D1_R <= _074_;
  always @(posedge IDCLOCKI)
    DSysSign <= _075_;
  always @(posedge IDCLOCKI)
    CDRead_E_D1_R <= _072_;
  always @(posedge IDCLOCKI)
    CDRead_M_D1_R <= _073_;
  always @(posedge IDCLOCKI)
    CDWrite_E_D1_R <= _077_;
  always @(posedge IDCLOCKI)
    CDWrite_M_D1_R <= _078_;
  always @(posedge IDCLOCKI)
    CDUnc_M_D1_R <= _076_;
  always @(posedge IDCLOCKI)
    DUnc_W_D1_R <= _179_;
  always @(posedge IDCLOCKI)
    IDM <= _186_;
  always @(posedge IDCLOCKI)
    DDM <= _181_;
  always @(posedge IDCLOCKI)
    RESET_X_R_N <= RESET_D1_R_N;
  function [1:0] _417_;
    input [1:0] a;
    input [3:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _417_ = b[1:0];
      2'b1?:
        _417_ = b[3:2];
      default:
        _417_ = a;
    endcase
  endfunction
  assign { DSysSz_1, DSysSz_0 } = _417_(2'h0, 4'h7, { _307_, _304_ });
  assign _304_ = { DSysBE_3, DSysBE_2, DSysBE_1, DSysBE_0 } == 4'hf;
  assign _307_ = | { _306_, _305_ };
  assign _305_ = { DSysBE_3, DSysBE_2, DSysBE_1, DSysBE_0 } == 4'h3;
  assign _306_ = { DSysBE_3, DSysBE_2, DSysBE_1, DSysBE_0 } == 4'hc;
  assign DSysUC = DCWrite_W_D1_R ? DUnc_W_D1_R : CDUnc_M_D1_R;
  assign { DSysAddr_31, DSysAddr_30, DSysAddr_29, DSysAddr_28, DSysAddr_27, DSysAddr_26, DSysAddr_25, DSysAddr_24, DSysAddr_23, DSysAddr_22, DSysAddr_21, DSysAddr_20, DSysAddr_19, DSysAddr_18, DSysAddr_17, DSysAddr_16, DSysAddr_15, DSysAddr_14, DSysAddr_13, DSysAddr_12, DSysAddr_11, DSysAddr_10, DSysAddr_9, DSysAddr_8, DSysAddr_7, DSysAddr_6, DSysAddr_5, DSysAddr_4, _224_, _213_, _202_, _201_ } = DCWrite_W_D1_R ? { DAddr_W_D1_R_31, DAddr_W_D1_R_30, DAddr_W_D1_R_29, DAddr_W_D1_R_28, DAddr_W_D1_R_27, DAddr_W_D1_R_26, DAddr_W_D1_R_25, DAddr_W_D1_R_24, DAddr_W_D1_R_23, DAddr_W_D1_R_22, DAddr_W_D1_R_21, DAddr_W_D1_R_20, DAddr_W_D1_R_19, DAddr_W_D1_R_18, DAddr_W_D1_R_17, DAddr_W_D1_R_16, DAddr_W_D1_R_15, DAddr_W_D1_R_14, DAddr_W_D1_R_13, DAddr_W_D1_R_12, DAddr_W_D1_R_11, DAddr_W_D1_R_10, DAddr_W_D1_R_9, DAddr_W_D1_R_8, DAddr_W_D1_R_7, DAddr_W_D1_R_6, DAddr_W_D1_R_5, DAddr_W_D1_R_4, DAddr_W_D1_R_3, DAddr_W_D1_R_2, DAddr_W_D1_R_1, DAddr_W_D1_R_0 } : { CDAddr_M_D1_R_31, CDAddr_M_D1_R_30, CDAddr_M_D1_R_29, CDAddr_M_D1_R_28, CDAddr_M_D1_R_27, CDAddr_M_D1_R_26, CDAddr_M_D1_R_25, CDAddr_M_D1_R_24, CDAddr_M_D1_R_23, CDAddr_M_D1_R_22, CDAddr_M_D1_R_21, CDAddr_M_D1_R_20, CDAddr_M_D1_R_19, CDAddr_M_D1_R_18, CDAddr_M_D1_R_17, CDAddr_M_D1_R_16, CDAddr_M_D1_R_15, CDAddr_M_D1_R_14, CDAddr_M_D1_R_13, CDAddr_M_D1_R_12, CDAddr_M_D1_R_11, CDAddr_M_D1_R_10, CDAddr_M_D1_R_9, CDAddr_M_D1_R_8, CDAddr_M_D1_R_7, CDAddr_M_D1_R_6, CDAddr_M_D1_R_5, CDAddr_M_D1_R_4, CDAddr_M_D1_R_3, CDAddr_M_D1_R_2, CDAddr_M_D1_R_1, CDAddr_M_D1_R_0 };
  assign DUnc_W_D1_P = anyDBusy_D1 ? DUnc_W_D1_R : CDUnc_M_D1_R;
  assign { DAddr_W_D1_P_31, DAddr_W_D1_P_30, DAddr_W_D1_P_29, DAddr_W_D1_P_28, DAddr_W_D1_P_27, DAddr_W_D1_P_26, DAddr_W_D1_P_25, DAddr_W_D1_P_24, DAddr_W_D1_P_23, DAddr_W_D1_P_22, DAddr_W_D1_P_21, DAddr_W_D1_P_20, DAddr_W_D1_P_19, DAddr_W_D1_P_18, DAddr_W_D1_P_17, DAddr_W_D1_P_16, DAddr_W_D1_P_15, DAddr_W_D1_P_14, DAddr_W_D1_P_13, DAddr_W_D1_P_12, DAddr_W_D1_P_11, DAddr_W_D1_P_10, DAddr_W_D1_P_9, DAddr_W_D1_P_8, DAddr_W_D1_P_7, DAddr_W_D1_P_6, DAddr_W_D1_P_5, DAddr_W_D1_P_4, DAddr_W_D1_P_3, DAddr_W_D1_P_2, DAddr_W_D1_P_1, DAddr_W_D1_P_0 } = anyDBusy_D1 ? { DAddr_W_D1_R_31, DAddr_W_D1_R_30, DAddr_W_D1_R_29, DAddr_W_D1_R_28, DAddr_W_D1_R_27, DAddr_W_D1_R_26, DAddr_W_D1_R_25, DAddr_W_D1_R_24, DAddr_W_D1_R_23, DAddr_W_D1_R_22, DAddr_W_D1_R_21, DAddr_W_D1_R_20, DAddr_W_D1_R_19, DAddr_W_D1_R_18, DAddr_W_D1_R_17, DAddr_W_D1_R_16, DAddr_W_D1_R_15, DAddr_W_D1_R_14, DAddr_W_D1_R_13, DAddr_W_D1_R_12, DAddr_W_D1_R_11, DAddr_W_D1_R_10, DAddr_W_D1_R_9, DAddr_W_D1_R_8, DAddr_W_D1_R_7, DAddr_W_D1_R_6, DAddr_W_D1_R_5, DAddr_W_D1_R_4, DAddr_W_D1_R_3, DAddr_W_D1_R_2, DAddr_W_D1_R_1, DAddr_W_D1_R_0 } : { CDAddr_M_D1_R_31, CDAddr_M_D1_R_30, CDAddr_M_D1_R_29, CDAddr_M_D1_R_28, CDAddr_M_D1_R_27, CDAddr_M_D1_R_26, CDAddr_M_D1_R_25, CDAddr_M_D1_R_24, CDAddr_M_D1_R_23, CDAddr_M_D1_R_22, CDAddr_M_D1_R_21, CDAddr_M_D1_R_20, CDAddr_M_D1_R_19, CDAddr_M_D1_R_18, CDAddr_M_D1_R_17, CDAddr_M_D1_R_16, CDAddr_M_D1_R_15, CDAddr_M_D1_R_14, CDAddr_M_D1_R_13, CDAddr_M_D1_R_12, CDAddr_M_D1_R_11, CDAddr_M_D1_R_10, CDAddr_M_D1_R_9, CDAddr_M_D1_R_8, CDAddr_M_D1_R_7, CDAddr_M_D1_R_6, CDAddr_M_D1_R_5, CDAddr_M_D1_R_4, CDAddr_M_D1_R_3, CDAddr_M_D1_R_2, CDAddr_M_D1_R_1, CDAddr_M_D1_R_0 };
  assign { _235_, _234_, _233_ } = anyDBusy_D1 ? 3'hx : { _259_, _258_, _257_ };
  assign { DCmpAddr_31, DCmpAddr_30, DCmpAddr_29 } = anyDBusy_D1 ? { CDAddr_M_D1_R_31, CDAddr_M_D1_R_30, CDAddr_M_D1_R_29 } : { _235_, _234_, _233_ };
  assign { DCmpAddr_28, DCmpAddr_27, DCmpAddr_26, DCmpAddr_25, DCmpAddr_24, DCmpAddr_23, DCmpAddr_22, DCmpAddr_21, DCmpAddr_20, DCmpAddr_19, DCmpAddr_18, DCmpAddr_17, DCmpAddr_16, DCmpAddr_15, DCmpAddr_14, DCmpAddr_13, DCmpAddr_12, DCmpAddr_11, DCmpAddr_10, DCmpAddr_9, DCmpAddr_8, DCmpAddr_7, DCmpAddr_6, DCmpAddr_5, DCmpAddr_4, DCmpAddr_3, DCmpAddr_2, DCmpAddr_1, DCmpAddr_0 } = anyDBusy_D1 ? { CDAddr_M_D1_R_28, CDAddr_M_D1_R_27, CDAddr_M_D1_R_26, CDAddr_M_D1_R_25, CDAddr_M_D1_R_24, CDAddr_M_D1_R_23, CDAddr_M_D1_R_22, CDAddr_M_D1_R_21, CDAddr_M_D1_R_20, CDAddr_M_D1_R_19, CDAddr_M_D1_R_18, CDAddr_M_D1_R_17, CDAddr_M_D1_R_16, CDAddr_M_D1_R_15, CDAddr_M_D1_R_14, CDAddr_M_D1_R_13, CDAddr_M_D1_R_12, CDAddr_M_D1_R_11, CDAddr_M_D1_R_10, CDAddr_M_D1_R_9, CDAddr_M_D1_R_8, CDAddr_M_D1_R_7, CDAddr_M_D1_R_6, CDAddr_M_D1_R_5, CDAddr_M_D1_R_4, CDAddr_M_D1_R_3, CDAddr_M_D1_R_2, CDAddr_M_D1_R_1, CDAddr_M_D1_R_0 } : { CDAddr_E_D1_R_28, CDAddr_E_D1_R_27, CDAddr_E_D1_R_26, CDAddr_E_D1_R_25, CDAddr_E_D1_R_24, CDAddr_E_D1_R_23, CDAddr_E_D1_R_22, CDAddr_E_D1_R_21, CDAddr_E_D1_R_20, CDAddr_E_D1_R_19, CDAddr_E_D1_R_18, CDAddr_E_D1_R_17, CDAddr_E_D1_R_16, CDAddr_E_D1_R_15, CDAddr_E_D1_R_14, CDAddr_E_D1_R_13, CDAddr_E_D1_R_12, CDAddr_E_D1_R_11, CDAddr_E_D1_R_10, CDAddr_E_D1_R_9, CDAddr_E_D1_R_8, CDAddr_E_D1_R_7, CDAddr_E_D1_R_6, CDAddr_E_D1_R_5, CDAddr_E_D1_R_4, CDAddr_E_D1_R_3, CDAddr_E_D1_R_2, CDAddr_E_D1_R_1, CDAddr_E_D1_R_0 };
  assign CDSign_M_D1_P = anyDBusy_D1 ? DSysSign : CDSign_E_D1_R;
  assign { CDBe_M_D1_P_3, CDBe_M_D1_P_2, CDBe_M_D1_P_1, CDBe_M_D1_P_0 } = anyDBusy_D1 ? { CDBe_M_D1_R_3, CDBe_M_D1_R_2, CDBe_M_D1_R_1, CDBe_M_D1_R_0 } : { CDBe_E_D1_R_3, CDBe_E_D1_R_2, CDBe_E_D1_R_1, CDBe_E_D1_R_0 };
  assign CDWrite_M_D1_P = anyDBusy_D1 ? CDWrite_M_D1_R : _253_;
  assign CDRead_M_D1_P = anyDBusy_D1 ? CDRead_M_D1_R : _252_;
  assign CDUnc_M_D1_P = anyDBusy_D1 ? CDUnc_M_D1_R : _296_;
  assign { CIAddr_I_D1_P_31, CIAddr_I_D1_P_30, CIAddr_I_D1_P_29, CIAddr_I_D1_P_28, CIAddr_I_D1_P_27, CIAddr_I_D1_P_26, CIAddr_I_D1_P_25, CIAddr_I_D1_P_24, CIAddr_I_D1_P_23, CIAddr_I_D1_P_22, CIAddr_I_D1_P_21, CIAddr_I_D1_P_20, CIAddr_I_D1_P_19, CIAddr_I_D1_P_18, CIAddr_I_D1_P_17, CIAddr_I_D1_P_16, CIAddr_I_D1_P_15, CIAddr_I_D1_P_14, CIAddr_I_D1_P_13, CIAddr_I_D1_P_12, CIAddr_I_D1_P_11, CIAddr_I_D1_P_10, CIAddr_I_D1_P_9, CIAddr_I_D1_P_8, CIAddr_I_D1_P_7, CIAddr_I_D1_P_6, CIAddr_I_D1_P_5, CIAddr_I_D1_P_4, CIAddr_I_D1_P_3, CIAddr_I_D1_P_2, CIAddr_I_D1_P_1, CIAddr_I_D1_P_0 } = _251_ ? { CIAddr_I_D1_R_31, CIAddr_I_D1_R_30, CIAddr_I_D1_R_29, CIAddr_I_D1_R_28, CIAddr_I_D1_R_27, CIAddr_I_D1_R_26, CIAddr_I_D1_R_25, CIAddr_I_D1_R_24, CIAddr_I_D1_R_23, CIAddr_I_D1_R_22, CIAddr_I_D1_R_21, CIAddr_I_D1_R_20, CIAddr_I_D1_R_19, CIAddr_I_D1_R_18, CIAddr_I_D1_R_17, CIAddr_I_D1_R_16, CIAddr_I_D1_R_15, CIAddr_I_D1_R_14, CIAddr_I_D1_R_13, CIAddr_I_D1_R_12, CIAddr_I_D1_R_11, CIAddr_I_D1_R_10, CIAddr_I_D1_R_9, CIAddr_I_D1_R_8, CIAddr_I_D1_R_7, CIAddr_I_D1_R_6, CIAddr_I_D1_R_5, CIAddr_I_D1_R_4, CIAddr_I_D1_R_3, CIAddr_I_D1_R_2, CIAddr_I_D1_R_1, CIAddr_I_D1_R_0 } : { CIAddr_I_R_31, CIAddr_I_R_30, CIAddr_I_R_29, CIAddr_I_R_28, CIAddr_I_R_27, CIAddr_I_R_26, CIAddr_I_R_25, CIAddr_I_R_24, CIAddr_I_R_23, CIAddr_I_R_22, CIAddr_I_R_21, CIAddr_I_R_20, CIAddr_I_R_19, CIAddr_I_R_18, CIAddr_I_R_17, CIAddr_I_R_16, CIAddr_I_R_15, CIAddr_I_R_14, CIAddr_I_R_13, CIAddr_I_R_12, CIAddr_I_R_11, CIAddr_I_R_10, CIAddr_I_R_9, CIAddr_I_R_8, CIAddr_I_R_7, CIAddr_I_R_6, CIAddr_I_R_5, CIAddr_I_R_4, CIAddr_I_R_3, CIAddr_I_R_2, CIAddr_I_R_1, CIAddr_I_R_0 };
  assign { CIAddr_I_P_31, CIAddr_I_P_30, CIAddr_I_P_29, CIAddr_I_P_28, CIAddr_I_P_27, CIAddr_I_P_26, CIAddr_I_P_25, CIAddr_I_P_24, CIAddr_I_P_23, CIAddr_I_P_22, CIAddr_I_P_21, CIAddr_I_P_20, CIAddr_I_P_19, CIAddr_I_P_18, CIAddr_I_P_17, CIAddr_I_P_16, CIAddr_I_P_15, CIAddr_I_P_14, CIAddr_I_P_13, CIAddr_I_P_12, CIAddr_I_P_11, CIAddr_I_P_10, CIAddr_I_P_9, CIAddr_I_P_8, CIAddr_I_P_7, CIAddr_I_P_6, CIAddr_I_P_5, CIAddr_I_P_4, CIAddr_I_P_3, CIAddr_I_P_2, CIAddr_I_P_1, CIAddr_I_P_0 } = INIT_D1_R ? { CIAddr_I_R_31, CIAddr_I_R_30, CIAddr_I_R_29, CIAddr_I_R_28, CIAddr_I_R_27, CIAddr_I_R_26, CIAddr_I_R_25, CIAddr_I_R_24, CIAddr_I_R_23, CIAddr_I_R_22, CIAddr_I_R_21, CIAddr_I_R_20, CIAddr_I_R_19, CIAddr_I_R_18, CIAddr_I_R_17, CIAddr_I_R_16, CIAddr_I_R_15, CIAddr_I_R_14, CIAddr_I_R_13, CIAddr_I_R_12, CIAddr_I_R_11, CIAddr_I_R_10, CIAddr_I_R_9, CIAddr_I_R_8, CIAddr_I_R_7, CIAddr_I_R_6, CIAddr_I_R_5, CIAddr_I_R_4, CIAddr_I_R_3, CIAddr_I_R_2, CIAddr_I_R_1, CIAddr_I_R_0 } : { C_IADDR_B_31, C_IADDR_B_30, C_IADDR_B_29, C_IADDR_B_28, C_IADDR_B_27, C_IADDR_B_26, C_IADDR_B_25, C_IADDR_B_24, C_IADDR_B_23, C_IADDR_B_22, C_IADDR_B_21, C_IADDR_B_20, C_IADDR_B_19, C_IADDR_B_18, C_IADDR_B_17, C_IADDR_B_16, C_IADDR_B_15, C_IADDR_B_14, C_IADDR_B_13, C_IADDR_B_12, C_IADDR_B_11, C_IADDR_B_10, C_IADDR_B_9, C_IADDR_B_8, C_IADDR_B_7, C_IADDR_B_6, C_IADDR_B_5, C_IADDR_B_4, C_IADDR_B_3, C_IADDR_B_2, C_IADDR_B_1, C_IADDR_B_0 };
  assign _181_ = RESET_D2_R_N ? CP0_JCTRLDM_M_R : 1'h0;
  assign _186_ = RESET_D2_R_N ? CP0_IEJORDM_I : 1'h0;
  assign { _137_, _136_, _134_, _133_, _132_, _131_, _130_, _129_, _128_, _127_, _126_, _125_, _123_, _122_, _121_, _120_, _119_, _118_, _117_, _116_, _115_, _114_, _143_, _142_, _141_, _140_, _139_, _138_, _135_, _124_, _113_, _112_ } = RESET_D2_R_N ? { CIAddr_I_P_31, CIAddr_I_P_30, CIAddr_I_P_29, CIAddr_I_P_28, CIAddr_I_P_27, CIAddr_I_P_26, CIAddr_I_P_25, CIAddr_I_P_24, CIAddr_I_P_23, CIAddr_I_P_22, CIAddr_I_P_21, CIAddr_I_P_20, CIAddr_I_P_19, CIAddr_I_P_18, CIAddr_I_P_17, CIAddr_I_P_16, CIAddr_I_P_15, CIAddr_I_P_14, CIAddr_I_P_13, CIAddr_I_P_12, CIAddr_I_P_11, CIAddr_I_P_10, CIAddr_I_P_9, CIAddr_I_P_8, CIAddr_I_P_7, CIAddr_I_P_6, CIAddr_I_P_5, CIAddr_I_P_4, CIAddr_I_P_3, CIAddr_I_P_2, CIAddr_I_P_1, CIAddr_I_P_0 } : 32'd0;
  assign { _105_, _104_, _102_, _101_, _100_, _099_, _098_, _097_, _096_, _095_, _094_, _093_, _091_, _090_, _089_, _088_, _087_, _086_, _085_, _084_, _083_, _082_, _111_, _110_, _109_, _108_, _107_, _106_, _103_, _092_, _081_, _080_ } = RESET_D2_R_N ? { CIAddr_I_D1_P_31, CIAddr_I_D1_P_30, CIAddr_I_D1_P_29, CIAddr_I_D1_P_28, CIAddr_I_D1_P_27, CIAddr_I_D1_P_26, CIAddr_I_D1_P_25, CIAddr_I_D1_P_24, CIAddr_I_D1_P_23, CIAddr_I_D1_P_22, CIAddr_I_D1_P_21, CIAddr_I_D1_P_20, CIAddr_I_D1_P_19, CIAddr_I_D1_P_18, CIAddr_I_D1_P_17, CIAddr_I_D1_P_16, CIAddr_I_D1_P_15, CIAddr_I_D1_P_14, CIAddr_I_D1_P_13, CIAddr_I_D1_P_12, CIAddr_I_D1_P_11, CIAddr_I_D1_P_10, CIAddr_I_D1_P_9, CIAddr_I_D1_P_8, CIAddr_I_D1_P_7, CIAddr_I_D1_P_6, CIAddr_I_D1_P_5, CIAddr_I_D1_P_4, CIAddr_I_D1_P_3, CIAddr_I_D1_P_2, CIAddr_I_D1_P_1, CIAddr_I_D1_P_0 } : 32'd0;
  assign _144_ = RESET_D2_R_N ? C_ISTALL_I : 1'h0;
  assign _179_ = RESET_D2_R_N ? DUnc_W_D1_P : 1'h0;
  assign { _170_, _169_, _167_, _166_, _165_, _164_, _163_, _162_, _161_, _160_, _159_, _158_, _156_, _155_, _154_, _153_, _152_, _151_, _150_, _149_, _148_, _147_, _176_, _175_, _174_, _173_, _172_, _171_, _168_, _157_, _146_, _145_ } = RESET_D2_R_N ? { DAddr_W_D1_P_31, DAddr_W_D1_P_30, DAddr_W_D1_P_29, DAddr_W_D1_P_28, DAddr_W_D1_P_27, DAddr_W_D1_P_26, DAddr_W_D1_P_25, DAddr_W_D1_P_24, DAddr_W_D1_P_23, DAddr_W_D1_P_22, DAddr_W_D1_P_21, DAddr_W_D1_P_20, DAddr_W_D1_P_19, DAddr_W_D1_P_18, DAddr_W_D1_P_17, DAddr_W_D1_P_16, DAddr_W_D1_P_15, DAddr_W_D1_P_14, DAddr_W_D1_P_13, DAddr_W_D1_P_12, DAddr_W_D1_P_11, DAddr_W_D1_P_10, DAddr_W_D1_P_9, DAddr_W_D1_P_8, DAddr_W_D1_P_7, DAddr_W_D1_P_6, DAddr_W_D1_P_5, DAddr_W_D1_P_4, DAddr_W_D1_P_3, DAddr_W_D1_P_2, DAddr_W_D1_P_1, DAddr_W_D1_P_0 } : 32'd0;
  assign _076_ = RESET_D2_R_N ? CDUnc_M_D1_P : 1'h0;
  assign { _057_, _056_, _054_, _053_, _052_, _051_, _050_, _049_, _048_, _047_, _046_, _045_, _043_, _042_, _041_, _040_, _039_, _038_, _037_, _036_, _035_, _034_, _063_, _062_, _061_, _060_, _059_, _058_, _055_, _044_, _033_, _032_ } = RESET_D2_R_N ? { DCmpAddr_31, DCmpAddr_30, DCmpAddr_29, DCmpAddr_28, DCmpAddr_27, DCmpAddr_26, DCmpAddr_25, DCmpAddr_24, DCmpAddr_23, DCmpAddr_22, DCmpAddr_21, DCmpAddr_20, DCmpAddr_19, DCmpAddr_18, DCmpAddr_17, DCmpAddr_16, DCmpAddr_15, DCmpAddr_14, DCmpAddr_13, DCmpAddr_12, DCmpAddr_11, DCmpAddr_10, DCmpAddr_9, DCmpAddr_8, DCmpAddr_7, DCmpAddr_6, DCmpAddr_5, DCmpAddr_4, DCmpAddr_3, DCmpAddr_2, DCmpAddr_1, DCmpAddr_0 } : 32'd0;
  assign _075_ = RESET_D2_R_N ? CDSign_M_D1_P : 1'h0;
  assign { _071_, _070_, _069_, _068_ } = RESET_D2_R_N ? { CDBe_M_D1_P_3, CDBe_M_D1_P_2, CDBe_M_D1_P_1, CDBe_M_D1_P_0 } : 4'h0;
  assign _078_ = RESET_D2_R_N ? CDWrite_M_D1_P : 1'h0;
  assign _073_ = RESET_D2_R_N ? CDRead_M_D1_P : 1'h0;
  assign _177_ = RESET_D2_R_N ? DC_WRITE_W : 1'h0;
  assign _180_ = RESET_D2_R_N ? DW_ACK_M : 1'h0;
  assign _178_ = RESET_D2_R_N ? DR_ACK_M : 1'h0;
  assign { _192_, _191_, _190_, _189_, _200_, _199_, _198_, _197_, _196_, _195_, _194_, _193_, _188_, _187_ } = RESET_D2_R_N ? { X_HALT_R_13, X_HALT_R_12, X_HALT_R_11, X_HALT_R_10, X_HALT_R_9, X_HALT_R_8, X_HALT_R_7, X_HALT_R_6, X_HALT_R_5, X_HALT_R_4, X_HALT_R_3, X_HALT_R_2, X_HALT_R_1, X_HALT_R_0 } : 14'h0000;
  assign _079_ = RESET_D2_R_N ? C_EXCEPTION_M : 1'h0;
  assign _074_ = RESET_D2_R_N ? C_DSIGN_E : 1'h0;
  assign { _067_, _066_, _065_, _064_ } = RESET_D2_R_N ? { C_DBE_E_3, C_DBE_E_2, C_DBE_E_1, C_DBE_E_0 } : 4'h0;
  assign _077_ = RESET_D2_R_N ? C_DWRITE_E : 1'h0;
  assign _072_ = RESET_D2_R_N ? C_DREAD_E : 1'h0;
  assign { _025_, _024_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_, _002_, _031_, _030_, _029_, _028_, _027_, _026_, _023_, _012_, _001_, _000_ } = RESET_D2_R_N ? { C_DADDR_E_31, C_DADDR_E_30, C_DADDR_E_29, C_DADDR_E_28, C_DADDR_E_27, C_DADDR_E_26, C_DADDR_E_25, C_DADDR_E_24, C_DADDR_E_23, C_DADDR_E_22, C_DADDR_E_21, C_DADDR_E_20, C_DADDR_E_19, C_DADDR_E_18, C_DADDR_E_17, C_DADDR_E_16, C_DADDR_E_15, C_DADDR_E_14, C_DADDR_E_13, C_DADDR_E_12, C_DADDR_E_11, C_DADDR_E_10, C_DADDR_E_9, C_DADDR_E_8, C_DADDR_E_7, C_DADDR_E_6, C_DADDR_E_5, C_DADDR_E_4, C_DADDR_E_3, C_DADDR_E_2, C_DADDR_E_1, C_DADDR_E_0 } : 32'd0;
  assign _185_ = RESET_D2_R_N ? INIT_D3_R : 1'h1;
  assign _184_ = RESET_D2_R_N ? INIT_D2_R : 1'h1;
  assign _183_ = RESET_D2_R_N ? INIT_D1_R : 1'h1;
  assign _182_ = RESET_D2_R_N ? 1'h0 : 1'h1;
  assign anyIBusy_D1 = | { X_HALT_D1_R_13, X_HALT_D1_R_12, X_HALT_D1_R_11, X_HALT_D1_R_10, X_HALT_D1_R_9, X_HALT_D1_R_8, X_HALT_D1_R_7, X_HALT_D1_R_6, X_HALT_D1_R_5, X_HALT_D1_R_4, X_HALT_D1_R_3, X_HALT_D1_R_2, X_HALT_D1_R_1, X_HALT_D1_R_0 };
  assign anyDBusy_D1 = | { X_HALT_D1_R_13, X_HALT_D1_R_12, X_HALT_D1_R_11, 1'h0, X_HALT_D1_R_9, X_HALT_D1_R_8, X_HALT_D1_R_7, X_HALT_D1_R_6, X_HALT_D1_R_5, X_HALT_D1_R_4, X_HALT_D1_R_3, X_HALT_D1_R_2, X_HALT_D1_R_1, X_HALT_D1_R_0 };
  assign PBI_EJHOLD = | { X_HALT_R_13, X_HALT_R_12, X_HALT_R_11, X_HALT_R_10, X_HALT_R_9, X_HALT_R_8, X_HALT_R_7, X_HALT_R_6, X_HALT_R_5, X_HALT_R_4, X_HALT_R_3, X_HALT_R_2, X_HALT_R_1, X_HALT_R_0 };
  assign _227_ = DSysAddr_4;
  assign _228_ = DSysAddr_5;
  assign _229_ = DSysAddr_6;
  assign _230_ = DSysAddr_7;
  assign _231_ = DSysAddr_8;
  assign _232_ = DSysAddr_9;
  assign _203_ = DSysAddr_10;
  assign _204_ = DSysAddr_11;
  assign _205_ = DSysAddr_12;
  assign _206_ = DSysAddr_13;
  assign _207_ = DSysAddr_14;
  assign _208_ = DSysAddr_15;
  assign _209_ = DSysAddr_16;
  assign _210_ = DSysAddr_17;
  assign _211_ = DSysAddr_18;
  assign _212_ = DSysAddr_19;
  assign _214_ = DSysAddr_20;
  assign _215_ = DSysAddr_21;
  assign _216_ = DSysAddr_22;
  assign _217_ = DSysAddr_23;
  assign _218_ = DSysAddr_24;
  assign _219_ = DSysAddr_25;
  assign _220_ = DSysAddr_26;
  assign _221_ = DSysAddr_27;
  assign _222_ = DSysAddr_28;
  assign _223_ = DSysAddr_29;
  assign _225_ = DSysAddr_30;
  assign _226_ = DSysAddr_31;
  assign PBI_EJJPTHOLD = X_HALT_R_9;
  assign ISysAddr_0 = CIAddr_I_D1_R_0;
  assign ISysAddr_1 = CIAddr_I_D1_R_1;
  assign ISysAddr_4 = CIAddr_I_D1_R_4;
  assign ISysAddr_5 = CIAddr_I_D1_R_5;
  assign ISysAddr_6 = CIAddr_I_D1_R_6;
  assign ISysAddr_7 = CIAddr_I_D1_R_7;
  assign ISysAddr_8 = CIAddr_I_D1_R_8;
  assign ISysAddr_9 = CIAddr_I_D1_R_9;
  assign ISysAddr_10 = CIAddr_I_D1_R_10;
  assign ISysAddr_11 = CIAddr_I_D1_R_11;
  assign ISysAddr_12 = CIAddr_I_D1_R_12;
  assign ISysAddr_13 = CIAddr_I_D1_R_13;
  assign ISysAddr_14 = CIAddr_I_D1_R_14;
  assign ISysAddr_15 = CIAddr_I_D1_R_15;
  assign ISysAddr_16 = CIAddr_I_D1_R_16;
  assign ISysAddr_17 = CIAddr_I_D1_R_17;
  assign ISysAddr_18 = CIAddr_I_D1_R_18;
  assign ISysAddr_19 = CIAddr_I_D1_R_19;
  assign ISysAddr_20 = CIAddr_I_D1_R_20;
  assign ISysAddr_21 = CIAddr_I_D1_R_21;
  assign ISysAddr_22 = CIAddr_I_D1_R_22;
  assign ISysAddr_23 = CIAddr_I_D1_R_23;
  assign ISysAddr_24 = CIAddr_I_D1_R_24;
  assign ISysAddr_25 = CIAddr_I_D1_R_25;
  assign ISysAddr_26 = CIAddr_I_D1_R_26;
  assign ISysAddr_27 = CIAddr_I_D1_R_27;
  assign ISysAddr_28 = CIAddr_I_D1_R_28;
endmodule
