{
  "creator": "Yosys 0.55+8 (git sha1 9334a5c27, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)",
  "modules": {
    "$__ABC9_DELAY": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001011",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$12084": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$__ABC9_SCC_BREAKER": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:9.1-11.10"
      },
      "parameter_default_values": {
        "WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "O": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:9.47-9.48"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:9.69-9.70"
          }
        }
      }
    },
    "$__DFF_N__$abc9_flop": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001010",
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:14.1-20.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:14.36-14.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:14.39-14.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:14.42-14.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:14.52-14.54"
          }
        }
      }
    },
    "$__DFF_P__$abc9_flop": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001001",
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:23.1-29.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:23.36-23.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:23.39-23.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:23.42-23.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:23.52-23.54"
          }
        }
      }
    },
    "$__ICE40_CARRY_WRAPPER": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001101",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:2.1-86.10"
      },
      "parameter_default_values": {
        "I3_IS_CI": "00000000000000000000000000000000",
        "LUT": "00000000000000000000000000000000"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:6.8-6.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:6.11-6.12"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:9.8-9.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:9.12-9.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:5.9-5.10"
          }
        }
      }
    },
    "$paramod$33541574c892189ea1415ceac45125d7d397c516\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_FILE": " ",
        "READ_MODE": "11",
        "WRITE_MODE": "11"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$12003": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$12004": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$12005": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$12006": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$12003_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$12004_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$12005_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$12006_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_FILE": " ",
        "READ_MODE": "00",
        "WRITE_MODE": "00"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$11999": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$12000": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$12001": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$12002": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$11999_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$12000_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$12001_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$12002_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000000010101": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000111",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000010101"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$12084": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000010101",
            "T_FALL_MIN": "00000000000000000000000000010101",
            "T_FALL_TYP": "00000000000000000000000000010101",
            "T_RISE_MAX": "00000000000000000000000000010101",
            "T_RISE_MIN": "00000000000000000000000000010101",
            "T_RISE_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000001100010": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000100",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000001100010"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$12084": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001100010",
            "T_FALL_MIN": "00000000000000000000000001100010",
            "T_FALL_TYP": "00000000000000000000000001100010",
            "T_RISE_MAX": "00000000000000000000000001100010",
            "T_RISE_MIN": "00000000000000000000000001100010",
            "T_RISE_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000010000101": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000010000101"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$12084": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000010000101",
            "T_FALL_TYP": "00000000000000000000000010000101",
            "T_RISE_MAX": "00000000000000000000000010000101",
            "T_RISE_MIN": "00000000000000000000000010000101",
            "T_RISE_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000010100001": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000010",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000010100001"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$12084": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100001",
            "T_FALL_MIN": "00000000000000000000000010100001",
            "T_FALL_TYP": "00000000000000000000000010100001",
            "T_RISE_MAX": "00000000000000000000000010100001",
            "T_RISE_MIN": "00000000000000000000000010100001",
            "T_RISE_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000011001011": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001000",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000011001011"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$12084": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011001011",
            "T_FALL_MIN": "00000000000000000000000011001011",
            "T_FALL_TYP": "00000000000000000000000011001011",
            "T_RISE_MAX": "00000000000000000000000011001011",
            "T_RISE_MIN": "00000000000000000000000011001011",
            "T_RISE_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000011100000": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000011",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000011100000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$12084": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011100000",
            "T_FALL_MIN": "00000000000000000000000011100000",
            "T_FALL_TYP": "00000000000000000000000011100000",
            "T_RISE_MAX": "00000000000000000000000011100000",
            "T_RISE_MIN": "00000000000000000000000011100000",
            "T_RISE_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000100001011": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000101",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000100001011"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$12084": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100001011",
            "T_FALL_MIN": "00000000000000000000000100001011",
            "T_FALL_TYP": "00000000000000000000000100001011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000100001011",
            "T_RISE_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000100010010": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000110",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000100010010"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$12084": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000100010010",
            "T_FALL_TYP": "00000000000000000000000100010010",
            "T_RISE_MAX": "00000000000000000000000100010010",
            "T_RISE_MIN": "00000000000000000000000100010010",
            "T_RISE_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ICE40_CARRY_WRAPPER\\LUT=16'0110100110010110\\I3_IS_CI=1'1": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001100",
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ICE40_CARRY_WRAPPER",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:2.1-86.10"
      },
      "parameter_default_values": {
        "I3_IS_CI": "1",
        "LUT": "0110100110010110"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:6.8-6.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:6.11-6.12"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:9.8-9.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:9.12-9.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/abc9_model.v:5.9-5.10"
          }
        }
      }
    },
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2136.1-2420.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$126": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2231.2-2231.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$127": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2233.2-2233.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$128": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2235.2-2235.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$129": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2237.2-2237.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$130": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2239.2-2239.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$131": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2241.2-2241.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$132": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2243.2-2243.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$133": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2245.2-2245.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$134": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2247.2-2247.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$135": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2249.2-2249.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$136": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2251.2-2251.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$137": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2253.2-2253.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$138": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2255.2-2255.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$139": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2257.2-2257.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$140": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2259.2-2259.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$141": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2260.2-2260.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$142": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2261.2-2261.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$143": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2263.2-2263.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$144": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2265.2-2265.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$145": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2266.2-2266.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$146": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2267.2-2267.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$147": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2269.2-2269.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$148": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2271.2-2271.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$149": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2272.2-2272.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$150": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2273.2-2273.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$151": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2275.2-2275.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$152": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2277.2-2277.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$153": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2278.2-2278.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$154": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2279.2-2279.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$155": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2281.2-2281.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$156": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2283.2-2283.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$157": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2285.2-2285.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$158": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2287.2-2287.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$159": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2288.2-2288.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$160": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2289.2-2289.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2137.34-2137.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2137.24-2137.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2137.29-2137.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2140.9-2140.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2137.8-2137.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2137.12-2137.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2137.16-2137.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2137.20-2137.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2138.9-2138.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2139.9-2139.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2137.39-2137.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3167.1-3502.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.135-3173.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.127-3173.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.54-3173.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.45-3173.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.36-3173.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.27-3173.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.18-3173.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.9-3173.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.119-3173.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.111-3173.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.103-3173.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.95-3173.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.87-3173.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.79-3173.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.71-3173.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3173.63-3173.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.100-3170.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.91-3170.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.9-3170.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.82-3170.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.73-3170.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.64-3170.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.55-3170.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.46-3170.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.37-3170.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.28-3170.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3170.19-3170.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3169.9-3169.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3169.15-3169.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.150-3168.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.141-3168.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.59-3168.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.49-3168.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.39-3168.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.29-3168.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.19-3168.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.9-3168.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.132-3168.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.123-3168.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.114-3168.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.105-3168.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.96-3168.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.87-3168.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.78-3168.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3168.69-3168.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3169.22-3169.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.100-3172.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.91-3172.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.9-3172.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.82-3172.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.73-3172.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.64-3172.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.55-3172.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.46-3172.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.37-3172.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.28-3172.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3172.19-3172.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3171.9-3171.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3171.15-3171.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.150-3174.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.141-3174.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.59-3174.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.49-3174.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.39-3174.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.29-3174.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.19-3174.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.9-3174.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.132-3174.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.123-3174.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.114-3174.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.105-3174.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.96-3174.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.87-3174.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.78-3174.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3174.69-3174.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3171.22-3171.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:228.1-260.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:228.43-228.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:228.25-228.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:228.35-228.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:228.39-228.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:265.1-300.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:267.8-267.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:267.11-267.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:266.13-266.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:303.1-347.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:305.8-305.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:307.8-307.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:306.8-306.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:304.13-304.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001110",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:653.1-730.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:655.8-655.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:658.8-658.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:654.13-654.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:657.8-657.9"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001111",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:794.1-871.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:796.8-796.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:799.8-799.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:797.8-797.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:795.13-795.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:798.8-798.9"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:592.1-650.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:594.8-594.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:597.8-597.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:595.8-595.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:593.13-593.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:596.8-596.9"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:733.1-791.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:735.8-735.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:738.8-738.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:736.8-736.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:734.13-734.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:737.8-737.9"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:876.1-911.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:878.8-878.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:878.11-878.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:877.13-877.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:914.1-958.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:916.8-916.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:918.8-918.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:917.8-917.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:915.13-915.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000010000",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1264.1-1341.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1266.8-1266.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1269.8-1269.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1267.8-1267.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1265.13-1265.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1268.8-1268.9"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000010001",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1405.1-1483.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407.8-1407.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1410.8-1410.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1408.8-1408.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1406.13-1406.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409.8-1409.9"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1203.1-1261.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1205.8-1205.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1208.8-1208.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1206.8-1206.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1204.13-1204.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1207.8-1207.9"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1344.1-1402.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1346.8-1346.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1349.8-1349.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1347.8-1347.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1345.13-1345.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1348.8-1348.9"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1011.1-1079.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1013.8-1013.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1013.14-1013.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1012.13-1012.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1013.11-1013.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000010010",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1132.1-1200.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1134.8-1134.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1134.14-1134.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1133.13-1133.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1134.11-1134.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:961.1-1008.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:963.8-963.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:963.14-963.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:962.13-962.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:963.11-963.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1082.1-1129.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1084.8-1084.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1084.14-1084.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1083.13-1083.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1084.11-1084.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000010011",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:400.1-468.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:402.8-402.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:402.14-402.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:401.13-401.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:402.11-402.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000010100",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:521.1-589.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:523.8-523.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:523.14-523.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:522.13-522.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:523.11-523.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:350.1-397.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:352.8-352.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:352.14-352.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:351.13-351.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:352.11-352.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:471.1-518.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:473.8-473.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:473.14-473.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:472.13-472.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:473.11-473.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2856.1-2860.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2857.8-2857.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2858.9-2858.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:162.1-172.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:164.9-164.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:163.9-163.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:123.1-160.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:127.9-127.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:133.9-133.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:134.9-134.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:131.9-131.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:132.9-132.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:125.9-125.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:128.9-128.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:126.9-126.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:129.9-129.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:130.9-130.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:124.9-124.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2664.1-2681.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2677.9-2677.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2676.8-2676.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2675.8-2675.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2665.8-2665.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2666.8-2666.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2667.8-2667.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2668.8-2668.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2669.8-2669.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2670.8-2670.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2671.8-2671.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2672.8-2672.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2673.8-2673.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2674.8-2674.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2733.1-2773.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2764.9-2764.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2765.9-2765.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2763.9-2763.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2744.9-2744.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2743.9-2743.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2742.9-2742.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2741.9-2741.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2740.9-2740.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2739.9-2739.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2738.9-2738.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2737.9-2737.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2734.9-2734.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2752.9-2752.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2751.9-2751.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2750.9-2750.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2749.9-2749.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2748.9-2748.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2747.9-2747.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2746.9-2746.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2745.9-2745.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2762.9-2762.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2761.9-2761.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2760.9-2760.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2759.9-2759.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2758.9-2758.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2757.9-2757.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2756.9-2756.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2755.9-2755.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2735.9-2735.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2736.9-2736.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2753.9-2753.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2766.9-2766.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2767.9-2767.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2754.9-2754.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2768.9-2768.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2769.9-2769.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:17.1-121.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:20.9-20.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:26.9-26.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:27.9-27.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:24.9-24.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:25.9-25.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:21.9-21.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:19.9-19.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:22.9-22.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:23.9-23.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:18.9-18.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2862.1-2929.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2865.9-2865.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2871.9-2871.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2872.9-2872.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2869.9-2869.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2870.9-2870.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2866.9-2866.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2864.9-2864.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2867.9-2867.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2868.9-2868.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2863.9-2863.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2873.9-2873.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2874.9-2874.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2931.1-2993.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2934.9-2934.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2941.9-2941.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2940.9-2940.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2939.9-2939.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2938.9-2938.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2935.9-2935.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2933.9-2933.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2936.9-2936.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2937.9-2937.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2932.9-2932.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2830.1-2853.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2844.8-2844.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2843.8-2843.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2842.8-2842.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2841.8-2841.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2832.8-2832.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2831.8-2831.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2840.8-2840.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2839.8-2839.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2838.8-2838.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2837.8-2837.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2836.8-2836.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2835.8-2835.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2834.8-2834.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2833.8-2833.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2845.8-2845.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2846.8-2846.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2851.9-2851.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2847.8-2847.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2848.9-2848.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2849.9-2849.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2850.9-2850.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2709.1-2713.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2710.8-2710.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2711.9-2711.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2684.1-2689.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2687.9-2687.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2686.8-2686.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2685.8-2685.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:177.1-225.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:179.8-179.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:180.8-180.10"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:181.8-181.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:182.8-182.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:178.9-178.10"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2996.1-3164.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2998.18-2998.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3005.12-3005.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3007.13-3007.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3003.19-3003.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3003.8-3003.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2999.8-2999.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2998.21-2998.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2999.15-2999.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2998.15-2998.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2997.13-2997.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2999.22-2999.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3005.8-3005.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2997.8-2997.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3007.9-3007.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2998.24-2998.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2999.29-2999.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3000.17-3000.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3000.8-3000.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3006.16-3006.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3004.18-3004.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3004.8-3004.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3002.18-3002.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3002.8-3002.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3001.17-3001.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3001.8-3001.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3005.21-3005.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3007.22-3007.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2521.1-2553.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2530.10-2530.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2528.16-2528.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2527.10-2527.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2532.10-2532.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2529.10-2529.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2523.10-2523.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2525.10-2525.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2524.10-2524.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2526.10-2526.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2522.10-2522.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2531.10-2531.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2535.10-2535.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2534.10-2534.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2533.10-2533.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2556.1-2588.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2565.10-2565.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2563.16-2563.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2562.10-2562.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2567.10-2567.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2564.10-2564.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2557.10-2557.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2558.10-2558.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2560.10-2560.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2559.10-2559.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2561.10-2561.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2566.10-2566.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2570.10-2570.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2569.10-2569.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2568.10-2568.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2487.1-2518.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2496.10-2496.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2494.16-2494.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2493.10-2493.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2498.10-2498.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2495.10-2495.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2488.10-2488.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2489.10-2489.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2491.10-2491.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2490.10-2490.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2492.10-2492.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2497.10-2497.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2501.10-2501.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2500.10-2500.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2499.10-2499.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2425.1-2453.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2432.10-2432.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2430.16-2430.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2429.10-2429.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2434.10-2434.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2431.10-2431.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2427.10-2427.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2428.10-2428.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2426.10-2426.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2433.10-2433.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2437.10-2437.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2436.10-2436.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2435.10-2435.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2456.1-2484.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2463.10-2463.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2461.16-2461.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2460.10-2460.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2465.10-2465.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2462.10-2462.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2457.10-2457.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2458.10-2458.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2459.10-2459.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2464.10-2464.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2468.10-2468.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2467.10-2467.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2466.10-2466.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$245": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$246": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$247": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$248": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661$245_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663$246_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669$247_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673$248_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1726.1-1860.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1797$249": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1797.33-1797.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1799$250": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1799.35-1799.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1805$251": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1805.34-1805.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1809$252": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1809.34-1809.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$100": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1799.3-1799.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$101": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1801.3-1801.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$102": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1803.3-1803.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$103": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1805.3-1805.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$104": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1807.3-1807.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$105": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1809.3-1809.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$106": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1811.3-1811.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$107": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1813.3-1813.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        },
        "$specify$99": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1797.3-1797.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1797$249_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1797.33-1797.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1799$250_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1799.35-1799.46"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1805$251_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1805.34-1805.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1809$252_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1809.34-1809.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1736.16-1736.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1731.16-1731.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1729.16-1729.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1728.16-1728.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1727.16-1727.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1730.16-1730.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1735.16-1735.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1732.16-1732.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1733.16-1733.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1737.16-1737.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1734.16-1734.18"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1998.1-2132.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2069$257": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2069.34-2069.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2071$258": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2071.35-2071.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2077$259": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2077.35-2077.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2081$260": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2081.35-2081.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$117": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2069.3-2069.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$118": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2071.3-2071.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$119": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2073.3-2073.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$120": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2075.3-2075.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$121": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2077.3-2077.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$122": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2079.3-2079.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$123": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2081.3-2081.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$124": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2083.3-2083.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$125": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2085.3-2085.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2069$257_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2069.34-2069.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2071$258_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2071.35-2071.46"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2077$259_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2077.35-2077.46"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:2081$260_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2081.35-2081.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2008.16-2008.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2003.16-2003.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2001.16-2001.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2000.16-2000.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1999.16-1999.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2002.16-2002.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2007.16-2007.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2005.16-2005.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2004.16-2004.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2009.16-2009.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2006.16-2006.18"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1862.1-1996.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1933$253": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1933.34-1933.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1935$254": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1935.34-1935.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1941$255": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1941.35-1941.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1945$256": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1945.35-1945.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$108": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1933.3-1933.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$109": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1935.3-1935.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$110": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1937.3-1937.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$111": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1939.3-1939.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$112": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1941.3-1941.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$113": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1943.3-1943.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$114": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1945.3-1945.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$115": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1947.3-1947.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$116": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1949.3-1949.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1933$253_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1933.34-1933.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1935$254_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1935.34-1935.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1941$255_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1941.35-1941.46"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1945$256_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1945.35-1945.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1872.16-1872.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1867.16-1867.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1864.16-1864.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1865.16-1865.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1863.16-1863.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1866.16-1866.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1871.16-1871.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1869.16-1869.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1868.16-1868.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1873.16-1873.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1870.16-1870.18"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2692.1-2706.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2693.8-2693.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2698.9-2698.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2695.8-2695.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2699.9-2699.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2696.8-2696.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2700.9-2700.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2697.8-2697.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2694.8-2694.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2716.1-2730.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2722.9-2722.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2718.8-2718.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2723.9-2723.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2719.8-2719.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2724.9-2724.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2720.8-2720.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2717.8-2717.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2721.8-2721.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2776.1-2827.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2820.9-2820.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2819.9-2819.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2818.9-2818.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2817.9-2817.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2824.9-2824.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2823.9-2823.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2822.9-2822.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2821.9-2821.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2796.9-2796.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2813.9-2813.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2814.9-2814.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2808.9-2808.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2787.9-2787.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2786.9-2786.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2785.9-2785.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2784.9-2784.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2783.9-2783.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2782.9-2782.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2781.9-2781.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2780.9-2780.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2777.9-2777.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2795.9-2795.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2794.9-2794.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2793.9-2793.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2792.9-2792.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2791.9-2791.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2790.9-2790.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2789.9-2789.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2788.9-2788.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2807.9-2807.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2806.9-2806.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2805.9-2805.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2804.9-2804.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2803.9-2803.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2802.9-2802.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2801.9-2801.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2800.9-2800.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2778.9-2778.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2779.9-2779.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2798.9-2798.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2815.9-2815.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2816.9-2816.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2799.9-2799.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2797.9-2797.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2811.9-2811.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2812.9-2812.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2809.9-2809.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2810.9-2810.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2600.1-2661.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2601.15-2601.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2604.14-2604.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2604.26-2604.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2602.15-2602.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2605.20-2605.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2603.14-2603.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2604.49-2604.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2604.42-2604.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2604.33-2604.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2604.8-2604.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2593.1-2598.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2594.8-2594.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2596.8-2596.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2595.8-2595.10"
          }
        }
      }
    },
    "vsd_mini_fpga": {
      "attributes": {
        "hdlname": "vsd_mini_fpga",
        "top": "00000000000000000000000000000001",
        "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:21.1-1681.10"
      },
      "ports": {
        "clk12": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "led_blue": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "led_green": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "led_red": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "serial_rx": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "serial_tx": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "FemtoRV32": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1666.3-1679.2",
            "module": "$paramod$45ccdc61520f0f712717636f94877094edbd6789\\FemtoRV32",
            "module_dynports": "00000000000000000000000000000001",
            "module_hdlname": "FemtoRV32",
            "module_src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:37.1-391.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 8 ],
            "E": [ 9 ],
            "Q": [ 10 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 12 ],
            "E": [ 9 ],
            "Q": [ 13 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 14 ],
            "E": [ 9 ],
            "Q": [ 15 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 17 ],
            "I2": [ 18 ],
            "I3": [ 19 ],
            "O": [ 14 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 20 ],
            "E": [ 9 ],
            "Q": [ 21 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 22 ],
            "I2": [ 23 ],
            "I3": [ 24 ],
            "O": [ 20 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 25 ],
            "E": [ 9 ],
            "Q": [ 26 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 27 ],
            "I2": [ 28 ],
            "I3": [ 29 ],
            "O": [ 25 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 27 ],
            "I3": [ 32 ],
            "O": [ 33 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 34 ],
            "I2": [ 35 ],
            "I3": [ 33 ],
            "O": [ 36 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 26 ],
            "I2": [ 37 ],
            "I3": [ 38 ],
            "O": [ 39 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 41 ],
            "I2": [ 42 ],
            "I3": [ 43 ],
            "O": [ 44 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 45 ],
            "I1": [ 46 ],
            "I2": [ 47 ],
            "I3": [ 48 ],
            "O": [ 35 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 50 ],
            "I3": [ 51 ],
            "O": [ 47 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 50 ],
            "I3": [ 51 ],
            "O": [ 48 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 50 ],
            "I2": [ 51 ],
            "I3": [ 54 ],
            "O": [ 27 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 57 ],
            "O": [ 51 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 54 ],
            "CO": [ 58 ],
            "I0": [ 50 ],
            "I1": [ 51 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 59 ],
            "CO": [ 54 ],
            "I0": [ 60 ],
            "I1": [ 61 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 60 ],
            "I2": [ 61 ],
            "I3": [ 59 ],
            "O": [ 62 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 63 ],
            "I1": [ 64 ],
            "I2": [ 65 ],
            "I3": [ 32 ],
            "O": [ 66 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 67 ],
            "I1": [ 68 ],
            "I2": [ 69 ],
            "I3": [ 70 ],
            "O": [ 71 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 60 ],
            "I2": [ 72 ],
            "I3": [ 73 ],
            "O": [ 65 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 74 ],
            "O": [ 72 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 73 ],
            "CO": [ 75 ],
            "I0": [ 60 ],
            "I1": [ 72 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 75 ],
            "CO": [ 76 ],
            "I0": [ 50 ],
            "I1": [ 77 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 76 ],
            "CO": [ 78 ],
            "I0": [ 79 ],
            "I1": [ 80 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 79 ],
            "I2": [ 80 ],
            "I3": [ 76 ],
            "O": [ 67 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 81 ],
            "O": [ 80 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 50 ],
            "I2": [ 77 ],
            "I3": [ 75 ],
            "O": [ 32 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 57 ],
            "O": [ 77 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 82 ],
            "I2": [ 83 ],
            "I3": [ 84 ],
            "O": [ 63 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 85 ],
            "CO": [ 73 ],
            "I0": [ 86 ],
            "I1": [ 87 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 84 ],
            "CO": [ 85 ],
            "I0": [ 82 ],
            "I1": [ 83 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 88 ],
            "CO": [ 84 ],
            "I0": [ 89 ],
            "I1": [ 90 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 91 ],
            "CO": [ 88 ],
            "I0": [ 92 ],
            "I1": [ 93 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 94 ],
            "CO": [ 91 ],
            "I0": [ 95 ],
            "I1": [ 96 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 97 ],
            "O": [ 93 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 89 ],
            "I2": [ 90 ],
            "I3": [ 88 ],
            "O": [ 98 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 99 ],
            "I2": [ 100 ],
            "I3": [ 101 ],
            "O": [ 102 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 95 ],
            "I2": [ 96 ],
            "I3": [ 94 ],
            "O": [ 103 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 104 ],
            "O": [ 96 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 101 ],
            "CO": [ 94 ],
            "I0": [ 99 ],
            "I1": [ 100 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 92 ],
            "I2": [ 93 ],
            "I3": [ 91 ],
            "O": [ 105 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 106 ],
            "O": [ 100 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 107 ],
            "CO": [ 101 ],
            "I0": [ 108 ],
            "I1": [ 109 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 110 ],
            "CO": [ 107 ],
            "I0": [ 111 ],
            "I1": [ 112 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 113 ],
            "O": [ 109 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 114 ],
            "O": [ 90 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 115 ],
            "O": [ 83 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 86 ],
            "I2": [ 87 ],
            "I3": [ 85 ],
            "O": [ 64 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 116 ],
            "O": [ 87 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 42 ],
            "I3": [ 119 ],
            "O": [ 28 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 39 ],
            "I3": [ 119 ],
            "O": [ 29 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 120 ],
            "E": [ 9 ],
            "Q": [ 121 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 62 ],
            "I2": [ 122 ],
            "I3": [ 123 ],
            "O": [ 120 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 124 ],
            "I3": [ 119 ],
            "O": [ 122 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 125 ],
            "I3": [ 119 ],
            "O": [ 123 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 126 ],
            "E": [ 9 ],
            "Q": [ 127 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 128 ],
            "I2": [ 129 ],
            "I3": [ 130 ],
            "O": [ 126 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 128 ],
            "I3": [ 64 ],
            "O": [ 131 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 86 ],
            "I3": [ 132 ],
            "O": [ 133 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 134 ],
            "I1": [ 46 ],
            "I2": [ 49 ],
            "I3": [ 135 ],
            "O": [ 136 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 86 ],
            "I3": [ 132 ],
            "O": [ 135 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 86 ],
            "I2": [ 132 ],
            "I3": [ 137 ],
            "O": [ 128 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 116 ],
            "O": [ 132 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 137 ],
            "CO": [ 59 ],
            "I0": [ 86 ],
            "I1": [ 132 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 138 ],
            "CO": [ 137 ],
            "I0": [ 82 ],
            "I1": [ 139 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 140 ],
            "I3": [ 119 ],
            "O": [ 129 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 141 ],
            "I3": [ 119 ],
            "O": [ 130 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 142 ],
            "E": [ 9 ],
            "Q": [ 143 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 144 ],
            "I2": [ 145 ],
            "I3": [ 146 ],
            "O": [ 142 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 144 ],
            "I3": [ 63 ],
            "O": [ 147 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 148 ],
            "I1": [ 46 ],
            "I2": [ 149 ],
            "I3": [ 147 ],
            "O": [ 150 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 82 ],
            "I3": [ 139 ],
            "O": [ 151 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 153 ],
            "I2": [ 154 ],
            "I3": [ 155 ],
            "O": [ 156 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 82 ],
            "I3": [ 139 ],
            "O": [ 149 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 82 ],
            "I2": [ 139 ],
            "I3": [ 138 ],
            "O": [ 144 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 115 ],
            "O": [ 139 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 157 ],
            "CO": [ 138 ],
            "I0": [ 89 ],
            "I1": [ 158 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 159 ],
            "I3": [ 119 ],
            "O": [ 145 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 154 ],
            "I3": [ 119 ],
            "O": [ 146 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 160 ],
            "E": [ 9 ],
            "Q": [ 161 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 162 ],
            "I2": [ 163 ],
            "I3": [ 164 ],
            "O": [ 160 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 162 ],
            "I3": [ 98 ],
            "O": [ 165 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 34 ],
            "I2": [ 166 ],
            "I3": [ 165 ],
            "O": [ 167 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 168 ],
            "I1": [ 169 ],
            "I2": [ 170 ],
            "I3": [ 167 ],
            "O": [ 171 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001101101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 173 ],
            "I2": [ 174 ],
            "I3": [ 175 ],
            "O": [ 176 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 173 ],
            "I3": [ 177 ],
            "O": [ 178 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 40 ],
            "I2": [ 179 ],
            "I3": [ 180 ],
            "O": [ 170 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 181 ],
            "I1": [ 46 ],
            "I2": [ 182 ],
            "I3": [ 183 ],
            "O": [ 166 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 89 ],
            "I3": [ 158 ],
            "O": [ 182 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 89 ],
            "I3": [ 158 ],
            "O": [ 183 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 89 ],
            "I2": [ 158 ],
            "I3": [ 157 ],
            "O": [ 162 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 114 ],
            "O": [ 158 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 184 ],
            "CO": [ 157 ],
            "I0": [ 92 ],
            "I1": [ 185 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 179 ],
            "I3": [ 119 ],
            "O": [ 163 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 186 ],
            "I3": [ 119 ],
            "O": [ 164 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 187 ],
            "I1": [ 188 ],
            "I2": [ 152 ],
            "I3": [ 186 ],
            "O": [ 180 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 161 ],
            "I3": [ 189 ],
            "O": [ 179 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 189 ],
            "CO": [ 190 ],
            "I0": [ "0" ],
            "I1": [ 161 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 190 ],
            "CO": [ 191 ],
            "I0": [ "0" ],
            "I1": [ 143 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 143 ],
            "I3": [ 190 ],
            "O": [ 159 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 192 ],
            "I1": [ 193 ],
            "I2": [ 188 ],
            "I3": [ 169 ],
            "O": [ 194 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 195 ],
            "CO": [ 189 ],
            "I0": [ "0" ],
            "I1": [ 196 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 161 ],
            "I2": [ 197 ],
            "I3": [ 198 ],
            "O": [ 186 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 168 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 197 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 198 ],
            "CO": [ 200 ],
            "I0": [ 161 ],
            "I1": [ 197 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 201 ],
            "CO": [ 198 ],
            "I0": [ 196 ],
            "I1": [ 202 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 203 ],
            "E": [ 9 ],
            "Q": [ 196 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 204 ],
            "I2": [ 205 ],
            "I3": [ 206 ],
            "O": [ 203 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 204 ],
            "I3": [ 105 ],
            "O": [ 207 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 34 ],
            "I2": [ 208 ],
            "I3": [ 207 ],
            "O": [ 209 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 196 ],
            "I3": [ 195 ],
            "O": [ 210 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 211 ],
            "CO": [ 195 ],
            "I0": [ "0" ],
            "I1": [ 212 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 213 ],
            "CO": [ 211 ],
            "I0": [ "0" ],
            "I1": [ 214 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 215 ],
            "I1": [ 46 ],
            "I2": [ 216 ],
            "I3": [ 217 ],
            "O": [ 208 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 92 ],
            "I3": [ 185 ],
            "O": [ 216 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 92 ],
            "I3": [ 185 ],
            "O": [ 217 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 92 ],
            "I2": [ 185 ],
            "I3": [ 184 ],
            "O": [ 204 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 97 ],
            "O": [ 185 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 218 ],
            "CO": [ 184 ],
            "I0": [ 95 ],
            "I1": [ 219 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 95 ],
            "I2": [ 219 ],
            "I3": [ 218 ],
            "O": [ 220 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 221 ],
            "I3": [ 119 ],
            "O": [ 222 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 223 ],
            "I3": [ 119 ],
            "O": [ 224 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 152 ],
            "I3": [ 223 ],
            "O": [ 225 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 226 ],
            "I1": [ 188 ],
            "I2": [ 227 ],
            "I3": [ 225 ],
            "O": [ 228 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 172 ],
            "I3": [ 169 ],
            "O": [ 227 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 221 ],
            "I2": [ 40 ],
            "I3": [ 228 ],
            "O": [ 229 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 230 ],
            "I1": [ 46 ],
            "I2": [ 231 ],
            "I3": [ 232 ],
            "O": [ 233 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 220 ],
            "I3": [ 103 ],
            "O": [ 234 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 95 ],
            "I3": [ 219 ],
            "O": [ 231 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 95 ],
            "I3": [ 219 ],
            "O": [ 232 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 212 ],
            "I3": [ 211 ],
            "O": [ 221 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 104 ],
            "O": [ 219 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 210 ],
            "I3": [ 119 ],
            "O": [ 205 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 235 ],
            "I3": [ 119 ],
            "O": [ 206 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 236 ],
            "I1": [ 188 ],
            "I2": [ 152 ],
            "I3": [ 235 ],
            "O": [ 237 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 196 ],
            "I2": [ 202 ],
            "I3": [ 201 ],
            "O": [ 235 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 238 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 202 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 239 ],
            "CO": [ 201 ],
            "I0": [ 212 ],
            "I1": [ 240 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 212 ],
            "I2": [ 240 ],
            "I3": [ 239 ],
            "O": [ 223 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 172 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 240 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 241 ],
            "E": [ 9 ],
            "Q": [ 212 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 220 ],
            "I2": [ 222 ],
            "I3": [ 224 ],
            "O": [ 241 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 242 ],
            "E": [ 9 ],
            "Q": [ 214 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 243 ],
            "I2": [ 244 ],
            "I3": [ 245 ],
            "O": [ 242 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 243 ],
            "I3": [ 102 ],
            "O": [ 246 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 99 ],
            "I3": [ 247 ],
            "O": [ 248 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 249 ],
            "I1": [ 46 ],
            "I2": [ 49 ],
            "I3": [ 250 ],
            "O": [ 251 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 99 ],
            "I3": [ 247 ],
            "O": [ 250 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 99 ],
            "I2": [ 247 ],
            "I3": [ 252 ],
            "O": [ 243 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 106 ],
            "O": [ 247 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 252 ],
            "CO": [ 218 ],
            "I0": [ 99 ],
            "I1": [ 247 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 253 ],
            "CO": [ 252 ],
            "I0": [ 108 ],
            "I1": [ 254 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 255 ],
            "CO": [ 253 ],
            "I0": [ 111 ],
            "I1": [ 256 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 257 ],
            "I2": [ 56 ],
            "I3": [ 258 ],
            "O": [ 256 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 113 ],
            "O": [ 254 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 259 ],
            "I3": [ 119 ],
            "O": [ 244 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 260 ],
            "I3": [ 119 ],
            "O": [ 245 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 261 ],
            "I1": [ 188 ],
            "I2": [ 152 ],
            "I3": [ 260 ],
            "O": [ 262 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 173 ],
            "I2": [ 169 ],
            "I3": [ 262 ],
            "O": [ 263 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 214 ],
            "I3": [ 213 ],
            "O": [ 259 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 248 ],
            "I2": [ 251 ],
            "I3": [ 246 ],
            "O": [ 264 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 214 ],
            "I2": [ 265 ],
            "I3": [ 266 ],
            "O": [ 260 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 173 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 265 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 266 ],
            "CO": [ 239 ],
            "I0": [ 214 ],
            "I1": [ 265 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 267 ],
            "CO": [ 266 ],
            "I0": [ 268 ],
            "I1": [ 269 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 270 ],
            "I2": [ 271 ],
            "I3": [ 272 ],
            "O": [ 12 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 273 ],
            "I3": [ 119 ],
            "O": [ 271 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 274 ],
            "I3": [ 119 ],
            "O": [ 272 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 13 ],
            "I3": [ 275 ],
            "O": [ 273 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 275 ],
            "CO": [ 276 ],
            "I0": [ "0" ],
            "I1": [ 13 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 10 ],
            "I3": [ 276 ],
            "O": [ 277 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 278 ],
            "I1": [ 55 ],
            "I2": [ 188 ],
            "I3": [ 169 ],
            "O": [ 279 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 280 ],
            "I2": [ 281 ],
            "I3": [ 177 ],
            "O": [ 282 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 283 ],
            "CO": [ 275 ],
            "I0": [ "0" ],
            "I1": [ 284 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 285 ],
            "CO": [ 283 ],
            "I0": [ "0" ],
            "I1": [ 286 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 284 ],
            "I3": [ 283 ],
            "O": [ 287 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 287 ],
            "I2": [ 288 ],
            "I3": [ 289 ],
            "O": [ 290 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 291 ],
            "I3": [ 292 ],
            "O": [ 293 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 294 ],
            "I1": [ 46 ],
            "I2": [ 295 ],
            "I3": [ 296 ],
            "O": [ 297 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 291 ],
            "I3": [ 292 ],
            "O": [ 295 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 298 ],
            "I3": [ 299 ],
            "O": [ 296 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 300 ],
            "E": [ 9 ],
            "Q": [ 284 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 301 ],
            "E": [ 9 ],
            "Q": [ 268 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 302 ],
            "I2": [ 303 ],
            "I3": [ 304 ],
            "O": [ 301 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 305 ],
            "E": [ 9 ],
            "Q": [ 306 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 307 ],
            "I2": [ 308 ],
            "I3": [ 309 ],
            "O": [ 305 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 310 ],
            "E": [ 9 ],
            "Q": [ 311 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 312 ],
            "I2": [ 313 ],
            "I3": [ 314 ],
            "O": [ 310 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 312 ],
            "I3": [ 315 ],
            "O": [ 316 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 34 ],
            "I2": [ 317 ],
            "I3": [ 316 ],
            "O": [ 318 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 311 ],
            "I2": [ 319 ],
            "I3": [ 320 ],
            "O": [ 321 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 322 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 319 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 323 ],
            "CO": [ 320 ],
            "I0": [ 324 ],
            "I1": [ 325 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 326 ],
            "I1": [ 46 ],
            "I2": [ 327 ],
            "I3": [ 328 ],
            "O": [ 317 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 329 ],
            "I3": [ 330 ],
            "O": [ 327 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000010101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 329 ],
            "I3": [ 330 ],
            "O": [ 328 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 331 ],
            "CO": [ 110 ],
            "I0": [ 329 ],
            "I1": [ 330 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 329 ],
            "I2": [ 330 ],
            "I3": [ 331 ],
            "O": [ 315 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 322 ],
            "I2": [ 56 ],
            "I3": [ 332 ],
            "O": [ 330 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 329 ],
            "I2": [ 333 ],
            "I3": [ 334 ],
            "O": [ 312 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 322 ],
            "I2": [ 56 ],
            "I3": [ 332 ],
            "O": [ 333 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 334 ],
            "CO": [ 255 ],
            "I0": [ 329 ],
            "I1": [ 333 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 335 ],
            "CO": [ 334 ],
            "I0": [ 336 ],
            "I1": [ 337 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 338 ],
            "I2": [ 118 ],
            "I3": [ 119 ],
            "O": [ 313 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 321 ],
            "I3": [ 119 ],
            "O": [ 314 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 339 ],
            "I1": [ 338 ],
            "I2": [ 188 ],
            "I3": [ 40 ],
            "O": [ 340 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 311 ],
            "I3": [ 341 ],
            "O": [ 338 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 341 ],
            "CO": [ 342 ],
            "I0": [ "0" ],
            "I1": [ 311 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 343 ],
            "CO": [ 341 ],
            "I0": [ "0" ],
            "I1": [ 324 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 344 ],
            "E": [ 9 ],
            "Q": [ 324 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 345 ],
            "I2": [ 346 ],
            "I3": [ 347 ],
            "O": [ 344 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 345 ],
            "I3": [ 348 ],
            "O": [ 349 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 34 ],
            "I2": [ 350 ],
            "I3": [ 349 ],
            "O": [ 351 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 324 ],
            "I2": [ 325 ],
            "I3": [ 323 ],
            "O": [ 352 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 353 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 325 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 354 ],
            "I1": [ 46 ],
            "I2": [ 355 ],
            "I3": [ 356 ],
            "O": [ 350 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 336 ],
            "I3": [ 357 ],
            "O": [ 355 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000010101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 336 ],
            "I3": [ 357 ],
            "O": [ 356 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 358 ],
            "CO": [ 331 ],
            "I0": [ 336 ],
            "I1": [ 357 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 336 ],
            "I2": [ 357 ],
            "I3": [ 358 ],
            "O": [ 348 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 359 ],
            "CO": [ 358 ],
            "I0": [ 360 ],
            "I1": [ 361 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 362 ],
            "CO": [ 359 ],
            "I0": [ 363 ],
            "I1": [ 364 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 365 ],
            "CO": [ 362 ],
            "I0": [ 366 ],
            "I1": [ 367 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 368 ],
            "I2": [ 369 ],
            "I3": [ 56 ],
            "O": [ 364 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 360 ],
            "I2": [ 361 ],
            "I3": [ 359 ],
            "O": [ 370 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 371 ],
            "I1": [ 372 ],
            "I2": [ 373 ],
            "I3": [ 374 ],
            "O": [ 375 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 348 ],
            "I1": [ 315 ],
            "I2": [ 376 ],
            "I3": [ 377 ],
            "O": [ 378 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 103 ],
            "I2": [ 105 ],
            "I3": [ 98 ],
            "O": [ 379 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 380 ],
            "I2": [ 381 ],
            "I3": [ 56 ],
            "O": [ 361 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 111 ],
            "I2": [ 112 ],
            "I3": [ 110 ],
            "O": [ 376 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 108 ],
            "I2": [ 109 ],
            "I3": [ 107 ],
            "O": [ 377 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 353 ],
            "I2": [ 56 ],
            "I3": [ 382 ],
            "O": [ 357 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 336 ],
            "I2": [ 337 ],
            "I3": [ 335 ],
            "O": [ 345 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 353 ],
            "I2": [ 56 ],
            "I3": [ 382 ],
            "O": [ 337 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 383 ],
            "CO": [ 335 ],
            "I0": [ 360 ],
            "I1": [ 384 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 385 ],
            "CO": [ 383 ],
            "I0": [ 363 ],
            "I1": [ 386 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 380 ],
            "I2": [ 381 ],
            "I3": [ 56 ],
            "O": [ 384 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 387 ],
            "I2": [ 118 ],
            "I3": [ 119 ],
            "O": [ 346 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 352 ],
            "I3": [ 119 ],
            "O": [ 347 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 388 ],
            "I1": [ 387 ],
            "I2": [ 188 ],
            "I3": [ 40 ],
            "O": [ 389 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 324 ],
            "I3": [ 343 ],
            "O": [ 387 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 390 ],
            "CO": [ 343 ],
            "I0": [ "0" ],
            "I1": [ 391 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 392 ],
            "CO": [ 390 ],
            "I0": [ "0" ],
            "I1": [ 393 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 394 ],
            "E": [ 9 ],
            "Q": [ 391 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 395 ],
            "I2": [ 396 ],
            "I3": [ 397 ],
            "O": [ 394 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 398 ],
            "E": [ 9 ],
            "Q": [ 393 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 399 ],
            "I2": [ 400 ],
            "I3": [ 401 ],
            "O": [ 398 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 402 ],
            "E": [ 9 ],
            "Q": [ 403 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 404 ],
            "I2": [ 405 ],
            "I3": [ 406 ],
            "O": [ 402 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 404 ],
            "I3": [ 372 ],
            "O": [ 407 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 366 ],
            "I3": [ 408 ],
            "O": [ 409 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 410 ],
            "I1": [ 46 ],
            "I2": [ 49 ],
            "I3": [ 411 ],
            "O": [ 412 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 366 ],
            "I3": [ 408 ],
            "O": [ 411 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 366 ],
            "I2": [ 408 ],
            "I3": [ 413 ],
            "O": [ 404 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 414 ],
            "I2": [ 415 ],
            "I3": [ 56 ],
            "O": [ 408 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 413 ],
            "CO": [ 385 ],
            "I0": [ 366 ],
            "I1": [ 408 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 363 ],
            "I2": [ 386 ],
            "I3": [ 385 ],
            "O": [ 399 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 368 ],
            "I2": [ 369 ],
            "I3": [ 56 ],
            "O": [ 386 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 416 ],
            "I3": [ 119 ],
            "O": [ 401 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 417 ],
            "CO": [ 413 ],
            "I0": [ 418 ],
            "I1": [ 419 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 420 ],
            "I2": [ 118 ],
            "I3": [ 119 ],
            "O": [ 405 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 421 ],
            "I3": [ 119 ],
            "O": [ 406 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 403 ],
            "I2": [ 422 ],
            "I3": [ 423 ],
            "O": [ 421 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 415 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 422 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 423 ],
            "CO": [ 424 ],
            "I0": [ 403 ],
            "I1": [ 422 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 425 ],
            "CO": [ 423 ],
            "I0": [ 426 ],
            "I1": [ 427 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 403 ],
            "I3": [ 428 ],
            "O": [ 420 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 428 ],
            "CO": [ 392 ],
            "I0": [ "0" ],
            "I1": [ 403 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 429 ],
            "CO": [ 428 ],
            "I0": [ "0" ],
            "I1": [ 426 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 430 ],
            "E": [ 9 ],
            "Q": [ 426 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 431 ],
            "I2": [ 432 ],
            "I3": [ 433 ],
            "O": [ 430 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 431 ],
            "I3": [ 371 ],
            "O": [ 434 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 418 ],
            "I3": [ 419 ],
            "O": [ 435 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 436 ],
            "I1": [ 46 ],
            "I2": [ 49 ],
            "I3": [ 437 ],
            "O": [ 438 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 418 ],
            "I3": [ 419 ],
            "O": [ 437 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 418 ],
            "I2": [ 419 ],
            "I3": [ 417 ],
            "O": [ 431 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 439 ],
            "CO": [ 417 ],
            "I0": [ 440 ],
            "I1": [ 441 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 440 ],
            "I2": [ 441 ],
            "I3": [ 439 ],
            "O": [ 442 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 443 ],
            "I2": [ 118 ],
            "I3": [ 119 ],
            "O": [ 444 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 445 ],
            "I3": [ 119 ],
            "O": [ 446 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 445 ],
            "I2": [ 447 ],
            "I3": [ 448 ],
            "O": [ 449 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 450 ],
            "I1": [ 46 ],
            "I2": [ 451 ],
            "I3": [ 452 ],
            "O": [ 453 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 442 ],
            "I3": [ 454 ],
            "O": [ 455 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 440 ],
            "I3": [ 441 ],
            "O": [ 451 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 440 ],
            "I3": [ 441 ],
            "O": [ 452 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 456 ],
            "I1": [ 443 ],
            "I2": [ 188 ],
            "I3": [ 40 ],
            "O": [ 447 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 280 ],
            "I1": [ 457 ],
            "I2": [ 458 ],
            "I3": [ 459 ],
            "O": [ 448 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 460 ],
            "I3": [ 461 ],
            "O": [ 443 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 462 ],
            "I2": [ 118 ],
            "I3": [ 119 ],
            "O": [ 432 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 463 ],
            "I3": [ 119 ],
            "O": [ 433 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 464 ],
            "I1": [ 462 ],
            "I2": [ 188 ],
            "I3": [ 40 ],
            "O": [ 465 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 426 ],
            "I2": [ 427 ],
            "I3": [ 425 ],
            "O": [ 463 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 435 ],
            "I2": [ 438 ],
            "I3": [ 434 ],
            "O": [ 466 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 467 ],
            "I1": [ 468 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 427 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 469 ],
            "CO": [ 425 ],
            "I0": [ 460 ],
            "I1": [ 470 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 471 ],
            "I1": [ 472 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 470 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 429 ],
            "O": [ 462 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 461 ],
            "CO": [ 429 ],
            "I0": [ "0" ],
            "I1": [ 460 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 473 ],
            "E": [ 9 ],
            "Q": [ 460 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 442 ],
            "I2": [ 444 ],
            "I3": [ 446 ],
            "O": [ 473 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 474 ],
            "E": [ 9 ],
            "Q": [ 461 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 475 ],
            "I2": [ 476 ],
            "I3": [ 477 ],
            "O": [ 474 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 478 ],
            "I3": [ 475 ],
            "O": [ 479 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 480 ],
            "I1": [ 46 ],
            "I2": [ 481 ],
            "I3": [ 482 ],
            "O": [ 483 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 484 ],
            "I1": [ 152 ],
            "I2": [ 485 ],
            "I3": [ 486 ],
            "O": [ 487 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111101001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 488 ],
            "I1": [ 461 ],
            "I2": [ 188 ],
            "I3": [ 40 ],
            "O": [ 485 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 280 ],
            "I1": [ 457 ],
            "I2": [ 489 ],
            "I3": [ 490 ],
            "O": [ 486 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 491 ],
            "I3": [ 492 ],
            "O": [ 481 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 491 ],
            "I3": [ 492 ],
            "O": [ 482 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 491 ],
            "I2": [ 492 ],
            "I3": [ 493 ],
            "O": [ 475 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 493 ],
            "CO": [ 439 ],
            "I0": [ 491 ],
            "I1": [ 492 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 494 ],
            "CO": [ 493 ],
            "I0": [ 495 ],
            "I1": [ 496 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001000110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 484 ],
            "I2": [ 118 ],
            "I3": [ 119 ],
            "O": [ 476 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 461 ],
            "I1": [ 117 ],
            "I2": [ 118 ],
            "I3": [ 119 ],
            "O": [ 477 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 461 ],
            "I2": [ 497 ],
            "I3": [ 498 ],
            "O": [ 484 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 499 ],
            "I1": [ 500 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 497 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 498 ],
            "CO": [ 469 ],
            "I0": [ 461 ],
            "I1": [ 497 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 460 ],
            "I2": [ 470 ],
            "I3": [ 469 ],
            "O": [ 445 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 298 ],
            "I2": [ 501 ],
            "I3": [ 502 ],
            "O": [ 300 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 503 ],
            "E": [ 9 ],
            "Q": [ 286 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 504 ],
            "E": [ 505 ],
            "Q": [ 506 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 507 ],
            "I2": [ 16 ],
            "I3": [ 508 ],
            "O": [ 504 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 506 ],
            "I2": [ 509 ],
            "I3": [ "0" ],
            "O": [ 507 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 498 ],
            "I0": [ 506 ],
            "I1": [ 509 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 510 ],
            "I1": [ 511 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 509 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 512 ],
            "I3": [ 508 ],
            "O": [ 513 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 496 ],
            "I3": [ 495 ],
            "O": [ 514 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 46 ],
            "I2": [ 49 ],
            "I3": [ 516 ],
            "O": [ 517 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 496 ],
            "I3": [ 495 ],
            "O": [ 516 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 495 ],
            "I2": [ 496 ],
            "I3": [ 494 ],
            "O": [ 508 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 494 ],
            "I0": [ 518 ],
            "I1": [ 519 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_30_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 520 ],
            "I1": [ 11 ],
            "I2": [ 40 ],
            "I3": [ 521 ],
            "O": [ 505 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 522 ],
            "I2": [ 523 ],
            "I3": [ 524 ],
            "O": [ 503 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 525 ],
            "E": [ 9 ],
            "Q": [ 526 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 527 ],
            "I2": [ 528 ],
            "I3": [ 529 ],
            "O": [ 525 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 530 ],
            "E": [ 9 ],
            "Q": [ 531 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 532 ],
            "I2": [ 533 ],
            "I3": [ 534 ],
            "O": [ 530 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 535 ],
            "I3": [ 119 ],
            "O": [ 533 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 536 ],
            "I3": [ 119 ],
            "O": [ 534 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 537 ],
            "E": [ 9 ],
            "Q": [ 538 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 539 ],
            "I2": [ 540 ],
            "I3": [ 541 ],
            "O": [ 537 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 539 ],
            "I3": [ 542 ],
            "O": [ 543 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 34 ],
            "I2": [ 544 ],
            "I3": [ 543 ],
            "O": [ 545 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 546 ],
            "I1": [ 46 ],
            "I2": [ 547 ],
            "I3": [ 548 ],
            "O": [ 544 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 549 ],
            "I3": [ 550 ],
            "O": [ 547 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 549 ],
            "I3": [ 550 ],
            "O": [ 548 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 549 ],
            "I2": [ 550 ],
            "I3": [ 551 ],
            "O": [ 539 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 552 ],
            "O": [ 550 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 551 ],
            "CO": [ 553 ],
            "I0": [ 549 ],
            "I1": [ 550 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 554 ],
            "I2": [ 555 ],
            "I3": [ 553 ],
            "O": [ 532 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 554 ],
            "I3": [ 555 ],
            "O": [ 556 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 520 ],
            "I1": [ 46 ],
            "I2": [ 34 ],
            "I3": [ 557 ],
            "O": [ 558 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 559 ],
            "I1": [ 46 ],
            "I2": [ 560 ],
            "I3": [ 561 ],
            "O": [ 562 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 563 ],
            "I1": [ 199 ],
            "I2": [ 117 ],
            "I3": [ 564 ],
            "O": [ 34 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 565 ],
            "O": [ 555 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 532 ],
            "I3": [ 566 ],
            "O": [ 561 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 567 ],
            "I1": [ 542 ],
            "I2": [ 566 ],
            "I3": [ 568 ],
            "O": [ 569 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 554 ],
            "I3": [ 555 ],
            "O": [ 560 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 172 ],
            "I3": [ 173 ],
            "O": [ 46 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 554 ],
            "I2": [ 570 ],
            "I3": [ 571 ],
            "O": [ 566 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 565 ],
            "O": [ 570 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 571 ],
            "CO": [ 572 ],
            "I0": [ 554 ],
            "I1": [ 570 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 573 ],
            "I2": [ 574 ],
            "I3": [ 572 ],
            "O": [ 568 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 575 ],
            "I2": [ 576 ],
            "I3": [ 577 ],
            "O": [ 567 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 578 ],
            "CO": [ 571 ],
            "I0": [ 549 ],
            "I1": [ 579 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 577 ],
            "CO": [ 578 ],
            "I0": [ 575 ],
            "I1": [ 576 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 580 ],
            "O": [ 576 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 549 ],
            "I2": [ 579 ],
            "I3": [ 578 ],
            "O": [ 542 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 552 ],
            "O": [ 579 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 581 ],
            "CO": [ 551 ],
            "I0": [ 575 ],
            "I1": [ 582 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 583 ],
            "CO": [ 581 ],
            "I0": [ 584 ],
            "I1": [ 585 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 584 ],
            "I2": [ 585 ],
            "I3": [ 583 ],
            "O": [ 586 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 584 ],
            "I2": [ 587 ],
            "I3": [ 588 ],
            "O": [ 70 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 257 ],
            "I3": [ 589 ],
            "O": [ 30 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 238 ],
            "I2": [ 172 ],
            "I3": [ 173 ],
            "O": [ 31 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 590 ],
            "O": [ 587 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 588 ],
            "CO": [ 577 ],
            "I0": [ 584 ],
            "I1": [ 587 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 591 ],
            "CO": [ 588 ],
            "I0": [ 592 ],
            "I1": [ 593 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 78 ],
            "CO": [ 591 ],
            "I0": [ 594 ],
            "I1": [ 595 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 596 ],
            "O": [ 595 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 592 ],
            "I2": [ 593 ],
            "I3": [ 591 ],
            "O": [ 69 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 594 ],
            "I2": [ 595 ],
            "I3": [ 78 ],
            "O": [ 68 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 597 ],
            "O": [ 593 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 580 ],
            "O": [ 582 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 598 ],
            "I3": [ 119 ],
            "O": [ 540 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 599 ],
            "I3": [ 119 ],
            "O": [ 541 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 600 ],
            "I2": [ 598 ],
            "I3": [ 601 ],
            "O": [ 602 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 603 ],
            "I1": [ 415 ],
            "I2": [ 188 ],
            "I3": [ 169 ],
            "O": [ 600 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 280 ],
            "I2": [ 604 ],
            "I3": [ 177 ],
            "O": [ 601 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 538 ],
            "I2": [ 605 ],
            "I3": [ 606 ],
            "O": [ 599 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 589 ],
            "I3": [ 607 ],
            "O": [ 152 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 589 ],
            "I3": [ 607 ],
            "O": [ 169 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 563 ],
            "I2": [ 199 ],
            "I3": [ 608 ],
            "O": [ 188 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 563 ],
            "I1": [ 199 ],
            "I2": [ 117 ],
            "I3": [ 564 ],
            "O": [ 607 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 538 ],
            "I3": [ 609 ],
            "O": [ 598 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 609 ],
            "CO": [ 610 ],
            "I0": [ "0" ],
            "I1": [ 538 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 611 ],
            "CO": [ 609 ],
            "I0": [ "0" ],
            "I1": [ 612 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 613 ],
            "E": [ 9 ],
            "Q": [ 612 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 614 ],
            "I2": [ 615 ],
            "I3": [ 616 ],
            "O": [ 613 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 617 ],
            "E": [ 9 ],
            "Q": [ 618 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 586 ],
            "I2": [ 619 ],
            "I3": [ 620 ],
            "O": [ 617 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 621 ],
            "I3": [ 119 ],
            "O": [ 619 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 622 ],
            "I3": [ 119 ],
            "O": [ 620 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 623 ],
            "E": [ 9 ],
            "Q": [ 624 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 625 ],
            "I2": [ 626 ],
            "I3": [ 627 ],
            "O": [ 623 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101110111011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 628 ],
            "I2": [ 629 ],
            "I3": [ 630 ],
            "O": [ 8 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 117 ],
            "I2": [ 564 ],
            "I3": [ 631 ],
            "O": [ 16 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 563 ],
            "I2": [ 589 ],
            "I3": [ 199 ],
            "O": [ 631 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 628 ],
            "I3": [ 632 ],
            "O": [ 633 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 53 ],
            "I2": [ 634 ],
            "I3": [ 635 ],
            "O": [ 636 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 634 ],
            "I2": [ 635 ],
            "I3": [ 637 ],
            "O": [ 638 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 639 ],
            "I1": [ 46 ],
            "I2": [ 49 ],
            "I3": [ 640 ],
            "O": [ 637 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 634 ],
            "I3": [ 635 ],
            "O": [ 640 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 634 ],
            "I2": [ 635 ],
            "I3": [ 641 ],
            "O": [ 628 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 642 ],
            "O": [ 635 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 643 ],
            "CO": [ 641 ],
            "I0": [ 644 ],
            "I1": [ 645 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 646 ],
            "CO": [ 643 ],
            "I0": [ 291 ],
            "I1": [ 292 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 647 ],
            "CO": [ 646 ],
            "I0": [ 648 ],
            "I1": [ 649 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 650 ],
            "O": [ 649 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 291 ],
            "I2": [ 292 ],
            "I3": [ 646 ],
            "O": [ 298 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 287 ],
            "I3": [ 119 ],
            "O": [ 501 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 651 ],
            "O": [ 292 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 644 ],
            "I2": [ 645 ],
            "I3": [ 643 ],
            "O": [ 270 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 652 ],
            "I1": [ 299 ],
            "I2": [ 653 ],
            "I3": [ 632 ],
            "O": [ 654 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 655 ],
            "I1": [ 569 ],
            "I2": [ 656 ],
            "I3": [ 654 ],
            "O": [ 657 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 370 ],
            "I1": [ 375 ],
            "I2": [ 378 ],
            "I3": [ 379 ],
            "O": [ 655 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 66 ],
            "I3": [ 71 ],
            "O": [ 656 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 644 ],
            "I2": [ 658 ],
            "I3": [ 659 ],
            "O": [ 653 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 660 ],
            "O": [ 658 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 661 ],
            "CO": [ 659 ],
            "I0": [ 291 ],
            "I1": [ 662 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 663 ],
            "CO": [ 661 ],
            "I0": [ 648 ],
            "I1": [ 664 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 651 ],
            "O": [ 662 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 238 ],
            "I2": [ 172 ],
            "I3": [ 173 ],
            "O": [ 49 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 277 ],
            "I3": [ 119 ],
            "O": [ 629 ]
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 665 ],
            "I3": [ 119 ],
            "O": [ 630 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 666 ],
            "E": [ 558 ],
            "Q": [ 639 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 667 ],
            "E": [ 558 ],
            "Q": [ 668 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 669 ],
            "E": [ 558 ],
            "Q": [ 670 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 594 ],
            "I3": [ 671 ],
            "O": [ 669 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 672 ],
            "I2": [ 673 ],
            "I3": [ 674 ],
            "O": [ 671 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 675 ],
            "E": [ 558 ],
            "Q": [ 673 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 79 ],
            "I3": [ 676 ],
            "O": [ 675 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 670 ],
            "I2": [ 45 ],
            "I3": [ 674 ],
            "O": [ 676 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 677 ],
            "E": [ 558 ],
            "Q": [ 45 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 50 ],
            "I3": [ 678 ],
            "O": [ 677 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 673 ],
            "I2": [ 679 ],
            "I3": [ 674 ],
            "O": [ 678 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 680 ],
            "E": [ 558 ],
            "Q": [ 679 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 60 ],
            "I3": [ 681 ],
            "O": [ 680 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 45 ],
            "I2": [ 134 ],
            "I3": [ 674 ],
            "O": [ 681 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 682 ],
            "E": [ 558 ],
            "Q": [ 134 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 86 ],
            "I3": [ 683 ],
            "O": [ 682 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 679 ],
            "I2": [ 148 ],
            "I3": [ 674 ],
            "O": [ 683 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 684 ],
            "E": [ 558 ],
            "Q": [ 148 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 82 ],
            "I3": [ 685 ],
            "O": [ 684 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 134 ],
            "I2": [ 181 ],
            "I3": [ 674 ],
            "O": [ 685 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 686 ],
            "E": [ 558 ],
            "Q": [ 181 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 89 ],
            "I3": [ 687 ],
            "O": [ 686 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 148 ],
            "I2": [ 215 ],
            "I3": [ 674 ],
            "O": [ 687 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 688 ],
            "E": [ 558 ],
            "Q": [ 215 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 92 ],
            "I3": [ 689 ],
            "O": [ 688 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 181 ],
            "I2": [ 230 ],
            "I3": [ 674 ],
            "O": [ 689 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 690 ],
            "E": [ 558 ],
            "Q": [ 230 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 95 ],
            "I3": [ 691 ],
            "O": [ 690 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 215 ],
            "I2": [ 249 ],
            "I3": [ 674 ],
            "O": [ 691 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 692 ],
            "E": [ 558 ],
            "Q": [ 249 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 99 ],
            "I3": [ 693 ],
            "O": [ 692 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 230 ],
            "I2": [ 694 ],
            "I3": [ 674 ],
            "O": [ 693 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 644 ],
            "I3": [ 695 ],
            "O": [ 667 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 639 ],
            "I2": [ 294 ],
            "I3": [ 674 ],
            "O": [ 695 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 696 ],
            "E": [ 558 ],
            "Q": [ 294 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 697 ],
            "E": [ 558 ],
            "Q": [ 694 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 108 ],
            "I3": [ 698 ],
            "O": [ 697 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 249 ],
            "I2": [ 699 ],
            "I3": [ 674 ],
            "O": [ 698 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 700 ],
            "E": [ 558 ],
            "Q": [ 699 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 111 ],
            "I3": [ 701 ],
            "O": [ 700 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 694 ],
            "I2": [ 326 ],
            "I3": [ 674 ],
            "O": [ 701 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 702 ],
            "E": [ 558 ],
            "Q": [ 326 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 329 ],
            "I3": [ 703 ],
            "O": [ 702 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 699 ],
            "I2": [ 354 ],
            "I3": [ 674 ],
            "O": [ 703 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 704 ],
            "E": [ 558 ],
            "Q": [ 354 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 336 ],
            "I3": [ 705 ],
            "O": [ 704 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 326 ],
            "I2": [ 706 ],
            "I3": [ 674 ],
            "O": [ 705 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 707 ],
            "E": [ 558 ],
            "Q": [ 706 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 360 ],
            "I3": [ 708 ],
            "O": [ 707 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 354 ],
            "I2": [ 709 ],
            "I3": [ 674 ],
            "O": [ 708 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 710 ],
            "E": [ 558 ],
            "Q": [ 709 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 363 ],
            "I3": [ 711 ],
            "O": [ 710 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 706 ],
            "I2": [ 410 ],
            "I3": [ 674 ],
            "O": [ 711 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 712 ],
            "E": [ 558 ],
            "Q": [ 410 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 366 ],
            "I3": [ 713 ],
            "O": [ 712 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 709 ],
            "I2": [ 436 ],
            "I3": [ 674 ],
            "O": [ 713 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 714 ],
            "E": [ 558 ],
            "Q": [ 436 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 418 ],
            "I3": [ 715 ],
            "O": [ 714 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 410 ],
            "I2": [ 450 ],
            "I3": [ 674 ],
            "O": [ 715 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 716 ],
            "E": [ 558 ],
            "Q": [ 450 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 440 ],
            "I3": [ 717 ],
            "O": [ 716 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 436 ],
            "I2": [ 480 ],
            "I3": [ 674 ],
            "O": [ 717 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 718 ],
            "E": [ 558 ],
            "Q": [ 480 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 491 ],
            "I3": [ 719 ],
            "O": [ 718 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 450 ],
            "I2": [ 515 ],
            "I3": [ 674 ],
            "O": [ 719 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 291 ],
            "I3": [ 720 ],
            "O": [ 696 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 668 ],
            "I2": [ 721 ],
            "I3": [ 674 ],
            "O": [ 720 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 722 ],
            "E": [ 558 ],
            "Q": [ 721 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 723 ],
            "E": [ 558 ],
            "Q": [ 515 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 495 ],
            "I3": [ 724 ],
            "O": [ 723 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 480 ],
            "I2": [ 725 ],
            "I3": [ 674 ],
            "O": [ 724 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 726 ],
            "E": [ 558 ],
            "Q": [ 725 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 674 ],
            "I2": [ 557 ],
            "I3": [ 518 ],
            "O": [ 726 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 648 ],
            "I3": [ 727 ],
            "O": [ 722 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 294 ],
            "I2": [ 728 ],
            "I3": [ 674 ],
            "O": [ 727 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 729 ],
            "E": [ 558 ],
            "Q": [ 728 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 573 ],
            "I3": [ 730 ],
            "O": [ 729 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 721 ],
            "I2": [ 559 ],
            "I3": [ 674 ],
            "O": [ 730 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 731 ],
            "E": [ 558 ],
            "Q": [ 559 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 554 ],
            "I3": [ 732 ],
            "O": [ 731 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 728 ],
            "I2": [ 546 ],
            "I3": [ 674 ],
            "O": [ 732 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 733 ],
            "E": [ 558 ],
            "Q": [ 546 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 549 ],
            "I3": [ 734 ],
            "O": [ 733 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 559 ],
            "I2": [ 735 ],
            "I3": [ 674 ],
            "O": [ 734 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 736 ],
            "E": [ 558 ],
            "Q": [ 735 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 575 ],
            "I3": [ 737 ],
            "O": [ 736 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 546 ],
            "I2": [ 738 ],
            "I3": [ 674 ],
            "O": [ 737 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 739 ],
            "E": [ 558 ],
            "Q": [ 738 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 584 ],
            "I3": [ 740 ],
            "O": [ 739 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 735 ],
            "I2": [ 672 ],
            "I3": [ 674 ],
            "O": [ 740 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 741 ],
            "E": [ 558 ],
            "Q": [ 672 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 592 ],
            "I3": [ 742 ],
            "O": [ 741 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 738 ],
            "I2": [ 670 ],
            "I3": [ 674 ],
            "O": [ 742 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 557 ],
            "I2": [ 634 ],
            "I3": [ 743 ],
            "O": [ 666 ]
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 639 ],
            "I1": [ 668 ],
            "I2": [ 257 ],
            "I3": [ 674 ],
            "O": [ 743 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 744 ],
            "E": [ 558 ],
            "Q": [ 745 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 746 ],
            "E": [ 558 ],
            "Q": [ 747 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 748 ],
            "I2": [ 557 ],
            "I3": [ 441 ],
            "O": [ 746 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 749 ],
            "E": [ 558 ],
            "Q": [ 750 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 751 ],
            "I2": [ 557 ],
            "I3": [ 492 ],
            "O": [ 749 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:175.22-175.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 750 ],
            "I2": [ "1" ],
            "I3": [ 752 ],
            "O": [ 751 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:175.22-175.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 753 ],
            "CO": [ 752 ],
            "I0": [ 754 ],
            "I1": [ "1" ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 755 ],
            "I2": [ 500 ],
            "I3": [ 56 ],
            "O": [ 492 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 756 ],
            "E": [ 558 ],
            "Q": [ 754 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 757 ],
            "I2": [ 557 ],
            "I3": [ 496 ],
            "O": [ 756 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:154.4-179.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 758 ],
            "E": [ 558 ],
            "Q": [ 753 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 753 ],
            "I2": [ 557 ],
            "I3": [ 519 ],
            "O": [ 758 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 518 ],
            "I2": [ 519 ],
            "I3": [ "0" ],
            "O": [ 759 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 495 ],
            "I2": [ 760 ],
            "I3": [ 761 ],
            "O": [ 512 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 491 ],
            "I2": [ 762 ],
            "I3": [ 763 ],
            "O": [ 478 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 755 ],
            "I2": [ 500 ],
            "I3": [ 56 ],
            "O": [ 762 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 761 ],
            "CO": [ 763 ],
            "I0": [ 495 ],
            "I1": [ 760 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 440 ],
            "I2": [ 764 ],
            "I3": [ 765 ],
            "O": [ 454 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 766 ],
            "I2": [ 472 ],
            "I3": [ 56 ],
            "O": [ 764 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 765 ],
            "CO": [ 767 ],
            "I0": [ 440 ],
            "I1": [ 764 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 767 ],
            "CO": [ 365 ],
            "I0": [ 418 ],
            "I1": [ 768 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 418 ],
            "I2": [ 768 ],
            "I3": [ 767 ],
            "O": [ 371 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 769 ],
            "I2": [ 468 ],
            "I3": [ 56 ],
            "O": [ 768 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 366 ],
            "I2": [ 367 ],
            "I3": [ 365 ],
            "O": [ 372 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 363 ],
            "I2": [ 364 ],
            "I3": [ 362 ],
            "O": [ 373 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 759 ],
            "I1": [ 512 ],
            "I2": [ 478 ],
            "I3": [ 454 ],
            "O": [ 374 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 414 ],
            "I2": [ 415 ],
            "I3": [ 56 ],
            "O": [ 367 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 763 ],
            "CO": [ 765 ],
            "I0": [ 491 ],
            "I1": [ 762 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 770 ],
            "I1": [ 511 ],
            "I2": [ 771 ],
            "I3": [ 608 ],
            "O": [ 760 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 761 ],
            "I0": [ 518 ],
            "I1": [ 772 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 773 ],
            "I1": [ 774 ],
            "I2": [ 771 ],
            "I3": [ 608 ],
            "O": [ 772 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 773 ],
            "I1": [ 774 ],
            "I2": [ 771 ],
            "I3": [ 608 ],
            "O": [ 519 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 771 ],
            "I3": [ 608 ],
            "O": [ 56 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 74 ],
            "O": [ 61 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 660 ],
            "O": [ 645 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 238 ],
            "I2": [ 172 ],
            "I3": [ 173 ],
            "O": [ 53 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 238 ],
            "I2": [ 172 ],
            "I3": [ 173 ],
            "O": [ 52 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 563 ],
            "I3": [ 199 ],
            "O": [ 771 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 589 ],
            "I2": [ 117 ],
            "I3": [ 564 ],
            "O": [ 608 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110010010110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:175.22-175.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 557 ],
            "I1": [ 745 ],
            "I2": [ 419 ],
            "I3": [ 775 ],
            "O": [ 744 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 769 ],
            "I2": [ 468 ],
            "I3": [ 56 ],
            "O": [ 419 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:175.22-175.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 776 ],
            "CO": [ 775 ],
            "I0": [ 747 ],
            "I1": [ "1" ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:175.22-175.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 752 ],
            "CO": [ 776 ],
            "I0": [ 750 ],
            "I1": [ "1" ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:175.22-175.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 747 ],
            "I2": [ "1" ],
            "I3": [ 776 ],
            "O": [ 748 ]
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 766 ],
            "I2": [ 472 ],
            "I3": [ 56 ],
            "O": [ 441 ]
          }
        },
        "FemtoRV32.aluShamt_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:175.22-175.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 754 ],
            "I2": [ "1" ],
            "I3": [ 753 ],
            "O": [ 757 ]
          }
        },
        "FemtoRV32.aluShamt_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 754 ],
            "I2": [ 753 ],
            "I3": [ 777 ],
            "O": [ 557 ]
          }
        },
        "FemtoRV32.aluShamt_SB_LUT4_I1_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 745 ],
            "I2": [ 747 ],
            "I3": [ 750 ],
            "O": [ 777 ]
          }
        },
        "FemtoRV32.aluShamt_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 770 ],
            "I1": [ 511 ],
            "I2": [ 771 ],
            "I3": [ 608 ],
            "O": [ 496 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 778 ],
            "Q": [ 278 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 779 ],
            "Q": [ 780 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 781 ],
            "Q": [ 782 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 782 ],
            "I3": [ 783 ],
            "O": [ 781 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 784 ],
            "CO": [ 783 ],
            "I0": [ "0" ],
            "I1": [ 785 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 786 ],
            "Q": [ 785 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 785 ],
            "I3": [ 784 ],
            "O": [ 786 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 787 ],
            "CO": [ 784 ],
            "I0": [ "0" ],
            "I1": [ 788 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 789 ],
            "Q": [ 788 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 788 ],
            "I3": [ 787 ],
            "O": [ 789 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 790 ],
            "CO": [ 787 ],
            "I0": [ "0" ],
            "I1": [ 791 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 792 ],
            "Q": [ 791 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 791 ],
            "I3": [ 790 ],
            "O": [ 792 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 793 ],
            "CO": [ 790 ],
            "I0": [ "0" ],
            "I1": [ 794 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 795 ],
            "Q": [ 794 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 794 ],
            "I3": [ 793 ],
            "O": [ 795 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 796 ],
            "CO": [ 793 ],
            "I0": [ "0" ],
            "I1": [ 192 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 797 ],
            "Q": [ 192 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 192 ],
            "I3": [ 796 ],
            "O": [ 797 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 798 ],
            "CO": [ 796 ],
            "I0": [ "0" ],
            "I1": [ 187 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 799 ],
            "Q": [ 187 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 187 ],
            "I3": [ 798 ],
            "O": [ 799 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 800 ],
            "CO": [ 798 ],
            "I0": [ "0" ],
            "I1": [ 236 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 801 ],
            "Q": [ 236 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 236 ],
            "I3": [ 800 ],
            "O": [ 801 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 802 ],
            "CO": [ 800 ],
            "I0": [ "0" ],
            "I1": [ 226 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 803 ],
            "Q": [ 226 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 226 ],
            "I3": [ 802 ],
            "O": [ 803 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 804 ],
            "CO": [ 802 ],
            "I0": [ "0" ],
            "I1": [ 261 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 805 ],
            "Q": [ 261 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 261 ],
            "I3": [ 804 ],
            "O": [ 805 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 806 ],
            "CO": [ 804 ],
            "I0": [ "0" ],
            "I1": [ 807 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 780 ],
            "I3": [ 808 ],
            "O": [ 779 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 809 ],
            "CO": [ 808 ],
            "I0": [ "0" ],
            "I1": [ 810 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 811 ],
            "Q": [ 810 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 812 ],
            "Q": [ 807 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 807 ],
            "I3": [ 806 ],
            "O": [ 812 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 813 ],
            "CO": [ 806 ],
            "I0": [ "0" ],
            "I1": [ 814 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 815 ],
            "Q": [ 814 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 814 ],
            "I3": [ 813 ],
            "O": [ 815 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 816 ],
            "CO": [ 813 ],
            "I0": [ "0" ],
            "I1": [ 339 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 817 ],
            "Q": [ 339 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 339 ],
            "I3": [ 816 ],
            "O": [ 817 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 818 ],
            "CO": [ 816 ],
            "I0": [ "0" ],
            "I1": [ 388 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 819 ],
            "Q": [ 388 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 388 ],
            "I3": [ 818 ],
            "O": [ 819 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 820 ],
            "CO": [ 818 ],
            "I0": [ "0" ],
            "I1": [ 821 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 822 ],
            "Q": [ 821 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 821 ],
            "I3": [ 820 ],
            "O": [ 822 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 823 ],
            "CO": [ 820 ],
            "I0": [ "0" ],
            "I1": [ 824 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 825 ],
            "Q": [ 824 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 824 ],
            "I3": [ 823 ],
            "O": [ 825 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 826 ],
            "CO": [ 823 ],
            "I0": [ "0" ],
            "I1": [ 827 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 828 ],
            "Q": [ 827 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 827 ],
            "I3": [ 826 ],
            "O": [ 828 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 829 ],
            "CO": [ 826 ],
            "I0": [ "0" ],
            "I1": [ 464 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 830 ],
            "Q": [ 464 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 464 ],
            "I3": [ 829 ],
            "O": [ 830 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 831 ],
            "CO": [ 829 ],
            "I0": [ "0" ],
            "I1": [ 456 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 832 ],
            "Q": [ 456 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 456 ],
            "I3": [ 831 ],
            "O": [ 832 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 833 ],
            "CO": [ 831 ],
            "I0": [ "0" ],
            "I1": [ 488 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 834 ],
            "Q": [ 488 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 488 ],
            "I3": [ 833 ],
            "O": [ 834 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 835 ],
            "CO": [ 833 ],
            "I0": [ "0" ],
            "I1": [ 836 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 810 ],
            "I3": [ 809 ],
            "O": [ 811 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 837 ],
            "CO": [ 809 ],
            "I0": [ "0" ],
            "I1": [ 838 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 839 ],
            "Q": [ 838 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 840 ],
            "Q": [ 836 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 836 ],
            "I3": [ 835 ],
            "O": [ 840 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 841 ],
            "Q": [ 835 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 835 ],
            "O": [ 841 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 838 ],
            "I3": [ 837 ],
            "O": [ 839 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 842 ],
            "CO": [ 837 ],
            "I0": [ "0" ],
            "I1": [ 843 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 844 ],
            "Q": [ 843 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 843 ],
            "I3": [ 842 ],
            "O": [ 844 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 845 ],
            "CO": [ 842 ],
            "I0": [ "0" ],
            "I1": [ 846 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 847 ],
            "Q": [ 846 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 846 ],
            "I3": [ 845 ],
            "O": [ 847 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 848 ],
            "CO": [ 845 ],
            "I0": [ "0" ],
            "I1": [ 603 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 849 ],
            "Q": [ 603 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 603 ],
            "I3": [ 848 ],
            "O": [ 849 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 850 ],
            "CO": [ 848 ],
            "I0": [ "0" ],
            "I1": [ 851 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 852 ],
            "Q": [ 851 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 851 ],
            "I3": [ 850 ],
            "O": [ 852 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 853 ],
            "CO": [ 850 ],
            "I0": [ "0" ],
            "I1": [ 854 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 855 ],
            "Q": [ 854 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 854 ],
            "I3": [ 853 ],
            "O": [ 855 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 856 ],
            "CO": [ 853 ],
            "I0": [ "0" ],
            "I1": [ 857 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.4-381.47|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 858 ],
            "Q": [ 857 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 857 ],
            "I3": [ 856 ],
            "O": [ 858 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 783 ],
            "CO": [ 856 ],
            "I0": [ "0" ],
            "I1": [ 782 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 278 ],
            "I3": [ 859 ],
            "O": [ 778 ]
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 808 ],
            "CO": [ 859 ],
            "I0": [ "0" ],
            "I1": [ 780 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 281 ],
            "E": [ 860 ],
            "Q": [ 55 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 861 ],
            "E": [ 860 ],
            "Q": [ 257 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 862 ],
            "E": [ 860 ],
            "Q": [ 511 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 863 ],
            "E": [ 860 ],
            "Q": [ 774 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 864 ],
            "E": [ 860 ],
            "Q": [ 865 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 866 ],
            "E": [ 860 ],
            "Q": [ 867 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 868 ],
            "E": [ 860 ],
            "Q": [ 869 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 870 ],
            "E": [ 860 ],
            "Q": [ 193 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 174 ],
            "E": [ 860 ],
            "Q": [ 168 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 871 ],
            "E": [ 860 ],
            "Q": [ 238 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 872 ],
            "E": [ 860 ],
            "Q": [ 172 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 873 ],
            "E": [ 860 ],
            "Q": [ 173 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 874 ],
            "E": [ 860 ],
            "Q": [ 322 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 875 ],
            "E": [ 860 ],
            "Q": [ 467 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 876 ],
            "E": [ 860 ],
            "Q": [ 471 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 877 ],
            "E": [ 860 ],
            "Q": [ 499 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 878 ],
            "E": [ 860 ],
            "Q": [ 510 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 879 ],
            "E": [ 860 ],
            "Q": [ 880 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 881 ],
            "E": [ 860 ],
            "Q": [ 563 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 882 ],
            "E": [ 860 ],
            "Q": [ 589 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 883 ],
            "E": [ 860 ],
            "Q": [ 199 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 884 ],
            "E": [ 860 ],
            "Q": [ 564 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 885 ],
            "E": [ 860 ],
            "Q": [ 353 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 886 ],
            "E": [ 860 ],
            "Q": [ 381 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 887 ],
            "E": [ 860 ],
            "Q": [ 369 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 604 ],
            "E": [ 860 ],
            "Q": [ 415 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 888 ],
            "E": [ 860 ],
            "Q": [ 468 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 889 ],
            "E": [ 860 ],
            "Q": [ 472 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 890 ],
            "E": [ 860 ],
            "Q": [ 500 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 891 ],
            "I1": [ 892 ],
            "I2": [ 893 ],
            "I3": [ 894 ],
            "O": [ 281 ]
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 895 ],
            "I1": [ 896 ],
            "I2": [ 893 ],
            "I3": [ 894 ],
            "O": [ 174 ]
          }
        },
        "FemtoRV32.isJAL_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 897 ],
            "E": [ 860 ],
            "Q": [ 117 ]
          }
        },
        "FemtoRV32.registerFile.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898 ],
            "RADDR": [ 863, 862, 890, 889, 888, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 860 ],
            "RDATA": [ 773, 382, 769, 106, 755, 258, 368, 97, 770, 332, 414, 104, 766, 113, 380, 114 ],
            "RE": [ "1" ],
            "WADDR": [ 880, 510, 499, 471, 467, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 2 ],
            "WCLKE": [ 899 ],
            "WDATA": [ 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915 ],
            "WE": [ "1" ]
          }
        },
        "FemtoRV32.registerFile.0.0_WCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 510 ],
            "I1": [ 880 ],
            "I2": [ 916 ],
            "I3": [ 917 ],
            "O": [ 899 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 510 ],
            "I1": [ 880 ],
            "I2": [ 916 ],
            "I3": [ 917 ],
            "O": [ 898 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 467 ],
            "I2": [ 471 ],
            "I3": [ 499 ],
            "O": [ 916 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 918 ],
            "I1": [ 199 ],
            "I2": [ 520 ],
            "I3": [ 608 ],
            "O": [ 917 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 280 ],
            "I1": [ 919 ],
            "I2": [ 920 ],
            "I3": [ 178 ],
            "O": [ 905 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 921 ],
            "I2": [ 922 ],
            "I3": [ 923 ],
            "O": [ 919 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001101101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 173 ],
            "I2": [ 876 ],
            "I3": [ 489 ],
            "O": [ 920 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 921 ],
            "I3": [ 119 ],
            "O": [ 309 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 111 ],
            "I2": [ 256 ],
            "I3": [ 255 ],
            "O": [ 307 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 924 ],
            "I3": [ 119 ],
            "O": [ 308 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 306 ],
            "I2": [ 925 ],
            "I3": [ 926 ],
            "O": [ 921 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 257 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 925 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 320 ],
            "CO": [ 926 ],
            "I0": [ 311 ],
            "I1": [ 319 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 814 ],
            "I1": [ 188 ],
            "I2": [ 924 ],
            "I3": [ 40 ],
            "O": [ 922 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 927 ],
            "I2": [ 928 ],
            "I3": [ 929 ],
            "O": [ 923 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000010101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 111 ],
            "I3": [ 112 ],
            "O": [ 927 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 699 ],
            "I1": [ 46 ],
            "I2": [ 49 ],
            "I3": [ 930 ],
            "O": [ 928 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 111 ],
            "I3": [ 112 ],
            "O": [ 930 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 307 ],
            "I3": [ 376 ],
            "O": [ 929 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 257 ],
            "I2": [ 56 ],
            "I3": [ 258 ],
            "O": [ 112 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 306 ],
            "I3": [ 342 ],
            "O": [ 924 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_11_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 479 ],
            "I2": [ 483 ],
            "I3": [ 487 ],
            "O": [ 904 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_12_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 280 ],
            "I1": [ 931 ],
            "I2": [ 932 ],
            "I3": [ 178 ],
            "O": [ 903 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_12_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 259 ],
            "I1": [ 40 ],
            "I2": [ 263 ],
            "I3": [ 264 ],
            "O": [ 931 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_12_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001101101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 173 ],
            "I2": [ 873 ],
            "I3": [ 933 ],
            "O": [ 932 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_13_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 934 ],
            "I3": [ 935 ],
            "O": [ 902 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 463 ],
            "I2": [ 465 ],
            "I3": [ 466 ],
            "O": [ 934 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 280 ],
            "I1": [ 457 ],
            "I2": [ 933 ],
            "I3": [ 936 ],
            "O": [ 935 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_14_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 280 ],
            "I1": [ 937 ],
            "I2": [ 938 ],
            "I3": [ 178 ],
            "O": [ 901 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_14_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 352 ],
            "I2": [ 389 ],
            "I3": [ 351 ],
            "O": [ 937 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_14_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001101101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 173 ],
            "I2": [ 878 ],
            "I3": [ 939 ],
            "O": [ 938 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 835 ],
            "I1": [ 188 ],
            "I2": [ 940 ],
            "I3": [ 941 ],
            "O": [ 900 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 280 ],
            "I1": [ 457 ],
            "I2": [ 939 ],
            "I3": [ 942 ],
            "O": [ 940 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 238 ],
            "I1": [ 34 ],
            "I2": [ 943 ],
            "I3": [ 944 ],
            "O": [ 941 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 173 ],
            "I2": [ 759 ],
            "I3": [ 945 ],
            "O": [ 943 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010101000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 173 ],
            "I2": [ 946 ],
            "I3": [ 947 ],
            "O": [ 944 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 948 ],
            "CO": [ 946 ],
            "I0": [ 634 ],
            "I1": [ 949 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 659 ],
            "CO": [ 948 ],
            "I0": [ 644 ],
            "I1": [ 658 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 634 ],
            "I2": [ 949 ],
            "I3": [ 948 ],
            "O": [ 632 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 648 ],
            "I2": [ 664 ],
            "I3": [ 663 ],
            "O": [ 652 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 291 ],
            "I2": [ 662 ],
            "I3": [ 661 ],
            "O": [ 299 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 650 ],
            "O": [ 664 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 572 ],
            "CO": [ 663 ],
            "I0": [ 573 ],
            "I1": [ 574 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 950 ],
            "O": [ 574 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 642 ],
            "O": [ 949 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 52 ],
            "I2": [ 49 ],
            "I3": [ 946 ],
            "O": [ 951 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 634 ],
            "I2": [ 635 ],
            "I3": [ 946 ],
            "O": [ 947 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 952 ],
            "I2": [ 951 ],
            "I3": [ 947 ],
            "O": [ 953 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 238 ],
            "I3": [ 46 ],
            "O": [ 674 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 238 ],
            "I3": [ 46 ],
            "O": [ 952 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 725 ],
            "I2": [ 46 ],
            "I3": [ 954 ],
            "O": [ 945 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 49 ],
            "I2": [ 519 ],
            "I3": [ 518 ],
            "O": [ 954 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 955 ],
            "I2": [ 878 ],
            "I3": [ 888 ],
            "O": [ 939 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 955 ],
            "I2": [ 956 ],
            "I3": [ 957 ],
            "O": [ 942 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 958 ],
            "I3": [ 959 ],
            "O": [ 914 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 960 ],
            "I2": [ 961 ],
            "I3": [ 962 ],
            "O": [ 958 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 280 ],
            "I1": [ 457 ],
            "I2": [ 175 ],
            "I3": [ 963 ],
            "O": [ 959 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100110001011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 964 ],
            "I2": [ 879 ],
            "I3": [ 965 ],
            "O": [ 963 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 960 ],
            "I3": [ 119 ],
            "O": [ 397 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 360 ],
            "I2": [ 384 ],
            "I3": [ 383 ],
            "O": [ 395 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 966 ],
            "I2": [ 118 ],
            "I3": [ 119 ],
            "O": [ 396 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 391 ],
            "I2": [ 967 ],
            "I3": [ 968 ],
            "O": [ 960 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 381 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 967 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 968 ],
            "CO": [ 323 ],
            "I0": [ 391 ],
            "I1": [ 967 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 424 ],
            "CO": [ 968 ],
            "I0": [ 393 ],
            "I1": [ 969 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 393 ],
            "I2": [ 969 ],
            "I3": [ 424 ],
            "O": [ 416 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 563 ],
            "I2": [ 199 ],
            "I3": [ 608 ],
            "O": [ 118 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 31 ],
            "I1": [ 674 ],
            "I2": [ 953 ],
            "I3": [ 657 ],
            "O": [ 119 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 369 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 969 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 821 ],
            "I1": [ 966 ],
            "I2": [ 188 ],
            "I3": [ 40 ],
            "O": [ 961 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 970 ],
            "I2": [ 971 ],
            "I3": [ 972 ],
            "O": [ 962 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 360 ],
            "I3": [ 384 ],
            "O": [ 970 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 706 ],
            "I1": [ 46 ],
            "I2": [ 49 ],
            "I3": [ 973 ],
            "O": [ 971 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 360 ],
            "I3": [ 384 ],
            "O": [ 973 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 395 ],
            "I3": [ 370 ],
            "O": [ 972 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 391 ],
            "I3": [ 390 ],
            "O": [ 966 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 280 ],
            "I1": [ 974 ],
            "I2": [ 975 ],
            "I3": [ 178 ],
            "O": [ 913 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 976 ],
            "I2": [ 977 ],
            "I3": [ 978 ],
            "O": [ 974 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001101101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 173 ],
            "I2": [ 875 ],
            "I3": [ 458 ],
            "O": [ 975 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 955 ],
            "I2": [ 886 ],
            "I3": [ 875 ],
            "O": [ 458 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 976 ],
            "I3": [ 119 ],
            "O": [ 304 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 108 ],
            "I2": [ 254 ],
            "I3": [ 253 ],
            "O": [ 302 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 979 ],
            "I3": [ 119 ],
            "O": [ 303 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 268 ],
            "I2": [ 269 ],
            "I3": [ 267 ],
            "O": [ 976 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 880 ],
            "I1": [ 774 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 269 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 926 ],
            "CO": [ 267 ],
            "I0": [ 306 ],
            "I1": [ 925 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 807 ],
            "I1": [ 188 ],
            "I2": [ 979 ],
            "I3": [ 40 ],
            "O": [ 977 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 34 ],
            "I2": [ 980 ],
            "I3": [ 981 ],
            "O": [ 978 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 108 ],
            "I3": [ 254 ],
            "O": [ 980 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 694 ],
            "I1": [ 46 ],
            "I2": [ 982 ],
            "I3": [ 983 ],
            "O": [ 981 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 108 ],
            "I3": [ 254 ],
            "O": [ 982 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 302 ],
            "I3": [ 377 ],
            "O": [ 983 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 268 ],
            "I3": [ 984 ],
            "O": [ 979 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 984 ],
            "CO": [ 213 ],
            "I0": [ "0" ],
            "I1": [ 268 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 342 ],
            "CO": [ 984 ],
            "I0": [ "0" ],
            "I1": [ 306 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 453 ],
            "I2": [ 455 ],
            "I3": [ 449 ],
            "O": [ 912 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 280 ],
            "I1": [ 985 ],
            "I2": [ 986 ],
            "I3": [ 178 ],
            "O": [ 911 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000011010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 233 ],
            "I2": [ 229 ],
            "I3": [ 234 ],
            "O": [ 985 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001101101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 173 ],
            "I2": [ 872 ],
            "I3": [ 987 ],
            "O": [ 986 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 955 ],
            "I2": [ 874 ],
            "I3": [ 872 ],
            "O": [ 987 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 988 ],
            "I3": [ 989 ],
            "O": [ 910 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 421 ],
            "I2": [ 990 ],
            "I3": [ 991 ],
            "O": [ 988 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 280 ],
            "I1": [ 457 ],
            "I2": [ 987 ],
            "I3": [ 992 ],
            "O": [ 989 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 827 ],
            "I1": [ 420 ],
            "I2": [ 188 ],
            "I3": [ 40 ],
            "O": [ 990 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 409 ],
            "I2": [ 412 ],
            "I3": [ 407 ],
            "O": [ 991 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_6_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 280 ],
            "I1": [ 993 ],
            "I2": [ 994 ],
            "I3": [ 178 ],
            "O": [ 909 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 321 ],
            "I2": [ 340 ],
            "I3": [ 318 ],
            "O": [ 993 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001101101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 173 ],
            "I2": [ 877 ],
            "I3": [ 995 ],
            "O": [ 994 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 280 ],
            "I1": [ 457 ],
            "I2": [ 995 ],
            "I3": [ 996 ],
            "O": [ 997 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 172 ],
            "I2": [ 998 ],
            "I3": [ 999 ],
            "O": [ 996 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 955 ],
            "I1": [ 964 ],
            "I2": [ 868 ],
            "I3": [ 998 ],
            "O": [ 999 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 506 ],
            "I2": [ 152 ],
            "I3": [ 40 ],
            "O": [ 1000 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 514 ],
            "I2": [ 517 ],
            "I3": [ 513 ],
            "O": [ 1001 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 955 ],
            "I2": [ 877 ],
            "I3": [ 604 ],
            "O": [ 995 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_7_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 836 ],
            "I2": [ 188 ],
            "I3": [ 1002 ],
            "O": [ 908 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_7_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 1000 ],
            "I2": [ 1001 ],
            "I3": [ 997 ],
            "O": [ 1002 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_8_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111100101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 280 ],
            "I1": [ 1003 ],
            "I2": [ 1004 ],
            "I3": [ 178 ],
            "O": [ 907 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001101101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 173 ],
            "I2": [ 871 ],
            "I3": [ 1005 ],
            "O": [ 1003 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 238 ],
            "I2": [ 169 ],
            "I3": [ 1006 ],
            "O": [ 1004 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 210 ],
            "I2": [ 237 ],
            "I3": [ 209 ],
            "O": [ 1006 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 172 ],
            "I2": [ 881 ],
            "I3": [ 1007 ],
            "O": [ 1008 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 955 ],
            "I2": [ 871 ],
            "I3": [ 861 ],
            "O": [ 1005 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 955 ],
            "I1": [ 964 ],
            "I2": [ 890 ],
            "I3": [ 881 ],
            "O": [ 1007 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_9_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1009 ],
            "I3": [ 1010 ],
            "O": [ 906 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 416 ],
            "I2": [ 1011 ],
            "I3": [ 1012 ],
            "O": [ 1009 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 280 ],
            "I1": [ 457 ],
            "I2": [ 1005 ],
            "I3": [ 1008 ],
            "O": [ 1010 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 824 ],
            "I1": [ 1013 ],
            "I2": [ 188 ],
            "I3": [ 40 ],
            "O": [ 1011 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 1014 ],
            "I2": [ 1015 ],
            "I3": [ 1016 ],
            "O": [ 1012 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 363 ],
            "I3": [ 386 ],
            "O": [ 1014 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 709 ],
            "I1": [ 46 ],
            "I2": [ 49 ],
            "I3": [ 1017 ],
            "O": [ 1015 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 363 ],
            "I3": [ 386 ],
            "O": [ 1017 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 399 ],
            "I3": [ 373 ],
            "O": [ 1016 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 1013 ],
            "I2": [ 118 ],
            "I3": [ 119 ],
            "O": [ 400 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 393 ],
            "I3": [ 392 ],
            "O": [ 1013 ]
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111100101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 280 ],
            "I1": [ 176 ],
            "I2": [ 171 ],
            "I3": [ 178 ],
            "O": [ 915 ]
          }
        },
        "FemtoRV32.registerFile.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898 ],
            "RADDR": [ 863, 862, 890, 889, 888, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 860 ],
            "RDATA": [ 115, 580, 81, 650, 74, 565, 597, 660, 116, 552, 596, 651, 57, 950, 590, 642 ],
            "RE": [ "1" ],
            "WADDR": [ 880, 510, 499, 471, 467, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 2 ],
            "WCLKE": [ 899 ],
            "WDATA": [ 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033 ],
            "WE": [ "1" ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_10_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 536 ],
            "I2": [ 1034 ],
            "I3": [ 1035 ],
            "O": [ 1023 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 531 ],
            "I2": [ 1036 ],
            "I3": [ 1037 ],
            "O": [ 536 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 369 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 1036 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 606 ],
            "CO": [ 1037 ],
            "I0": [ 538 ],
            "I1": [ 605 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 415 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 605 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 34 ],
            "I2": [ 556 ],
            "I3": [ 562 ],
            "O": [ 1034 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_10_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 1038 ],
            "I2": [ 535 ],
            "I3": [ 1039 ],
            "O": [ 1035 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 125 ],
            "I2": [ 1040 ],
            "I3": [ 1041 ],
            "O": [ 1022 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 121 ],
            "I2": [ 1042 ],
            "I3": [ 1043 ],
            "O": [ 125 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 867 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 1042 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1043 ],
            "CO": [ 38 ],
            "I0": [ 121 ],
            "I1": [ 1042 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1044 ],
            "CO": [ 1043 ],
            "I0": [ 127 ],
            "I1": [ 1045 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 200 ],
            "CO": [ 1044 ],
            "I0": [ 143 ],
            "I1": [ 1046 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 143 ],
            "I2": [ 1046 ],
            "I3": [ 200 ],
            "O": [ 154 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 40 ],
            "I2": [ 194 ],
            "I3": [ 159 ],
            "O": [ 153 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 280 ],
            "I2": [ 870 ],
            "I3": [ 177 ],
            "O": [ 155 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 193 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 1046 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 127 ],
            "I2": [ 1045 ],
            "I3": [ 1044 ],
            "O": [ 141 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 40 ],
            "I2": [ 1047 ],
            "I3": [ 140 ],
            "O": [ 1048 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 280 ],
            "I2": [ 868 ],
            "I3": [ 177 ],
            "O": [ 1049 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 869 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 1045 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 34 ],
            "I2": [ 1050 ],
            "I3": [ 1051 ],
            "O": [ 1040 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 1052 ],
            "I2": [ 124 ],
            "I3": [ 1053 ],
            "O": [ 1041 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 679 ],
            "I1": [ 46 ],
            "I2": [ 1054 ],
            "I3": [ 1055 ],
            "O": [ 1050 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 62 ],
            "I3": [ 65 ],
            "O": [ 1051 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 60 ],
            "I3": [ 61 ],
            "O": [ 1054 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 60 ],
            "I3": [ 61 ],
            "O": [ 1055 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_12_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 1056 ],
            "I2": [ 1057 ],
            "I3": [ 1058 ],
            "O": [ 1021 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 1059 ],
            "I2": [ 1060 ],
            "I3": [ 1061 ],
            "O": [ 1020 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 1059 ],
            "I3": [ 119 ],
            "O": [ 24 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 79 ],
            "I2": [ 1062 ],
            "I3": [ 58 ],
            "O": [ 22 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 1063 ],
            "I3": [ 119 ],
            "O": [ 23 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 81 ],
            "O": [ 1062 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 21 ],
            "I2": [ 1064 ],
            "I3": [ 1065 ],
            "O": [ 1059 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 774 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 1064 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 38 ],
            "CO": [ 1065 ],
            "I0": [ 26 ],
            "I1": [ 37 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 865 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 37 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 34 ],
            "I2": [ 1066 ],
            "I3": [ 1067 ],
            "O": [ 1060 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 1068 ],
            "I2": [ 1063 ],
            "I3": [ 1069 ],
            "O": [ 1061 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 785 ],
            "I1": [ 774 ],
            "I2": [ 188 ],
            "I3": [ 169 ],
            "O": [ 1068 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 280 ],
            "I2": [ 863 ],
            "I3": [ 177 ],
            "O": [ 1069 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 21 ],
            "I3": [ 1070 ],
            "O": [ 1063 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1071 ],
            "CO": [ 1070 ],
            "I0": [ "0" ],
            "I1": [ 26 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1072 ],
            "CO": [ 1071 ],
            "I0": [ "0" ],
            "I1": [ 121 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 191 ],
            "CO": [ 1072 ],
            "I0": [ "0" ],
            "I1": [ 127 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 127 ],
            "I3": [ 191 ],
            "O": [ 140 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 794 ],
            "I1": [ 869 ],
            "I2": [ 188 ],
            "I3": [ 169 ],
            "O": [ 1047 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 121 ],
            "I3": [ 1072 ],
            "O": [ 124 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 791 ],
            "I1": [ 867 ],
            "I2": [ 188 ],
            "I3": [ 169 ],
            "O": [ 1052 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 280 ],
            "I2": [ 866 ],
            "I3": [ 177 ],
            "O": [ 1053 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 26 ],
            "I3": [ 1071 ],
            "O": [ 42 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 788 ],
            "I1": [ 865 ],
            "I2": [ 188 ],
            "I3": [ 169 ],
            "O": [ 41 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 280 ],
            "I2": [ 864 ],
            "I3": [ 177 ],
            "O": [ 43 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 673 ],
            "I1": [ 46 ],
            "I2": [ 1073 ],
            "I3": [ 1074 ],
            "O": [ 1066 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 22 ],
            "I3": [ 67 ],
            "O": [ 1067 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 79 ],
            "I3": [ 1062 ],
            "O": [ 1073 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 79 ],
            "I3": [ 1062 ],
            "O": [ 1074 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 1075 ],
            "I2": [ 1076 ],
            "I3": [ 1077 ],
            "O": [ 1019 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 1075 ],
            "I3": [ 119 ],
            "O": [ 616 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 575 ],
            "I2": [ 582 ],
            "I3": [ 581 ],
            "O": [ 614 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 1078 ],
            "I3": [ 119 ],
            "O": [ 615 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 612 ],
            "I2": [ 1079 ],
            "I3": [ 1080 ],
            "O": [ 1075 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 468 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 1079 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1080 ],
            "CO": [ 606 ],
            "I0": [ 612 ],
            "I1": [ 1079 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1081 ],
            "CO": [ 1080 ],
            "I0": [ 618 ],
            "I1": [ 1082 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 1083 ],
            "I2": [ 1084 ],
            "I3": [ 1085 ],
            "O": [ 1076 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 1086 ],
            "I2": [ 1078 ],
            "I3": [ 1087 ],
            "O": [ 1077 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 851 ],
            "I1": [ 468 ],
            "I2": [ 188 ],
            "I3": [ 169 ],
            "O": [ 1086 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 280 ],
            "I2": [ 888 ],
            "I3": [ 177 ],
            "O": [ 1087 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 612 ],
            "I3": [ 611 ],
            "O": [ 1078 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1088 ],
            "CO": [ 611 ],
            "I0": [ "0" ],
            "I1": [ 618 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 618 ],
            "I3": [ 1088 ],
            "O": [ 621 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 854 ],
            "I1": [ 472 ],
            "I2": [ 188 ],
            "I3": [ 169 ],
            "O": [ 1089 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 280 ],
            "I2": [ 889 ],
            "I3": [ 177 ],
            "O": [ 1090 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 117 ],
            "I3": [ 16 ],
            "O": [ 40 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 575 ],
            "I3": [ 582 ],
            "O": [ 1083 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 735 ],
            "I1": [ 46 ],
            "I2": [ 49 ],
            "I3": [ 1091 ],
            "O": [ 1084 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 575 ],
            "I3": [ 582 ],
            "O": [ 1091 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 614 ],
            "I3": [ 567 ],
            "O": [ 1085 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_15_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 151 ],
            "I2": [ 150 ],
            "I3": [ 156 ],
            "O": [ 1018 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 622 ],
            "I2": [ 1092 ],
            "I3": [ 1093 ],
            "O": [ 1032 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 618 ],
            "I2": [ 1082 ],
            "I3": [ 1081 ],
            "O": [ 622 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 472 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 1082 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1094 ],
            "CO": [ 1081 ],
            "I0": [ 624 ],
            "I1": [ 1095 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 34 ],
            "I2": [ 1096 ],
            "I3": [ 1097 ],
            "O": [ 1092 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 1089 ],
            "I2": [ 621 ],
            "I3": [ 1090 ],
            "O": [ 1093 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 584 ],
            "I3": [ 585 ],
            "O": [ 1096 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 738 ],
            "I1": [ 46 ],
            "I2": [ 1098 ],
            "I3": [ 1099 ],
            "O": [ 1097 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 584 ],
            "I3": [ 585 ],
            "O": [ 1098 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 586 ],
            "I3": [ 70 ],
            "O": [ 1099 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 590 ],
            "O": [ 585 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 1100 ],
            "I2": [ 1101 ],
            "I3": [ 1102 ],
            "O": [ 1031 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 1100 ],
            "I3": [ 119 ],
            "O": [ 529 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 573 ],
            "I2": [ 1103 ],
            "I3": [ 1104 ],
            "O": [ 527 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 1105 ],
            "I3": [ 119 ],
            "O": [ 528 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 950 ],
            "O": [ 1103 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1104 ],
            "CO": [ 647 ],
            "I0": [ 573 ],
            "I1": [ 1103 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 648 ],
            "I2": [ 649 ],
            "I3": [ 647 ],
            "O": [ 522 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 553 ],
            "CO": [ 1104 ],
            "I0": [ 554 ],
            "I1": [ 555 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 526 ],
            "I2": [ 1106 ],
            "I3": [ 1107 ],
            "O": [ 1100 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 381 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 1106 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1107 ],
            "CO": [ 1108 ],
            "I0": [ 526 ],
            "I1": [ 1106 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 286 ],
            "I2": [ 1109 ],
            "I3": [ 1108 ],
            "O": [ 1110 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 1110 ],
            "I3": [ 119 ],
            "O": [ 524 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 1111 ],
            "I3": [ 119 ],
            "O": [ 523 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 152 ],
            "I3": [ 1110 ],
            "O": [ 1112 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 838 ],
            "I1": [ 188 ],
            "I2": [ 1113 ],
            "I3": [ 1112 ],
            "O": [ 1114 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 280 ],
            "I2": [ 885 ],
            "I3": [ 177 ],
            "O": [ 1115 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 353 ],
            "I3": [ 169 ],
            "O": [ 1113 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1037 ],
            "CO": [ 1107 ],
            "I0": [ 531 ],
            "I1": [ 1036 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 1116 ],
            "I2": [ 1105 ],
            "I3": [ 1117 ],
            "O": [ 1101 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 34 ],
            "I2": [ 1118 ],
            "I3": [ 1119 ],
            "O": [ 1102 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 573 ],
            "I3": [ 1103 ],
            "O": [ 1118 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 728 ],
            "I1": [ 46 ],
            "I2": [ 1120 ],
            "I3": [ 1121 ],
            "O": [ 1119 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 573 ],
            "I3": [ 1103 ],
            "O": [ 1120 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 527 ],
            "I3": [ 568 ],
            "O": [ 1121 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 843 ],
            "I1": [ 381 ],
            "I2": [ 188 ],
            "I3": [ 169 ],
            "O": [ 1116 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 280 ],
            "I2": [ 886 ],
            "I3": [ 177 ],
            "O": [ 1117 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 526 ],
            "I3": [ 1122 ],
            "O": [ 1105 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1122 ],
            "CO": [ 285 ],
            "I0": [ "0" ],
            "I1": [ 526 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 286 ],
            "I3": [ 285 ],
            "O": [ 1111 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 1111 ],
            "I2": [ 1114 ],
            "I3": [ 1115 ],
            "O": [ 1058 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 721 ],
            "I1": [ 46 ],
            "I2": [ 1123 ],
            "I3": [ 1124 ],
            "O": [ 1056 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 522 ],
            "I3": [ 652 ],
            "O": [ 1057 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 648 ],
            "I3": [ 649 ],
            "O": [ 1123 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 648 ],
            "I3": [ 649 ],
            "O": [ 1124 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 610 ],
            "CO": [ 1122 ],
            "I0": [ "0" ],
            "I1": [ 531 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 531 ],
            "I3": [ 610 ],
            "O": [ 535 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 846 ],
            "I1": [ 369 ],
            "I2": [ 188 ],
            "I3": [ 169 ],
            "O": [ 1038 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 280 ],
            "I2": [ 887 ],
            "I3": [ 177 ],
            "O": [ 1039 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 39 ],
            "I2": [ 36 ],
            "I3": [ 44 ],
            "O": [ 1030 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 293 ],
            "I2": [ 297 ],
            "I3": [ 290 ],
            "O": [ 1029 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 1125 ],
            "I2": [ 1126 ],
            "I3": [ 1127 ],
            "O": [ 1028 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 1125 ],
            "I3": [ 119 ],
            "O": [ 19 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 594 ],
            "I2": [ 1128 ],
            "I3": [ 1129 ],
            "O": [ 17 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 1130 ],
            "I3": [ 119 ],
            "O": [ 18 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 596 ],
            "O": [ 1128 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 58 ],
            "CO": [ 1129 ],
            "I0": [ 79 ],
            "I1": [ 1062 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 15 ],
            "I2": [ 1131 ],
            "I3": [ 1132 ],
            "O": [ 1125 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 511 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 1131 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1065 ],
            "CO": [ 1132 ],
            "I0": [ 21 ],
            "I1": [ 1064 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 1133 ],
            "I2": [ 1134 ],
            "I3": [ 1135 ],
            "O": [ 1126 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 1136 ],
            "I2": [ 1130 ],
            "I3": [ 1137 ],
            "O": [ 1127 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 782 ],
            "I1": [ 511 ],
            "I2": [ 188 ],
            "I3": [ 169 ],
            "O": [ 1136 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 280 ],
            "I2": [ 862 ],
            "I3": [ 177 ],
            "O": [ 1137 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 15 ],
            "I3": [ 1138 ],
            "O": [ 1130 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1070 ],
            "CO": [ 1138 ],
            "I0": [ "0" ],
            "I1": [ 21 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 594 ],
            "I3": [ 1128 ],
            "O": [ 1133 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 670 ],
            "I1": [ 46 ],
            "I2": [ 49 ],
            "I3": [ 1139 ],
            "O": [ 1134 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 594 ],
            "I3": [ 1128 ],
            "O": [ 1139 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 17 ],
            "I3": [ 68 ],
            "O": [ 1135 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_6_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 599 ],
            "I2": [ 545 ],
            "I3": [ 602 ],
            "O": [ 1027 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_7_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 34 ],
            "I2": [ 1140 ],
            "I3": [ 1141 ],
            "O": [ 1026 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_7_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 133 ],
            "I2": [ 136 ],
            "I3": [ 131 ],
            "O": [ 1140 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_7_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 1048 ],
            "I2": [ 141 ],
            "I3": [ 1049 ],
            "O": [ 1141 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 274 ],
            "I2": [ 1142 ],
            "I3": [ 1143 ],
            "O": [ 1025 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 13 ],
            "I2": [ 1144 ],
            "I3": [ 1145 ],
            "O": [ 274 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 257 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 1144 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1145 ],
            "CO": [ 1146 ],
            "I0": [ 13 ],
            "I1": [ 1144 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 10 ],
            "I2": [ 55 ],
            "I3": [ 1146 ],
            "O": [ 665 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 279 ],
            "I2": [ 277 ],
            "I3": [ 282 ],
            "O": [ 1147 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 636 ],
            "I2": [ 638 ],
            "I3": [ 633 ],
            "O": [ 1148 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1149 ],
            "CO": [ 1145 ],
            "I0": [ 284 ],
            "I1": [ 1150 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1108 ],
            "CO": [ 1149 ],
            "I0": [ 286 ],
            "I1": [ 1109 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 353 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 1109 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 284 ],
            "I2": [ 1150 ],
            "I3": [ 1149 ],
            "O": [ 1151 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 1151 ],
            "I3": [ 119 ],
            "O": [ 502 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 810 ],
            "I1": [ 188 ],
            "I2": [ 152 ],
            "I3": [ 1151 ],
            "O": [ 1152 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 322 ],
            "I2": [ 169 ],
            "I3": [ 1152 ],
            "O": [ 288 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 280 ],
            "I2": [ 874 ],
            "I3": [ 177 ],
            "O": [ 289 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 322 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 1150 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 34 ],
            "I2": [ 1153 ],
            "I3": [ 1154 ],
            "O": [ 1142 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 1155 ],
            "I2": [ 273 ],
            "I3": [ 1156 ],
            "O": [ 1143 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 780 ],
            "I1": [ 257 ],
            "I2": [ 188 ],
            "I3": [ 169 ],
            "O": [ 1155 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 280 ],
            "I2": [ 861 ],
            "I3": [ 177 ],
            "O": [ 1156 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 668 ],
            "I1": [ 46 ],
            "I2": [ 1157 ],
            "I3": [ 1158 ],
            "O": [ 1153 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 270 ],
            "I3": [ 653 ],
            "O": [ 1154 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 49 ],
            "I2": [ 644 ],
            "I3": [ 645 ],
            "O": [ 1157 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 644 ],
            "I3": [ 645 ],
            "O": [ 1158 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 1159 ],
            "I2": [ 1160 ],
            "I3": [ 1161 ],
            "O": [ 1024 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 1159 ],
            "I3": [ 119 ],
            "O": [ 627 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 592 ],
            "I2": [ 1162 ],
            "I3": [ 1163 ],
            "O": [ 625 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 117 ],
            "I1": [ 118 ],
            "I2": [ 1164 ],
            "I3": [ 119 ],
            "O": [ 626 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 597 ],
            "O": [ 1162 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1163 ],
            "CO": [ 583 ],
            "I0": [ 592 ],
            "I1": [ 1162 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1129 ],
            "CO": [ 1163 ],
            "I0": [ 594 ],
            "I1": [ 1128 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 624 ],
            "I2": [ 1095 ],
            "I3": [ 1094 ],
            "O": [ 1159 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 500 ],
            "I2": [ 199 ],
            "I3": [ 117 ],
            "O": [ 1095 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1132 ],
            "CO": [ 1094 ],
            "I0": [ 15 ],
            "I1": [ 1131 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 34 ],
            "I1": [ 1165 ],
            "I2": [ 1166 ],
            "I3": [ 1167 ],
            "O": [ 1160 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 1168 ],
            "I2": [ 1164 ],
            "I3": [ 1169 ],
            "O": [ 1161 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 857 ],
            "I1": [ 500 ],
            "I2": [ 188 ],
            "I3": [ 169 ],
            "O": [ 1168 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 280 ],
            "I2": [ 890 ],
            "I3": [ 177 ],
            "O": [ 1169 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 624 ],
            "I3": [ 1170 ],
            "O": [ 1164 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1170 ],
            "CO": [ 1088 ],
            "I0": [ "0" ],
            "I1": [ 624 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1138 ],
            "CO": [ 1170 ],
            "I0": [ "0" ],
            "I1": [ 15 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "I2": [ 592 ],
            "I3": [ 1162 ],
            "O": [ 1165 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 672 ],
            "I1": [ 46 ],
            "I2": [ 49 ],
            "I3": [ 1171 ],
            "O": [ 1166 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 592 ],
            "I3": [ 1162 ],
            "O": [ 1171 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 625 ],
            "I3": [ 69 ],
            "O": [ 1167 ]
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 665 ],
            "I2": [ 1147 ],
            "I3": [ 1148 ],
            "O": [ 1033 ]
          }
        },
        "FemtoRV32.registerFile.1.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898 ],
            "RADDR": [ 174, 870, 868, 866, 864, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 860 ],
            "RDATA": [ 518, 336, 418, 99, 491, 111, 363, 92, 495, 329, 366, 95, 440, 108, 360, 89 ],
            "RE": [ "1" ],
            "WADDR": [ 880, 510, 499, 471, 467, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 2 ],
            "WCLKE": [ 899 ],
            "WDATA": [ 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915 ],
            "WE": [ "1" ]
          }
        },
        "FemtoRV32.registerFile.1.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898 ],
            "RADDR": [ 174, 870, 868, 866, 864, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 860 ],
            "RDATA": [ 82, 575, 79, 648, 60, 554, 592, 644, 86, 549, 594, 291, 50, 573, 584, 634 ],
            "RE": [ "1" ],
            "WADDR": [ 880, 510, 499, 471, 467, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 2 ],
            "WCLKE": [ 899 ],
            "WDATA": [ 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033 ],
            "WE": [ "1" ]
          }
        },
        "FemtoRV32.state_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1172 ],
            "E": [ 1173 ],
            "Q": [ 1174 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.state_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 918 ],
            "I2": [ 520 ],
            "I3": [ 1175 ],
            "O": [ 1172 ]
          }
        },
        "FemtoRV32.state_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1176 ],
            "I1": [ 11 ],
            "I2": [ 1177 ],
            "I3": [ 1178 ],
            "O": [ 1173 ]
          }
        },
        "FemtoRV32.state_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1179 ],
            "Q": [ 1176 ],
            "R": [ 11 ]
          }
        },
        "FemtoRV32.state_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1180 ],
            "Q": [ 520 ],
            "R": [ 1181 ]
          }
        },
        "FemtoRV32.state_SB_DFFSR_Q_1_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 11 ],
            "I3": [ 1180 ],
            "O": [ 860 ]
          }
        },
        "FemtoRV32.state_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1180 ]
          }
        },
        "FemtoRV32.state_SB_DFFSR_Q_1_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 918 ],
            "I1": [ 520 ],
            "I2": [ 1176 ],
            "I3": [ 11 ],
            "O": [ 1181 ]
          }
        },
        "FemtoRV32.state_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000111110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 918 ],
            "I1": [ 520 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1179 ]
          }
        },
        "FemtoRV32.state_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:335.4-370.7|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1182 ],
            "Q": [ 918 ],
            "S": [ 11 ]
          }
        },
        "FemtoRV32.state_SB_DFFSS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 520 ],
            "I2": [ 1175 ],
            "I3": [ 1178 ],
            "O": [ 1182 ]
          }
        },
        "FemtoRV32.state_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 46 ],
            "I2": [ 1183 ],
            "I3": [ 34 ],
            "O": [ 1175 ]
          }
        },
        "FemtoRV32.state_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 918 ],
            "I2": [ 557 ],
            "I3": [ 1177 ],
            "O": [ 1178 ]
          }
        },
        "builder_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1184 ],
            "E": [ "1" ],
            "Q": [ 1185 ],
            "R": [ 1177 ]
          }
        },
        "builder_count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1186 ],
            "E": [ "1" ],
            "Q": [ 1187 ],
            "R": [ 1177 ]
          }
        },
        "builder_count_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1188 ],
            "E": [ "1" ],
            "Q": [ 1189 ],
            "R": [ 1177 ]
          }
        },
        "builder_count_SB_DFFESR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1189 ],
            "I2": [ "1" ],
            "I3": [ 1190 ],
            "O": [ 1188 ]
          }
        },
        "builder_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1191 ],
            "CO": [ 1190 ],
            "I0": [ 1192 ],
            "I1": [ "1" ]
          }
        },
        "builder_count_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1193 ],
            "E": [ "1" ],
            "Q": [ 1192 ],
            "R": [ 1177 ]
          }
        },
        "builder_count_SB_DFFESR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1192 ],
            "I2": [ "1" ],
            "I3": [ 1191 ],
            "O": [ 1193 ]
          }
        },
        "builder_count_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1194 ],
            "E": [ "1" ],
            "Q": [ 1191 ],
            "R": [ 1177 ]
          }
        },
        "builder_count_SB_DFFESR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1191 ],
            "O": [ 1194 ]
          }
        },
        "builder_count_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1187 ],
            "I2": [ "1" ],
            "I3": [ 1195 ],
            "O": [ 1186 ]
          }
        },
        "builder_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1195 ],
            "CO": [ 1196 ],
            "I0": [ 1187 ],
            "I1": [ "1" ]
          }
        },
        "builder_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1197 ],
            "CO": [ 1195 ],
            "I0": [ 1198 ],
            "I1": [ "1" ]
          }
        },
        "builder_count_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1199 ],
            "E": [ "1" ],
            "Q": [ 1198 ],
            "R": [ 1177 ]
          }
        },
        "builder_count_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1198 ],
            "I2": [ "1" ],
            "I3": [ 1197 ],
            "O": [ 1199 ]
          }
        },
        "builder_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1200 ],
            "CO": [ 1197 ],
            "I0": [ 1201 ],
            "I1": [ "1" ]
          }
        },
        "builder_count_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1202 ],
            "E": [ "1" ],
            "Q": [ 1201 ],
            "R": [ 1177 ]
          }
        },
        "builder_count_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1201 ],
            "I2": [ "1" ],
            "I3": [ 1200 ],
            "O": [ 1202 ]
          }
        },
        "builder_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1203 ],
            "CO": [ 1200 ],
            "I0": [ 1204 ],
            "I1": [ "1" ]
          }
        },
        "builder_count_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1205 ],
            "E": [ "1" ],
            "Q": [ 1204 ],
            "R": [ 1177 ]
          }
        },
        "builder_count_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1204 ],
            "I2": [ "1" ],
            "I3": [ 1203 ],
            "O": [ 1205 ]
          }
        },
        "builder_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1206 ],
            "CO": [ 1203 ],
            "I0": [ 1207 ],
            "I1": [ "1" ]
          }
        },
        "builder_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1207 ],
            "I2": [ "1" ],
            "I3": [ 1206 ],
            "O": [ 1208 ]
          }
        },
        "builder_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1209 ],
            "O": [ 1207 ]
          }
        },
        "builder_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1208 ],
            "E": [ "1" ],
            "Q": [ 1209 ],
            "R": [ 1177 ]
          }
        },
        "builder_count_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1210 ],
            "E": [ "1" ],
            "Q": [ 1211 ],
            "R": [ 1177 ]
          }
        },
        "builder_count_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1211 ],
            "I2": [ "1" ],
            "I3": [ 1212 ],
            "O": [ 1210 ]
          }
        },
        "builder_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1212 ],
            "CO": [ 1206 ],
            "I0": [ 1211 ],
            "I1": [ "1" ]
          }
        },
        "builder_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1213 ],
            "CO": [ 1212 ],
            "I0": [ 1214 ],
            "I1": [ "1" ]
          }
        },
        "builder_count_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1215 ],
            "E": [ "1" ],
            "Q": [ 1214 ],
            "R": [ 1177 ]
          }
        },
        "builder_count_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1214 ],
            "I2": [ "1" ],
            "I3": [ 1213 ],
            "O": [ 1215 ]
          }
        },
        "builder_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1216 ],
            "CO": [ 1213 ],
            "I0": [ 1217 ],
            "I1": [ "1" ]
          }
        },
        "builder_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1217 ],
            "I2": [ "1" ],
            "I3": [ 1216 ],
            "O": [ 1218 ]
          }
        },
        "builder_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1219 ],
            "O": [ 1217 ]
          }
        },
        "builder_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1218 ],
            "E": [ "1" ],
            "Q": [ 1219 ],
            "R": [ 1177 ]
          }
        },
        "builder_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1220 ],
            "I1": [ 1221 ],
            "I2": [ 1219 ],
            "I3": [ 1191 ],
            "O": [ 1222 ]
          }
        },
        "builder_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1223 ],
            "E": [ "1" ],
            "Q": [ 1220 ],
            "R": [ 1177 ]
          }
        },
        "builder_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I2_I0_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1220 ],
            "O": [ 1224 ]
          }
        },
        "builder_count_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1225 ],
            "E": [ "1" ],
            "Q": [ 1226 ],
            "R": [ 1177 ]
          }
        },
        "builder_count_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1226 ],
            "I2": [ "1" ],
            "I3": [ 1227 ],
            "O": [ 1225 ]
          }
        },
        "builder_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1227 ],
            "CO": [ 1216 ],
            "I0": [ 1226 ],
            "I1": [ "1" ]
          }
        },
        "builder_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1228 ],
            "CO": [ 1227 ],
            "I0": [ 1229 ],
            "I1": [ "1" ]
          }
        },
        "builder_count_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1230 ],
            "E": [ "1" ],
            "Q": [ 1229 ],
            "R": [ 1177 ]
          }
        },
        "builder_count_SB_DFFESR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1229 ],
            "I2": [ "1" ],
            "I3": [ 1228 ],
            "O": [ 1230 ]
          }
        },
        "builder_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1231 ],
            "CO": [ 1228 ],
            "I0": [ 1232 ],
            "I1": [ "1" ]
          }
        },
        "builder_count_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1233 ],
            "E": [ "1" ],
            "Q": [ 1232 ],
            "R": [ 1177 ]
          }
        },
        "builder_count_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1232 ],
            "I2": [ "1" ],
            "I3": [ 1231 ],
            "O": [ 1233 ]
          }
        },
        "builder_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1190 ],
            "CO": [ 1231 ],
            "I0": [ 1189 ],
            "I1": [ "1" ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1185 ],
            "I2": [ "1" ],
            "I3": [ 1234 ],
            "O": [ 1184 ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1234 ],
            "CO": [ 1235 ],
            "I0": [ 1185 ],
            "I1": [ "1" ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1235 ],
            "CO": [ 1236 ],
            "I0": [ 1237 ],
            "I1": [ "1" ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1236 ],
            "CO": [ 1238 ],
            "I0": [ 1239 ],
            "I1": [ "1" ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1238 ],
            "CO": [ 1240 ],
            "I0": [ 1224 ],
            "I1": [ "1" ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1241 ],
            "I1": [ "0" ],
            "I2": [ "1" ],
            "I3": [ 1240 ],
            "O": [ 1242 ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1224 ],
            "I2": [ "1" ],
            "I3": [ 1238 ],
            "O": [ 1223 ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1239 ],
            "I2": [ "1" ],
            "I3": [ 1236 ],
            "O": [ 1243 ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1244 ],
            "O": [ 1239 ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFESR_D": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1243 ],
            "E": [ "1" ],
            "Q": [ 1244 ],
            "R": [ 1177 ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1237 ],
            "I2": [ "1" ],
            "I3": [ 1235 ],
            "O": [ 1245 ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1221 ],
            "O": [ 1237 ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFESR_D": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1245 ],
            "E": [ "1" ],
            "Q": [ 1221 ],
            "R": [ 1177 ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1196 ],
            "CO": [ 1234 ],
            "I0": [ 1246 ],
            "I1": [ "1" ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1246 ],
            "I2": [ "1" ],
            "I3": [ 1196 ],
            "O": [ 1247 ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1248 ],
            "O": [ 1246 ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1247 ],
            "E": [ "1" ],
            "Q": [ 1248 ],
            "R": [ 1177 ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1244 ],
            "I1": [ 1209 ],
            "I2": [ 1241 ],
            "I3": [ 1248 ],
            "O": [ 1249 ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1242 ],
            "E": [ "1" ],
            "Q": [ 1241 ],
            "R": [ 1177 ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1185 ],
            "I1": [ 1187 ],
            "I2": [ 1198 ],
            "I3": [ 1201 ],
            "O": [ 1250 ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1251 ],
            "I3": [ 1252 ],
            "O": [ 1253 ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1204 ],
            "I1": [ 1211 ],
            "I2": [ 1214 ],
            "I3": [ 1226 ],
            "O": [ 1251 ]
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1229 ],
            "I1": [ 1232 ],
            "I2": [ 1189 ],
            "I3": [ 1192 ],
            "O": [ 1252 ]
          }
        },
        "builder_csrbank0_reset0_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1254 ],
            "I3": [ 1255 ],
            "O": [ 1256 ]
          }
        },
        "builder_csrbank0_reset0_re_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1257 ],
            "I3": [ 1258 ],
            "O": [ 1255 ]
          }
        },
        "builder_csrbank0_reset0_re_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1259 ],
            "I2": [ 1260 ],
            "I3": [ 1258 ],
            "O": [ 1261 ]
          }
        },
        "builder_csrbank0_reset0_re_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1262 ],
            "I2": [ 1263 ],
            "I3": [ 1264 ],
            "O": [ 1258 ]
          }
        },
        "builder_csrbank0_scratch0_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1265 ],
            "I3": [ 1255 ],
            "O": [ 1266 ]
          }
        },
        "builder_csrbank1_out0_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1267 ],
            "I3": [ 1257 ],
            "O": [ 1268 ]
          }
        },
        "builder_csrbank1_out0_re_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1267 ],
            "I3": [ 1269 ],
            "O": [ 1270 ]
          }
        },
        "builder_csrbank1_out0_re_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1271 ],
            "I2": [ 1272 ],
            "I3": [ 1260 ],
            "O": [ 1267 ]
          }
        },
        "builder_csrbank1_out0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1273 ],
            "I1": [ 1274 ],
            "I2": [ 1262 ],
            "I3": [ 1263 ],
            "O": [ 1272 ]
          }
        },
        "builder_csrbank2_ev_enable0_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1275 ],
            "I3": [ 1276 ],
            "O": [ 1277 ]
          }
        },
        "builder_csrbank2_ev_enable0_re_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1257 ],
            "I3": [ 1278 ],
            "O": [ 1276 ]
          }
        },
        "builder_csrbank2_ev_pending_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1279 ],
            "I3": [ 1276 ],
            "O": [ 1280 ]
          }
        },
        "builder_csrbank3_en0_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1281 ],
            "I3": [ 1282 ],
            "O": [ 1283 ]
          }
        },
        "builder_csrbank3_ev_enable0_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1284 ],
            "I3": [ 1282 ],
            "O": [ 1285 ]
          }
        },
        "builder_csrbank3_ev_pending_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1286 ],
            "I3": [ 1282 ],
            "O": [ 1287 ]
          }
        },
        "builder_csrbank3_load0_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1254 ],
            "I3": [ 1282 ],
            "O": [ 1288 ]
          }
        },
        "builder_csrbank3_reload0_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1265 ],
            "I3": [ 1282 ],
            "O": [ 1289 ]
          }
        },
        "builder_csrbank3_update_value0_re_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1290 ],
            "I3": [ 1282 ],
            "O": [ 1291 ]
          }
        },
        "builder_femtorv_state_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1292 ],
            "Q": [ 1293 ]
          }
        },
        "builder_femtorv_state_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1294 ],
            "I3": [ 1177 ],
            "O": [ 1292 ]
          }
        },
        "builder_femtorv_state_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1293 ],
            "O": [ 1295 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1296 ],
            "Q": [ 1297 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1298 ],
            "Q": [ 1299 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1300 ],
            "Q": [ 1301 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1302 ],
            "I1": [ 1303 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1300 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1304 ],
            "E": [ 1266 ],
            "Q": [ 1303 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1305 ],
            "I3": [ 1306 ],
            "O": [ 1304 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1307 ],
            "Q": [ 1308 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1309 ],
            "I1": [ 1310 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1307 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1311 ],
            "Q": [ 1312 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1313 ],
            "I1": [ 1314 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1311 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1315 ],
            "E": [ 1266 ],
            "Q": [ 1314 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1316 ],
            "I3": [ 1306 ],
            "O": [ 1315 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1317 ],
            "Q": [ 1318 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1319 ],
            "I1": [ 1320 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1317 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1321 ],
            "Q": [ 1322 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1323 ],
            "I1": [ 1324 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1321 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1325 ],
            "E": [ 1266 ],
            "Q": [ 1324 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1326 ],
            "I3": [ 1306 ],
            "O": [ 1325 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1327 ],
            "Q": [ 1328 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1329 ],
            "I1": [ 1330 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1327 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1331 ],
            "Q": [ 1332 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1333 ],
            "I1": [ 1334 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1331 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1335 ],
            "Q": [ 1336 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1337 ],
            "I1": [ 1338 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1335 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1339 ],
            "Q": [ 1340 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1341 ],
            "I1": [ 1342 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1339 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1343 ],
            "E": [ 1266 ],
            "Q": [ 1342 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1344 ],
            "I3": [ 1306 ],
            "O": [ 1343 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1345 ],
            "Q": [ 1346 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1347 ],
            "I1": [ 1348 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1345 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1349 ],
            "I2": [ 1265 ],
            "I3": [ 1350 ],
            "O": [ 1298 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1351 ],
            "Q": [ 1352 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1353 ],
            "Q": [ 1354 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1355 ],
            "I1": [ 1356 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1353 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1357 ],
            "E": [ 1266 ],
            "Q": [ 1356 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1358 ],
            "I3": [ 1306 ],
            "O": [ 1357 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1359 ],
            "Q": [ 1360 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1361 ],
            "I1": [ 1362 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1359 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1363 ],
            "E": [ 1266 ],
            "Q": [ 1362 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1364 ],
            "I3": [ 1306 ],
            "O": [ 1363 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1365 ],
            "Q": [ 1366 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1367 ],
            "I1": [ 1368 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1365 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1369 ],
            "Q": [ 1370 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1371 ],
            "I1": [ 1372 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1369 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1373 ],
            "Q": [ 1374 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1375 ],
            "I1": [ 1376 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1373 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1377 ],
            "Q": [ 1378 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1379 ],
            "I1": [ 1380 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1377 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1381 ],
            "E": [ 1266 ],
            "Q": [ 1380 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1382 ],
            "I3": [ 1306 ],
            "O": [ 1381 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1383 ],
            "Q": [ 1384 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1385 ],
            "I1": [ 1386 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1383 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1387 ],
            "Q": [ 1388 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1389 ],
            "I1": [ 1390 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1387 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1391 ],
            "Q": [ 1392 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1393 ],
            "I1": [ 1394 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1391 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1395 ],
            "E": [ 1266 ],
            "Q": [ 1394 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1396 ],
            "I3": [ 1306 ],
            "O": [ 1395 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1397 ],
            "Q": [ 1398 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1399 ],
            "I1": [ 1400 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1397 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1401 ],
            "I1": [ 1402 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1351 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1403 ],
            "Q": [ 1404 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1405 ],
            "Q": [ 1406 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1407 ],
            "I1": [ 1408 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1405 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1409 ],
            "Q": [ 1410 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1411 ],
            "I1": [ 1412 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1409 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1413 ],
            "I1": [ 1414 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1403 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1415 ],
            "E": [ 1266 ],
            "Q": [ 1414 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1416 ],
            "I3": [ 1306 ],
            "O": [ 1415 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1417 ],
            "Q": [ 1418 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1419 ],
            "I1": [ 1420 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1417 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1421 ],
            "E": [ 1266 ],
            "Q": [ 1420 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1422 ],
            "I3": [ 1306 ],
            "O": [ 1421 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1423 ],
            "Q": [ 1424 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1425 ],
            "I1": [ 1426 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1423 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1427 ],
            "E": [ 1266 ],
            "Q": [ 1426 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1428 ],
            "I3": [ 1306 ],
            "O": [ 1427 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1429 ],
            "Q": [ 1430 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1431 ],
            "I1": [ 1432 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1429 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1433 ],
            "E": [ 1266 ],
            "Q": [ 1432 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1434 ],
            "I3": [ 1306 ],
            "O": [ 1433 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1435 ],
            "Q": [ 1436 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1437 ],
            "I1": [ 1438 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1435 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1439 ],
            "Q": [ 1440 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1441 ],
            "I1": [ 1442 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1439 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1443 ],
            "Q": [ 1444 ],
            "R": [ 1261 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1445 ],
            "I1": [ 1446 ],
            "I2": [ 1265 ],
            "I3": [ 1281 ],
            "O": [ 1443 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1447 ],
            "E": [ 1266 ],
            "Q": [ 1446 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1448 ],
            "I3": [ 1306 ],
            "O": [ 1447 ]
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1449 ],
            "I2": [ 1265 ],
            "I3": [ 1450 ],
            "O": [ 1296 ]
          }
        },
        "builder_interface1_bank_bus_dat_r_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3 ],
            "Q": [ 1451 ],
            "R": [ 1270 ]
          }
        },
        "builder_interface1_bank_bus_dat_r_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4 ],
            "Q": [ 1452 ],
            "R": [ 1270 ]
          }
        },
        "builder_interface1_bank_bus_dat_r_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 5 ],
            "Q": [ 1453 ],
            "R": [ 1270 ]
          }
        },
        "builder_interface2_bank_bus_dat_r_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1454 ],
            "Q": [ 1455 ],
            "R": [ 1456 ]
          }
        },
        "builder_interface2_bank_bus_dat_r_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1457 ],
            "Q": [ 1458 ],
            "R": [ 1456 ]
          }
        },
        "builder_interface2_bank_bus_dat_r_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1459 ],
            "Q": [ 1460 ],
            "R": [ 1456 ]
          }
        },
        "builder_interface2_bank_bus_dat_r_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1461 ],
            "Q": [ 1462 ],
            "R": [ 1456 ]
          }
        },
        "builder_interface2_bank_bus_dat_r_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1463 ],
            "Q": [ 1464 ],
            "R": [ 1456 ]
          }
        },
        "builder_interface2_bank_bus_dat_r_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1465 ],
            "Q": [ 1466 ],
            "R": [ 1456 ]
          }
        },
        "builder_interface2_bank_bus_dat_r_SB_DFFSR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1467 ],
            "I1": [ 1281 ],
            "I2": [ 1468 ],
            "I3": [ 1469 ],
            "O": [ 1465 ]
          }
        },
        "builder_interface2_bank_bus_dat_r_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1470 ],
            "Q": [ 1471 ],
            "R": [ 1456 ]
          }
        },
        "builder_interface2_bank_bus_dat_r_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1472 ],
            "Q": [ 1473 ],
            "R": [ 1456 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1474 ],
            "Q": [ 1475 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1477 ],
            "Q": [ 1478 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1479 ],
            "Q": [ 1480 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1481 ],
            "I2": [ 1265 ],
            "I3": [ 1482 ],
            "O": [ 1479 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1483 ],
            "I1": [ 1484 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1482 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1485 ],
            "Q": [ 1486 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1487 ],
            "I2": [ 1265 ],
            "I3": [ 1488 ],
            "O": [ 1485 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1489 ],
            "I1": [ 1490 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1488 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1491 ],
            "Q": [ 1492 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1493 ],
            "I2": [ 1265 ],
            "I3": [ 1494 ],
            "O": [ 1491 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1495 ],
            "I1": [ 1496 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1494 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1497 ],
            "Q": [ 1498 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1499 ],
            "I2": [ 1265 ],
            "I3": [ 1500 ],
            "O": [ 1497 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1501 ],
            "I1": [ 1502 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1500 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1503 ],
            "Q": [ 1504 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1505 ],
            "I2": [ 1265 ],
            "I3": [ 1506 ],
            "O": [ 1503 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1507 ],
            "I1": [ 1508 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1506 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1509 ],
            "Q": [ 1510 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1511 ],
            "I2": [ 1265 ],
            "I3": [ 1512 ],
            "O": [ 1509 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1513 ],
            "I1": [ 1514 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1512 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1515 ],
            "Q": [ 1516 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1517 ],
            "I2": [ 1265 ],
            "I3": [ 1518 ],
            "O": [ 1515 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1519 ],
            "I1": [ 1520 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1518 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1521 ],
            "Q": [ 1522 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1523 ],
            "I2": [ 1265 ],
            "I3": [ 1524 ],
            "O": [ 1521 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1525 ],
            "I1": [ 1526 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1524 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1527 ],
            "Q": [ 1528 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1529 ],
            "I2": [ 1265 ],
            "I3": [ 1530 ],
            "O": [ 1527 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1531 ],
            "I1": [ 1532 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1530 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1533 ],
            "Q": [ 1534 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1535 ],
            "I2": [ 1265 ],
            "I3": [ 1536 ],
            "O": [ 1533 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1537 ],
            "I1": [ 1538 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1536 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1539 ],
            "I2": [ 1265 ],
            "I3": [ 1540 ],
            "O": [ 1477 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1541 ],
            "I1": [ 1542 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1540 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1543 ],
            "Q": [ 1544 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1545 ],
            "Q": [ 1546 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1547 ],
            "I2": [ 1265 ],
            "I3": [ 1548 ],
            "O": [ 1545 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1549 ],
            "I1": [ 1550 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1548 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1551 ],
            "Q": [ 1552 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1553 ],
            "I2": [ 1265 ],
            "I3": [ 1554 ],
            "O": [ 1551 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1555 ],
            "I1": [ 1556 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1554 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1557 ],
            "Q": [ 1558 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1559 ],
            "I2": [ 1265 ],
            "I3": [ 1560 ],
            "O": [ 1557 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1561 ],
            "Q": [ 1562 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1563 ],
            "I2": [ 1265 ],
            "I3": [ 1564 ],
            "O": [ 1561 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1565 ],
            "I1": [ 1566 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1564 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1567 ],
            "Q": [ 1568 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1569 ],
            "I2": [ 1265 ],
            "I3": [ 1570 ],
            "O": [ 1567 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1571 ],
            "I1": [ 1572 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1570 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1573 ],
            "Q": [ 1574 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1575 ],
            "I2": [ 1265 ],
            "I3": [ 1576 ],
            "O": [ 1573 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1577 ],
            "I1": [ 1578 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1576 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1579 ],
            "Q": [ 1580 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1581 ],
            "I2": [ 1265 ],
            "I3": [ 1582 ],
            "O": [ 1579 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1583 ],
            "I1": [ 1584 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1582 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1585 ],
            "Q": [ 1586 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1587 ],
            "I2": [ 1265 ],
            "I3": [ 1588 ],
            "O": [ 1585 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1589 ],
            "I1": [ 1590 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1588 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1591 ],
            "Q": [ 1592 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1593 ],
            "I2": [ 1265 ],
            "I3": [ 1594 ],
            "O": [ 1591 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1595 ],
            "I1": [ 1596 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1594 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1597 ],
            "Q": [ 1598 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1599 ],
            "I2": [ 1265 ],
            "I3": [ 1600 ],
            "O": [ 1597 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1601 ],
            "I1": [ 1602 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1600 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1603 ],
            "I2": [ 1265 ],
            "I3": [ 1604 ],
            "O": [ 1543 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1605 ],
            "I1": [ 1606 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1604 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1607 ],
            "Q": [ 1608 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1609 ],
            "Q": [ 1610 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1611 ],
            "I2": [ 1265 ],
            "I3": [ 1612 ],
            "O": [ 1609 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1613 ],
            "I1": [ 1614 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1612 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1615 ],
            "Q": [ 1616 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1617 ],
            "I2": [ 1265 ],
            "I3": [ 1618 ],
            "O": [ 1615 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_31_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1619 ],
            "I1": [ 1620 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1618 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1621 ],
            "I2": [ 1265 ],
            "I3": [ 1622 ],
            "O": [ 1607 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1623 ],
            "I1": [ 1624 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1622 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1625 ],
            "Q": [ 1626 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1627 ],
            "I2": [ 1265 ],
            "I3": [ 1628 ],
            "O": [ 1625 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1629 ],
            "I1": [ 1630 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1628 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1631 ],
            "Q": [ 1632 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1633 ],
            "I2": [ 1265 ],
            "I3": [ 1634 ],
            "O": [ 1631 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1635 ],
            "I1": [ 1636 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1634 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1637 ],
            "Q": [ 1638 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1639 ],
            "I2": [ 1265 ],
            "I3": [ 1640 ],
            "O": [ 1637 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1641 ],
            "I1": [ 1642 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1640 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1643 ],
            "Q": [ 1644 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1645 ],
            "I2": [ 1265 ],
            "I3": [ 1646 ],
            "O": [ 1643 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1647 ],
            "I1": [ 1648 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1646 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1649 ],
            "Q": [ 1650 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1651 ],
            "I2": [ 1265 ],
            "I3": [ 1652 ],
            "O": [ 1649 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1653 ],
            "I1": [ 1654 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1652 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1655 ],
            "Q": [ 1656 ],
            "R": [ 1476 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1657 ],
            "I2": [ 1265 ],
            "I3": [ 1658 ],
            "O": [ 1655 ]
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1659 ],
            "I1": [ 1660 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1658 ]
          }
        },
        "builder_regs0_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 6 ],
            "Q": [ 1661 ]
          }
        },
        "builder_regs1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1661 ],
            "Q": [ 1662 ]
          }
        },
        "builder_rs232phyrx_state_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1663 ],
            "Q": [ 1664 ]
          }
        },
        "builder_rs232phyrx_state_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1664 ],
            "O": [ 1665 ]
          }
        },
        "builder_rs232phytx_state_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1666 ],
            "Q": [ 1667 ]
          }
        },
        "builder_rs232phytx_state_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1668 ],
            "I2": [ 1667 ],
            "I3": [ 1669 ],
            "O": [ 1666 ]
          }
        },
        "builder_rs232phytx_state_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1667 ],
            "O": [ 1670 ]
          }
        },
        "builder_slave_sel_r_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1671 ],
            "Q": [ 1672 ]
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1673 ],
            "Q": [ 1674 ]
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_1_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1293 ],
            "I3": [ 1673 ],
            "O": [ 1675 ]
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1676 ],
            "I1": [ 1677 ],
            "I2": [ 1678 ],
            "I3": [ 1679 ],
            "O": [ 1673 ]
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1263 ],
            "I1": [ 1680 ],
            "I2": [ 1681 ],
            "I3": [ 1682 ],
            "O": [ 1679 ]
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1683 ],
            "Q": [ 1684 ]
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1685 ],
            "I3": [ 1679 ],
            "O": [ 1683 ]
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1676 ],
            "I1": [ 1274 ],
            "I2": [ 1262 ],
            "I3": [ 1686 ],
            "O": [ 1685 ]
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1677 ],
            "I1": [ 1678 ],
            "I2": [ 1687 ],
            "I3": [ 1688 ],
            "O": [ 1686 ]
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1680 ],
            "I1": [ 1689 ],
            "I2": [ 1690 ],
            "I3": [ 1682 ],
            "O": [ 1671 ]
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1691 ],
            "I2": [ 1273 ],
            "I3": [ 1689 ],
            "O": [ 1681 ]
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1692 ],
            "I3": [ 1693 ],
            "O": [ 1263 ]
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1694 ],
            "I3": [ 1695 ],
            "O": [ 1680 ]
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1696 ],
            "I3": [ 1697 ],
            "O": [ 1682 ]
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1698 ],
            "I1": [ 1699 ],
            "I2": [ 1700 ],
            "I3": [ 1701 ],
            "O": [ 1696 ]
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1702 ],
            "I1": [ 1703 ],
            "I2": [ 1704 ],
            "I3": [ 1705 ],
            "O": [ 1697 ]
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1706 ],
            "I3": [ 1707 ],
            "O": [ 1689 ]
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1676 ],
            "I1": [ 1677 ],
            "I2": [ 1678 ],
            "I3": [ 1691 ],
            "O": [ 1690 ]
          }
        },
        "builder_wishbone2csr_state_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1708 ],
            "Q": [ 1306 ],
            "R": [ 1306 ]
          }
        },
        "builder_wishbone2csr_state_SB_DFFSR_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1306 ],
            "I3": [ 1708 ],
            "O": [ 1269 ]
          }
        },
        "builder_wishbone2csr_state_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1709 ],
            "I3": [ 1710 ],
            "O": [ 1271 ]
          }
        },
        "builder_wishbone2csr_state_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 1712 ],
            "I3": [ 1713 ],
            "O": [ 1260 ]
          }
        },
        "builder_wishbone2csr_state_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1293 ],
            "I3": [ 1671 ],
            "O": [ 1708 ]
          }
        },
        "led_blue_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1714 ],
            "E": [ 1268 ],
            "Q": [ 3 ]
          }
        },
        "led_blue_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1715 ],
            "I3": [ 1306 ],
            "O": [ 1714 ]
          }
        },
        "led_green_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1716 ],
            "E": [ 1268 ],
            "Q": [ 4 ]
          }
        },
        "led_green_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1717 ],
            "I3": [ 1306 ],
            "O": [ 1716 ]
          }
        },
        "led_red_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1718 ],
            "E": [ 1268 ],
            "Q": [ 5 ]
          }
        },
        "led_red_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1719 ],
            "I3": [ 1306 ],
            "O": [ 1718 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1720 ],
            "E": [ 1721 ],
            "Q": [ 1411 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1722 ],
            "E": [ 1721 ],
            "Q": [ 1407 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1723 ],
            "E": [ 1721 ],
            "Q": [ 1361 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1361 ],
            "I3": [ 1724 ],
            "O": [ 1723 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1725 ],
            "CO": [ 1724 ],
            "I0": [ "0" ],
            "I1": [ 1355 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1726 ],
            "E": [ 1721 ],
            "Q": [ 1355 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1355 ],
            "I3": [ 1725 ],
            "O": [ 1726 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1727 ],
            "CO": [ 1725 ],
            "I0": [ "0" ],
            "I1": [ 1347 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1728 ],
            "E": [ 1721 ],
            "Q": [ 1347 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1347 ],
            "I3": [ 1727 ],
            "O": [ 1728 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1729 ],
            "CO": [ 1727 ],
            "I0": [ "0" ],
            "I1": [ 1341 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1730 ],
            "E": [ 1721 ],
            "Q": [ 1341 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1341 ],
            "I3": [ 1729 ],
            "O": [ 1730 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1731 ],
            "CO": [ 1729 ],
            "I0": [ "0" ],
            "I1": [ 1337 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1732 ],
            "E": [ 1721 ],
            "Q": [ 1337 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1337 ],
            "I3": [ 1731 ],
            "O": [ 1732 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1733 ],
            "CO": [ 1731 ],
            "I0": [ "0" ],
            "I1": [ 1333 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1734 ],
            "E": [ 1721 ],
            "Q": [ 1333 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1333 ],
            "I3": [ 1733 ],
            "O": [ 1734 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1735 ],
            "CO": [ 1733 ],
            "I0": [ "0" ],
            "I1": [ 1329 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1736 ],
            "E": [ 1721 ],
            "Q": [ 1329 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1329 ],
            "I3": [ 1735 ],
            "O": [ 1736 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1737 ],
            "CO": [ 1735 ],
            "I0": [ "0" ],
            "I1": [ 1323 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1738 ],
            "E": [ 1721 ],
            "Q": [ 1323 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1323 ],
            "I3": [ 1737 ],
            "O": [ 1738 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1739 ],
            "CO": [ 1737 ],
            "I0": [ "0" ],
            "I1": [ 1319 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1740 ],
            "E": [ 1721 ],
            "Q": [ 1319 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1319 ],
            "I3": [ 1739 ],
            "O": [ 1740 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1741 ],
            "CO": [ 1739 ],
            "I0": [ "0" ],
            "I1": [ 1313 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1742 ],
            "E": [ 1721 ],
            "Q": [ 1313 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1313 ],
            "I3": [ 1741 ],
            "O": [ 1742 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1743 ],
            "CO": [ 1741 ],
            "I0": [ "0" ],
            "I1": [ 1309 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1407 ],
            "I3": [ 1744 ],
            "O": [ 1722 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1745 ],
            "CO": [ 1744 ],
            "I0": [ "0" ],
            "I1": [ 1399 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1746 ],
            "E": [ 1721 ],
            "Q": [ 1399 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1747 ],
            "E": [ 1721 ],
            "Q": [ 1309 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1309 ],
            "I3": [ 1743 ],
            "O": [ 1747 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1748 ],
            "CO": [ 1743 ],
            "I0": [ "0" ],
            "I1": [ 1302 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1749 ],
            "E": [ 1721 ],
            "Q": [ 1302 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1302 ],
            "I3": [ 1748 ],
            "O": [ 1749 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1750 ],
            "CO": [ 1748 ],
            "I0": [ "0" ],
            "I1": [ 1445 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1751 ],
            "E": [ 1721 ],
            "Q": [ 1445 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1445 ],
            "I3": [ 1750 ],
            "O": [ 1751 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1752 ],
            "CO": [ 1750 ],
            "I0": [ "0" ],
            "I1": [ 1441 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1753 ],
            "E": [ 1721 ],
            "Q": [ 1441 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1441 ],
            "I3": [ 1752 ],
            "O": [ 1753 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1754 ],
            "CO": [ 1752 ],
            "I0": [ "0" ],
            "I1": [ 1437 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1755 ],
            "E": [ 1721 ],
            "Q": [ 1437 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1437 ],
            "I3": [ 1754 ],
            "O": [ 1755 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1756 ],
            "CO": [ 1754 ],
            "I0": [ "0" ],
            "I1": [ 1431 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1757 ],
            "E": [ 1721 ],
            "Q": [ 1431 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1431 ],
            "I3": [ 1756 ],
            "O": [ 1757 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1758 ],
            "CO": [ 1756 ],
            "I0": [ "0" ],
            "I1": [ 1425 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1759 ],
            "E": [ 1721 ],
            "Q": [ 1425 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1425 ],
            "I3": [ 1758 ],
            "O": [ 1759 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1760 ],
            "CO": [ 1758 ],
            "I0": [ "0" ],
            "I1": [ 1419 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1761 ],
            "E": [ 1721 ],
            "Q": [ 1419 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1419 ],
            "I3": [ 1760 ],
            "O": [ 1761 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1762 ],
            "CO": [ 1760 ],
            "I0": [ "0" ],
            "I1": [ 1413 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1763 ],
            "E": [ 1721 ],
            "Q": [ 1413 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1413 ],
            "I3": [ 1762 ],
            "O": [ 1763 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1764 ],
            "CO": [ 1762 ],
            "I0": [ "0" ],
            "I1": [ 1401 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1765 ],
            "E": [ 1721 ],
            "Q": [ 1401 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1401 ],
            "I3": [ 1764 ],
            "O": [ 1765 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1766 ],
            "CO": [ 1764 ],
            "I0": [ "0" ],
            "I1": [ 1767 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1399 ],
            "I3": [ 1745 ],
            "O": [ 1746 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1768 ],
            "CO": [ 1745 ],
            "I0": [ "0" ],
            "I1": [ 1393 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1769 ],
            "E": [ 1721 ],
            "Q": [ 1393 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1770 ],
            "E": [ 1721 ],
            "Q": [ 1767 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1767 ],
            "I3": [ 1766 ],
            "O": [ 1770 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1771 ],
            "E": [ 1721 ],
            "Q": [ 1766 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1766 ],
            "O": [ 1771 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1393 ],
            "I3": [ 1768 ],
            "O": [ 1769 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1772 ],
            "CO": [ 1768 ],
            "I0": [ "0" ],
            "I1": [ 1389 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1773 ],
            "E": [ 1721 ],
            "Q": [ 1389 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1389 ],
            "I3": [ 1772 ],
            "O": [ 1773 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1774 ],
            "CO": [ 1772 ],
            "I0": [ "0" ],
            "I1": [ 1385 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1775 ],
            "E": [ 1721 ],
            "Q": [ 1385 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1385 ],
            "I3": [ 1774 ],
            "O": [ 1775 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1776 ],
            "CO": [ 1774 ],
            "I0": [ "0" ],
            "I1": [ 1379 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1777 ],
            "E": [ 1721 ],
            "Q": [ 1379 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1379 ],
            "I3": [ 1776 ],
            "O": [ 1777 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1778 ],
            "CO": [ 1776 ],
            "I0": [ "0" ],
            "I1": [ 1375 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1779 ],
            "E": [ 1721 ],
            "Q": [ 1375 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1375 ],
            "I3": [ 1778 ],
            "O": [ 1779 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1780 ],
            "CO": [ 1778 ],
            "I0": [ "0" ],
            "I1": [ 1371 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1781 ],
            "E": [ 1721 ],
            "Q": [ 1371 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1371 ],
            "I3": [ 1780 ],
            "O": [ 1781 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1782 ],
            "CO": [ 1780 ],
            "I0": [ "0" ],
            "I1": [ 1367 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1783 ],
            "E": [ 1721 ],
            "Q": [ 1367 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1367 ],
            "I3": [ 1782 ],
            "O": [ 1783 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1724 ],
            "CO": [ 1782 ],
            "I0": [ "0" ],
            "I1": [ 1361 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1411 ],
            "I3": [ 1784 ],
            "O": [ 1720 ]
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1744 ],
            "CO": [ 1784 ],
            "I0": [ "0" ],
            "I1": [ 1407 ]
          }
        },
        "main_minimalsoc_cpu_rst_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1716 ],
            "E": [ 1256 ],
            "Q": [ 1785 ]
          }
        },
        "main_minimalsoc_cpu_rst_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1785 ],
            "I1": [ 1767 ],
            "I2": [ 1281 ],
            "I3": [ 1254 ],
            "O": [ 1350 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1786 ],
            "E": [ 1295 ],
            "Q": [ 1676 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1787 ],
            "E": [ 1295 ],
            "Q": [ 1677 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1788 ],
            "E": [ 1295 ],
            "Q": [ 1705 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 15 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1789 ],
            "O": [ 1788 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 594 ],
            "I2": [ 55 ],
            "I3": [ 1790 ],
            "O": [ 1789 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1791 ],
            "CO": [ 1790 ],
            "I0": [ 79 ],
            "I1": [ 55 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1792 ],
            "E": [ 1295 ],
            "Q": [ 1698 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 21 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1793 ],
            "O": [ 1792 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 79 ],
            "I2": [ 55 ],
            "I3": [ 1791 ],
            "O": [ 1793 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1794 ],
            "CO": [ 1791 ],
            "I0": [ 50 ],
            "I1": [ 55 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1795 ],
            "E": [ 1295 ],
            "Q": [ 1699 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 26 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1796 ],
            "O": [ 1795 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 50 ],
            "I2": [ 55 ],
            "I3": [ 1794 ],
            "O": [ 1796 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1797 ],
            "CO": [ 1794 ],
            "I0": [ 60 ],
            "I1": [ 55 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1798 ],
            "E": [ 1295 ],
            "Q": [ 1700 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 121 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1799 ],
            "O": [ 1798 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 60 ],
            "I2": [ 55 ],
            "I3": [ 1797 ],
            "O": [ 1799 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1800 ],
            "CO": [ 1797 ],
            "I0": [ 86 ],
            "I1": [ 55 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1801 ],
            "E": [ 1295 ],
            "Q": [ 1701 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 127 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1802 ],
            "O": [ 1801 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 86 ],
            "I2": [ 55 ],
            "I3": [ 1800 ],
            "O": [ 1802 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1803 ],
            "CO": [ 1800 ],
            "I0": [ 82 ],
            "I1": [ 55 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1804 ],
            "E": [ 1295 ],
            "Q": [ 1707 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 143 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1805 ],
            "O": [ 1804 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 82 ],
            "I2": [ 55 ],
            "I3": [ 1803 ],
            "O": [ 1805 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1806 ],
            "CO": [ 1803 ],
            "I0": [ 89 ],
            "I1": [ 55 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1807 ],
            "E": [ 1295 ],
            "Q": [ 1273 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 161 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1808 ],
            "O": [ 1807 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 89 ],
            "I2": [ 55 ],
            "I3": [ 1806 ],
            "O": [ 1808 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1809 ],
            "CO": [ 1806 ],
            "I0": [ 92 ],
            "I1": [ 55 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1810 ],
            "E": [ 1295 ],
            "Q": [ 1692 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 196 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1811 ],
            "O": [ 1810 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 92 ],
            "I2": [ 55 ],
            "I3": [ 1809 ],
            "O": [ 1811 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1812 ],
            "CO": [ 1809 ],
            "I0": [ 95 ],
            "I1": [ 55 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1813 ],
            "E": [ 1295 ],
            "Q": [ 1693 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 212 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1814 ],
            "O": [ 1813 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 95 ],
            "I2": [ 55 ],
            "I3": [ 1812 ],
            "O": [ 1814 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1815 ],
            "CO": [ 1812 ],
            "I0": [ 99 ],
            "I1": [ 55 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1816 ],
            "E": [ 1295 ],
            "Q": [ 1274 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 214 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1817 ],
            "O": [ 1816 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 99 ],
            "I2": [ 55 ],
            "I3": [ 1815 ],
            "O": [ 1817 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1818 ],
            "CO": [ 1815 ],
            "I0": [ 108 ],
            "I1": [ 55 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 13 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1819 ],
            "O": [ 1787 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 644 ],
            "I2": [ 55 ],
            "I3": [ 1820 ],
            "O": [ 1819 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1821 ],
            "CO": [ 1820 ],
            "I0": [ 291 ],
            "I1": [ 55 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1822 ],
            "E": [ 1295 ],
            "Q": [ 1678 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1823 ],
            "E": [ 1295 ],
            "Q": [ 1262 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 268 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1824 ],
            "O": [ 1823 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 108 ],
            "I2": [ 55 ],
            "I3": [ 1818 ],
            "O": [ 1824 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1825 ],
            "CO": [ 1818 ],
            "I0": [ 111 ],
            "I1": [ 257 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1826 ],
            "E": [ 1295 ],
            "Q": [ 1687 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 306 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1827 ],
            "O": [ 1826 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 111 ],
            "I2": [ 257 ],
            "I3": [ 1825 ],
            "O": [ 1827 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1828 ],
            "CO": [ 1825 ],
            "I0": [ 329 ],
            "I1": [ 322 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1829 ],
            "E": [ 1295 ],
            "Q": [ 1688 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1830 ],
            "O": [ 1829 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 329 ],
            "I2": [ 322 ],
            "I3": [ 1828 ],
            "O": [ 1830 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1831 ],
            "CO": [ 1828 ],
            "I0": [ 336 ],
            "I1": [ 353 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1832 ],
            "E": [ 1295 ],
            "Q": [ 1833 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 324 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1834 ],
            "O": [ 1832 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 336 ],
            "I2": [ 353 ],
            "I3": [ 1831 ],
            "O": [ 1834 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1835 ],
            "CO": [ 1831 ],
            "I0": [ 360 ],
            "I1": [ 381 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1836 ],
            "E": [ 1295 ],
            "Q": [ 1837 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 391 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1838 ],
            "O": [ 1836 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 360 ],
            "I2": [ 381 ],
            "I3": [ 1835 ],
            "O": [ 1838 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1839 ],
            "CO": [ 1835 ],
            "I0": [ 363 ],
            "I1": [ 369 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1840 ],
            "E": [ 1295 ],
            "Q": [ 1841 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 393 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1842 ],
            "O": [ 1840 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 363 ],
            "I2": [ 369 ],
            "I3": [ 1839 ],
            "O": [ 1842 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1843 ],
            "CO": [ 1839 ],
            "I0": [ 366 ],
            "I1": [ 415 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1844 ],
            "E": [ 1295 ],
            "Q": [ 1711 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 403 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1845 ],
            "O": [ 1844 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 366 ],
            "I2": [ 415 ],
            "I3": [ 1843 ],
            "O": [ 1845 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1846 ],
            "CO": [ 1843 ],
            "I0": [ 418 ],
            "I1": [ 1847 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1848 ],
            "E": [ 1295 ],
            "Q": [ 1712 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 426 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1849 ],
            "O": [ 1848 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 418 ],
            "I2": [ 1847 ],
            "I3": [ 1846 ],
            "O": [ 1849 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 467 ],
            "I2": [ 468 ],
            "I3": [ 589 ],
            "O": [ 1847 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1850 ],
            "CO": [ 1846 ],
            "I0": [ 440 ],
            "I1": [ 1851 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1852 ],
            "E": [ 1295 ],
            "Q": [ 1709 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 460 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1853 ],
            "O": [ 1852 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 440 ],
            "I2": [ 1851 ],
            "I3": [ 1850 ],
            "O": [ 1853 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 471 ],
            "I2": [ 472 ],
            "I3": [ 589 ],
            "O": [ 1851 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1854 ],
            "CO": [ 1850 ],
            "I0": [ 491 ],
            "I1": [ 1855 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1856 ],
            "E": [ 1295 ],
            "Q": [ 1710 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 461 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1857 ],
            "O": [ 1856 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 491 ],
            "I2": [ 1855 ],
            "I3": [ 1854 ],
            "O": [ 1857 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 499 ],
            "I2": [ 500 ],
            "I3": [ 589 ],
            "O": [ 1855 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1858 ],
            "CO": [ 1854 ],
            "I0": [ 495 ],
            "I1": [ 1859 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 1858 ],
            "I0": [ 518 ],
            "I1": [ 1860 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 518 ],
            "I2": [ 1860 ],
            "I3": [ "0" ],
            "O": [ 1861 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 880 ],
            "I2": [ 774 ],
            "I3": [ 589 ],
            "O": [ 1860 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 495 ],
            "I2": [ 1859 ],
            "I3": [ 1858 ],
            "O": [ 955 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1862 ],
            "I1": [ 1863 ],
            "I2": [ 893 ],
            "I3": [ 894 ],
            "O": [ 889 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1864 ],
            "I1": [ 1865 ],
            "I2": [ 893 ],
            "I3": [ 894 ],
            "O": [ 879 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1866 ],
            "I3": [ 1867 ],
            "O": [ 1865 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1464 ],
            "I1": [ 1436 ],
            "I2": [ 1644 ],
            "I3": [ 1868 ],
            "O": [ 1866 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1869 ],
            "I1": [ 1674 ],
            "I2": [ 1870 ],
            "I3": [ 1871 ],
            "O": [ 1867 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 510 ],
            "I2": [ 511 ],
            "I3": [ 589 ],
            "O": [ 1859 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 284 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1872 ],
            "O": [ 1822 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 291 ],
            "I2": [ 55 ],
            "I3": [ 1821 ],
            "O": [ 1872 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1873 ],
            "CO": [ 1821 ],
            "I0": [ 648 ],
            "I1": [ 55 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1874 ],
            "E": [ 1295 ],
            "Q": [ 1706 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 286 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1875 ],
            "O": [ 1874 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 648 ],
            "I2": [ 55 ],
            "I3": [ 1873 ],
            "O": [ 1875 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1876 ],
            "CO": [ 1873 ],
            "I0": [ 573 ],
            "I1": [ 55 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1877 ],
            "E": [ 1295 ],
            "Q": [ 1694 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 526 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1878 ],
            "O": [ 1877 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 573 ],
            "I2": [ 55 ],
            "I3": [ 1876 ],
            "O": [ 1878 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1879 ],
            "CO": [ 1876 ],
            "I0": [ 554 ],
            "I1": [ 55 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1880 ],
            "E": [ 1295 ],
            "Q": [ 1695 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 531 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1881 ],
            "O": [ 1880 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 554 ],
            "I2": [ 55 ],
            "I3": [ 1879 ],
            "O": [ 1881 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1882 ],
            "CO": [ 1879 ],
            "I0": [ 549 ],
            "I1": [ 55 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1883 ],
            "E": [ 1295 ],
            "Q": [ 1691 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 538 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1884 ],
            "O": [ 1883 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 549 ],
            "I2": [ 55 ],
            "I3": [ 1882 ],
            "O": [ 1884 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1885 ],
            "CO": [ 1882 ],
            "I0": [ 575 ],
            "I1": [ 55 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1886 ],
            "E": [ 1295 ],
            "Q": [ 1702 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 612 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1887 ],
            "O": [ 1886 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 575 ],
            "I2": [ 55 ],
            "I3": [ 1885 ],
            "O": [ 1887 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1888 ],
            "CO": [ 1885 ],
            "I0": [ 584 ],
            "I1": [ 55 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1889 ],
            "E": [ 1295 ],
            "Q": [ 1703 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 618 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1890 ],
            "O": [ 1889 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 584 ],
            "I2": [ 55 ],
            "I3": [ 1888 ],
            "O": [ 1890 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1891 ],
            "CO": [ 1888 ],
            "I0": [ 592 ],
            "I1": [ 55 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1892 ],
            "E": [ 1295 ],
            "Q": [ 1704 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 624 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1893 ],
            "O": [ 1892 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 592 ],
            "I2": [ 55 ],
            "I3": [ 1891 ],
            "O": [ 1893 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1790 ],
            "CO": [ 1891 ],
            "I0": [ 594 ],
            "I1": [ 55 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 10 ],
            "I1": [ 1176 ],
            "I2": [ 1174 ],
            "I3": [ 1894 ],
            "O": [ 1786 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 634 ],
            "I2": [ 55 ],
            "I3": [ 1895 ],
            "O": [ 1894 ]
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1820 ],
            "CO": [ 1895 ],
            "I0": [ 644 ],
            "I1": [ 55 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1896 ],
            "E": [ 1295 ],
            "Q": [ 1897 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1898 ],
            "E": [ 1295 ],
            "Q": [ 1899 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1900 ],
            "E": [ 1295 ],
            "Q": [ 1364 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 414 ],
            "I2": [ 596 ],
            "I3": [ 955 ],
            "O": [ 1900 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1901 ],
            "E": [ 1295 ],
            "Q": [ 1358 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 769 ],
            "I2": [ 81 ],
            "I3": [ 955 ],
            "O": [ 1901 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1902 ],
            "E": [ 1295 ],
            "Q": [ 1903 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 766 ],
            "I2": [ 57 ],
            "I3": [ 955 ],
            "O": [ 1902 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1904 ],
            "E": [ 1295 ],
            "Q": [ 1344 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 755 ],
            "I2": [ 74 ],
            "I3": [ 955 ],
            "O": [ 1904 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1905 ],
            "E": [ 1295 ],
            "Q": [ 1906 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 116 ],
            "I3": [ 955 ],
            "O": [ 1905 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1907 ],
            "E": [ 1295 ],
            "Q": [ 1908 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 773 ],
            "I2": [ 115 ],
            "I3": [ 955 ],
            "O": [ 1907 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1909 ],
            "E": [ 1295 ],
            "Q": [ 1910 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 380 ],
            "I2": [ 114 ],
            "I3": [ 1861 ],
            "O": [ 1909 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1911 ],
            "E": [ 1295 ],
            "Q": [ 1326 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 368 ],
            "I2": [ 97 ],
            "I3": [ 1861 ],
            "O": [ 1911 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1912 ],
            "E": [ 1295 ],
            "Q": [ 1913 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 414 ],
            "I2": [ 104 ],
            "I3": [ 1861 ],
            "O": [ 1912 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1914 ],
            "E": [ 1295 ],
            "Q": [ 1316 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 769 ],
            "I2": [ 106 ],
            "I3": [ 1861 ],
            "O": [ 1914 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 660 ],
            "I1": [ 1861 ],
            "I2": [ 955 ],
            "I3": [ 1911 ],
            "O": [ 1898 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1915 ],
            "E": [ 1295 ],
            "Q": [ 1916 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1917 ],
            "E": [ 1295 ],
            "Q": [ 1918 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 766 ],
            "I2": [ 113 ],
            "I3": [ 1861 ],
            "O": [ 1917 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1919 ],
            "E": [ 1295 ],
            "Q": [ 1305 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 755 ],
            "I2": [ 258 ],
            "I3": [ 1861 ],
            "O": [ 1919 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1920 ],
            "E": [ 1295 ],
            "Q": [ 1448 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 332 ],
            "I3": [ 1861 ],
            "O": [ 1920 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1921 ],
            "E": [ 1295 ],
            "Q": [ 1922 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 773 ],
            "I2": [ 382 ],
            "I3": [ 1861 ],
            "O": [ 1921 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 380 ],
            "E": [ 1295 ],
            "Q": [ 1923 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 368 ],
            "E": [ 1295 ],
            "Q": [ 1434 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 414 ],
            "E": [ 1295 ],
            "Q": [ 1428 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 769 ],
            "E": [ 1295 ],
            "Q": [ 1422 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 766 ],
            "E": [ 1295 ],
            "Q": [ 1416 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 755 ],
            "E": [ 1295 ],
            "Q": [ 1715 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 651 ],
            "I1": [ 1861 ],
            "I2": [ 955 ],
            "I3": [ 1912 ],
            "O": [ 1915 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1924 ],
            "E": [ 1295 ],
            "Q": [ 1396 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 770 ],
            "E": [ 1295 ],
            "Q": [ 1717 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 773 ],
            "E": [ 1295 ],
            "Q": [ 1719 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 650 ],
            "I1": [ 1861 ],
            "I2": [ 955 ],
            "I3": [ 1914 ],
            "O": [ 1924 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1925 ],
            "E": [ 1295 ],
            "Q": [ 1926 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 950 ],
            "I1": [ 1861 ],
            "I2": [ 955 ],
            "I3": [ 1917 ],
            "O": [ 1925 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1927 ],
            "E": [ 1295 ],
            "Q": [ 1928 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 565 ],
            "I1": [ 1861 ],
            "I2": [ 955 ],
            "I3": [ 1919 ],
            "O": [ 1927 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1929 ],
            "E": [ 1295 ],
            "Q": [ 1382 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 552 ],
            "I1": [ 1861 ],
            "I2": [ 955 ],
            "I3": [ 1920 ],
            "O": [ 1929 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1930 ],
            "E": [ 1295 ],
            "Q": [ 1931 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 580 ],
            "I1": [ 1861 ],
            "I2": [ 955 ],
            "I3": [ 1921 ],
            "O": [ 1930 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1932 ],
            "E": [ 1295 ],
            "Q": [ 1933 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 380 ],
            "I2": [ 590 ],
            "I3": [ 955 ],
            "O": [ 1932 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1934 ],
            "E": [ 1295 ],
            "Q": [ 1935 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 368 ],
            "I2": [ 597 ],
            "I3": [ 955 ],
            "O": [ 1934 ]
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 642 ],
            "I1": [ 1861 ],
            "I2": [ 955 ],
            "I3": [ 1909 ],
            "O": [ 1896 ]
          }
        },
        "main_minimalsoc_idbus_sel_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1936 ],
            "E": [ 1295 ],
            "Q": [ 1937 ]
          }
        },
        "main_minimalsoc_idbus_sel_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1938 ],
            "E": [ 1295 ],
            "Q": [ 1939 ]
          }
        },
        "main_minimalsoc_idbus_sel_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 1940 ],
            "I2": [ 955 ],
            "I3": [ 457 ],
            "O": [ 1938 ]
          }
        },
        "main_minimalsoc_idbus_sel_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1941 ],
            "E": [ 1295 ],
            "Q": [ 1942 ]
          }
        },
        "main_minimalsoc_idbus_sel_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 1940 ],
            "I2": [ 955 ],
            "I3": [ 1943 ],
            "O": [ 1941 ]
          }
        },
        "main_minimalsoc_idbus_sel_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1944 ],
            "E": [ 1295 ],
            "Q": [ 1945 ]
          }
        },
        "main_minimalsoc_idbus_sel_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 1940 ],
            "I2": [ 955 ],
            "I3": [ 457 ],
            "O": [ 1944 ]
          }
        },
        "main_minimalsoc_idbus_sel_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 1940 ],
            "I2": [ 955 ],
            "I3": [ 1943 ],
            "O": [ 1936 ]
          }
        },
        "main_minimalsoc_idbus_sel_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 172 ],
            "I2": [ 173 ],
            "I3": [ 1861 ],
            "O": [ 1943 ]
          }
        },
        "main_minimalsoc_idbus_sel_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 955 ],
            "I2": [ 281 ],
            "I3": [ 174 ],
            "O": [ 175 ]
          }
        },
        "main_minimalsoc_idbus_sel_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 955 ],
            "I2": [ 889 ],
            "I3": [ 879 ],
            "O": [ 965 ]
          }
        },
        "main_minimalsoc_idbus_we_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1940 ],
            "E": [ 1946 ],
            "Q": [ 1947 ],
            "R": [ 1294 ]
          }
        },
        "main_minimalsoc_idbus_we_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 589 ],
            "I2": [ 520 ],
            "I3": [ 1183 ],
            "O": [ 1940 ]
          }
        },
        "main_minimalsoc_idbus_we_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1947 ],
            "I2": [ 1948 ],
            "I3": [ 1269 ],
            "O": [ 1257 ]
          }
        },
        "main_minimalsoc_idbus_we_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1937 ],
            "I1": [ 1939 ],
            "I2": [ 1942 ],
            "I3": [ 1945 ],
            "O": [ 1948 ]
          }
        },
        "main_minimalsoc_idbus_we_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1949 ],
            "I3": [ 1264 ],
            "O": [ 1278 ]
          }
        },
        "main_minimalsoc_idbus_we_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1273 ],
            "I2": [ 1274 ],
            "I3": [ 1949 ],
            "O": [ 1950 ]
          }
        },
        "main_minimalsoc_idbus_we_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1257 ],
            "I3": [ 1950 ],
            "O": [ 1282 ]
          }
        },
        "main_minimalsoc_idbus_we_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1262 ],
            "I2": [ 1263 ],
            "I3": [ 1269 ],
            "O": [ 1949 ]
          }
        },
        "main_minimalsoc_idbus_we_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1273 ],
            "I2": [ 1274 ],
            "I3": [ 1269 ],
            "O": [ 1264 ]
          }
        },
        "main_minimalsoc_idbus_we_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1947 ],
            "I3": [ 1675 ],
            "O": [ 1951 ]
          }
        },
        "main_minimalsoc_idbus_we_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1937 ],
            "I3": [ 1951 ],
            "O": [ 1952 ]
          }
        },
        "main_minimalsoc_idbus_we_SB_LUT4_I2_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1939 ],
            "I3": [ 1951 ],
            "O": [ 1953 ]
          }
        },
        "main_minimalsoc_idbus_we_SB_LUT4_I2_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1942 ],
            "I3": [ 1951 ],
            "O": [ 1954 ]
          }
        },
        "main_minimalsoc_idbus_we_SB_LUT4_I2_O_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1945 ],
            "I3": [ 1951 ],
            "O": [ 1955 ]
          }
        },
        "main_minimalsoc_idbus_we_next_value_ce3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010001010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1293 ],
            "I1": [ 520 ],
            "I2": [ 1174 ],
            "I3": [ 1183 ],
            "O": [ 1946 ]
          }
        },
        "main_minimalsoc_idbus_we_next_value_ce3_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 589 ],
            "I3": [ 1183 ],
            "O": [ 280 ]
          }
        },
        "main_minimalsoc_idbus_we_next_value_ce3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 238 ],
            "I2": [ 172 ],
            "I3": [ 1956 ],
            "O": [ 177 ]
          }
        },
        "main_minimalsoc_idbus_we_next_value_ce3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1943 ],
            "I2": [ 175 ],
            "I3": [ 965 ],
            "O": [ 1956 ]
          }
        },
        "main_minimalsoc_idbus_we_next_value_ce3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 563 ],
            "I1": [ 199 ],
            "I2": [ 117 ],
            "I3": [ 564 ],
            "O": [ 1183 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 281 ],
            "Q": [ 891 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 861 ],
            "Q": [ 1957 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 862 ],
            "Q": [ 1958 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 863 ],
            "Q": [ 1959 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 864 ],
            "Q": [ 1960 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 866 ],
            "Q": [ 1961 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 868 ],
            "Q": [ 1962 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 870 ],
            "Q": [ 1963 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 174 ],
            "Q": [ 895 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 871 ],
            "Q": [ 1964 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 872 ],
            "Q": [ 1965 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 873 ],
            "Q": [ 1966 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 874 ],
            "Q": [ 1967 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 875 ],
            "Q": [ 1968 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 876 ],
            "Q": [ 1969 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 877 ],
            "Q": [ 1970 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 878 ],
            "Q": [ 1971 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 879 ],
            "Q": [ 1864 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 881 ],
            "Q": [ 1972 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 882 ],
            "Q": [ 1973 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 883 ],
            "Q": [ 1974 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 897 ],
            "Q": [ 1975 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 884 ],
            "Q": [ 1976 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 885 ],
            "Q": [ 1977 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 998 ],
            "Q": [ 1978 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 957 ],
            "Q": [ 1979 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 886 ],
            "Q": [ 1980 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 887 ],
            "Q": [ 1981 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 604 ],
            "Q": [ 1982 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 888 ],
            "Q": [ 1983 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 889 ],
            "Q": [ 1862 ]
          }
        },
        "main_minimalsoc_mbus_rdata1_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 890 ],
            "Q": [ 1984 ]
          }
        },
        "main_minimalsoc_minimalsoc_ram_bus_ack_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1985 ],
            "Q": [ 1986 ]
          }
        },
        "main_minimalsoc_minimalsoc_ram_bus_ack_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1293 ],
            "I2": [ 1986 ],
            "I3": [ 1683 ],
            "O": [ 1985 ]
          }
        },
        "main_minimalsoc_pending_r_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1716 ],
            "E": [ 1280 ],
            "Q": [ 1987 ]
          }
        },
        "main_minimalsoc_pending_r_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1718 ],
            "E": [ 1280 ],
            "Q": [ 1988 ]
          }
        },
        "main_minimalsoc_pending_re_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1280 ],
            "Q": [ 1989 ]
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1990 ],
            "Q": [ 1991 ]
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1991 ],
            "I3": [ 1675 ],
            "O": [ 1990 ]
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1986 ],
            "I1": [ 1306 ],
            "I2": [ 1991 ],
            "I3": [ 1992 ],
            "O": [ 1993 ]
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1992 ],
            "I3": [ 893 ],
            "O": [ 894 ]
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1562 ],
            "I1": [ 1370 ],
            "I2": [ 1868 ],
            "I3": [ 1994 ],
            "O": [ 1863 ]
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1995 ],
            "I2": [ 1996 ],
            "I3": [ 1992 ],
            "O": [ 1721 ]
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_I3_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1997 ],
            "I1": [ 1998 ],
            "I2": [ 1999 ],
            "I3": [ 2000 ],
            "O": [ 1995 ]
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2001 ],
            "I1": [ 2002 ],
            "I2": [ 2003 ],
            "I3": [ 2004 ],
            "O": [ 1996 ]
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1389 ],
            "I1": [ 1385 ],
            "I2": [ 1379 ],
            "I3": [ 1375 ],
            "O": [ 2001 ]
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1411 ],
            "I1": [ 1407 ],
            "I2": [ 1399 ],
            "I3": [ 1393 ],
            "O": [ 2002 ]
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1347 ],
            "I1": [ 1341 ],
            "I2": [ 1337 ],
            "I3": [ 1333 ],
            "O": [ 2003 ]
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1371 ],
            "I1": [ 1367 ],
            "I2": [ 1361 ],
            "I3": [ 1355 ],
            "O": [ 2004 ]
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1309 ],
            "I1": [ 1302 ],
            "I2": [ 1445 ],
            "I3": [ 1441 ],
            "O": [ 1997 ]
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1329 ],
            "I1": [ 1323 ],
            "I2": [ 1319 ],
            "I3": [ 1313 ],
            "O": [ 1998 ]
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1413 ],
            "I1": [ 1401 ],
            "I2": [ 1767 ],
            "I3": [ 1766 ],
            "O": [ 1999 ]
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1437 ],
            "I1": [ 1431 ],
            "I2": [ 1425 ],
            "I3": [ 1419 ],
            "O": [ 2000 ]
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1222 ],
            "I1": [ 1250 ],
            "I2": [ 1249 ],
            "I3": [ 1253 ],
            "O": [ 1992 ]
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1293 ],
            "I3": [ 1993 ],
            "O": [ 1177 ]
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1293 ],
            "I3": [ 1993 ],
            "O": [ 893 ]
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1293 ],
            "I1": [ 520 ],
            "I2": [ 1174 ],
            "I3": [ 1183 ],
            "O": [ 1294 ]
          }
        },
        "main_minimalsoc_reset_re_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1256 ],
            "Q": [ 2005 ]
          }
        },
        "main_minimalsoc_reset_re_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1785 ],
            "I2": [ 2006 ],
            "I3": [ 2005 ],
            "O": [ 11 ]
          }
        },
        "main_minimalsoc_reset_re_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 520 ],
            "I3": [ 11 ],
            "O": [ 9 ]
          }
        },
        "main_minimalsoc_reset_re_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 119 ],
            "O": [ 521 ]
          }
        },
        "main_minimalsoc_reset_storage_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1718 ],
            "E": [ 1256 ],
            "Q": [ 2006 ]
          }
        },
        "main_minimalsoc_reset_storage_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1766 ],
            "I1": [ 2006 ],
            "I2": [ 1281 ],
            "I3": [ 1254 ],
            "O": [ 1450 ]
          }
        },
        "main_minimalsoc_rx2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1716 ],
            "E": [ 1277 ],
            "Q": [ 2007 ]
          }
        },
        "main_minimalsoc_rx2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2007 ],
            "I2": [ 1275 ],
            "I3": [ 2008 ],
            "O": [ 1470 ]
          }
        },
        "main_minimalsoc_rx_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2009 ],
            "E": [ 2010 ],
            "Q": [ 2011 ],
            "R": [ 2012 ]
          }
        },
        "main_minimalsoc_rx_count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2013 ],
            "E": [ 2010 ],
            "Q": [ 2014 ],
            "R": [ 2012 ]
          }
        },
        "main_minimalsoc_rx_count_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:738.69-738.100|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2014 ],
            "I3": [ 2015 ],
            "O": [ 2013 ]
          }
        },
        "main_minimalsoc_rx_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:738.69-738.100|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2016 ],
            "CO": [ 2015 ],
            "I0": [ "0" ],
            "I1": [ 2017 ]
          }
        },
        "main_minimalsoc_rx_count_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2018 ],
            "E": [ 2010 ],
            "Q": [ 2017 ],
            "R": [ 2012 ]
          }
        },
        "main_minimalsoc_rx_count_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:738.69-738.100|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2017 ],
            "I3": [ 2016 ],
            "O": [ 2018 ]
          }
        },
        "main_minimalsoc_rx_count_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2019 ],
            "E": [ 2010 ],
            "Q": [ 2016 ],
            "R": [ 2012 ]
          }
        },
        "main_minimalsoc_rx_count_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2016 ],
            "O": [ 2019 ]
          }
        },
        "main_minimalsoc_rx_count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:738.69-738.100|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2011 ],
            "I3": [ 2020 ],
            "O": [ 2009 ]
          }
        },
        "main_minimalsoc_rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:738.69-738.100|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2015 ],
            "CO": [ 2020 ],
            "I0": [ "0" ],
            "I1": [ 2014 ]
          }
        },
        "main_minimalsoc_rx_count_rs232phyrx_next_value_ce0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1664 ],
            "I3": [ 2021 ],
            "O": [ 2010 ]
          }
        },
        "main_minimalsoc_rx_data_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1662 ],
            "E": [ 2022 ],
            "Q": [ 2023 ],
            "R": [ 2012 ]
          }
        },
        "main_minimalsoc_rx_data_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2023 ],
            "E": [ 2022 ],
            "Q": [ 2024 ],
            "R": [ 2012 ]
          }
        },
        "main_minimalsoc_rx_data_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2024 ],
            "E": [ 2022 ],
            "Q": [ 2025 ],
            "R": [ 2012 ]
          }
        },
        "main_minimalsoc_rx_data_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2025 ],
            "E": [ 2022 ],
            "Q": [ 2026 ],
            "R": [ 2012 ]
          }
        },
        "main_minimalsoc_rx_data_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2026 ],
            "E": [ 2022 ],
            "Q": [ 2027 ],
            "R": [ 2012 ]
          }
        },
        "main_minimalsoc_rx_data_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2027 ],
            "E": [ 2022 ],
            "Q": [ 2028 ],
            "R": [ 2012 ]
          }
        },
        "main_minimalsoc_rx_data_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2028 ],
            "E": [ 2022 ],
            "Q": [ 2029 ],
            "R": [ 2012 ]
          }
        },
        "main_minimalsoc_rx_data_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2029 ],
            "E": [ 2022 ],
            "Q": [ 2030 ],
            "R": [ 2012 ]
          }
        },
        "main_minimalsoc_rx_data_rs232phyrx_next_value_ce1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1664 ],
            "I3": [ 2021 ],
            "O": [ 2022 ]
          }
        },
        "main_minimalsoc_rx_fifo_consume_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2031 ],
            "E": [ 2032 ],
            "Q": [ 2033 ]
          }
        },
        "main_minimalsoc_rx_fifo_consume_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2034 ],
            "E": [ 2032 ],
            "Q": [ 2035 ]
          }
        },
        "main_minimalsoc_rx_fifo_consume_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1344.45-1344.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2035 ],
            "I3": [ 2036 ],
            "O": [ 2034 ]
          }
        },
        "main_minimalsoc_rx_fifo_consume_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1344.45-1344.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2037 ],
            "CO": [ 2036 ],
            "I0": [ "0" ],
            "I1": [ 2038 ]
          }
        },
        "main_minimalsoc_rx_fifo_consume_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2039 ],
            "E": [ 2032 ],
            "Q": [ 2038 ]
          }
        },
        "main_minimalsoc_rx_fifo_consume_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1344.45-1344.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2038 ],
            "I3": [ 2037 ],
            "O": [ 2039 ]
          }
        },
        "main_minimalsoc_rx_fifo_consume_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2040 ],
            "E": [ 2032 ],
            "Q": [ 2037 ]
          }
        },
        "main_minimalsoc_rx_fifo_consume_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2037 ],
            "O": [ 2040 ]
          }
        },
        "main_minimalsoc_rx_fifo_consume_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1344.45-1344.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2033 ],
            "I3": [ 2041 ],
            "O": [ 2031 ]
          }
        },
        "main_minimalsoc_rx_fifo_consume_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1344.45-1344.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2036 ],
            "CO": [ 2041 ],
            "I0": [ "0" ],
            "I1": [ 2035 ]
          }
        },
        "main_minimalsoc_rx_fifo_do_read_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2042 ],
            "I2": [ 2043 ],
            "I3": [ 2044 ],
            "O": [ 2032 ]
          }
        },
        "main_minimalsoc_rx_fifo_do_read_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1467 ],
            "I2": [ 1987 ],
            "I3": [ 1989 ],
            "O": [ 2043 ]
          }
        },
        "main_minimalsoc_rx_fifo_do_read_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2042 ],
            "I3": [ 2044 ],
            "O": [ 2045 ]
          }
        },
        "main_minimalsoc_rx_fifo_do_read_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2012 ],
            "I3": [ 2046 ],
            "O": [ 2047 ]
          }
        },
        "main_minimalsoc_rx_fifo_do_read_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2048 ],
            "I1": [ 2049 ],
            "I2": [ 2050 ],
            "I3": [ 2051 ],
            "O": [ 2044 ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2052 ],
            "E": [ 2053 ],
            "Q": [ 2042 ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2054 ],
            "E": [ 2053 ],
            "Q": [ 2048 ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2055 ],
            "I2": [ 2056 ],
            "I3": [ 2057 ],
            "O": [ 2054 ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1348.48-1348.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2048 ],
            "I3": [ 2058 ],
            "O": [ 2055 ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1352.48-1352.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2048 ],
            "I2": [ "1" ],
            "I3": [ 2059 ],
            "O": [ 2056 ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1348.48-1348.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2060 ],
            "CO": [ 2058 ],
            "I0": [ "0" ],
            "I1": [ 2049 ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2061 ],
            "E": [ 2053 ],
            "Q": [ 2049 ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2062 ],
            "I2": [ 2063 ],
            "I3": [ 2057 ],
            "O": [ 2061 ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1348.48-1348.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2049 ],
            "I3": [ 2060 ],
            "O": [ 2062 ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1352.48-1352.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2049 ],
            "I2": [ "1" ],
            "I3": [ 2064 ],
            "O": [ 2063 ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1352.48-1352.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2051 ],
            "CO": [ 2064 ],
            "I0": [ 2050 ],
            "I1": [ "1" ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1348.48-1348.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2051 ],
            "CO": [ 2060 ],
            "I0": [ "0" ],
            "I1": [ 2050 ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2065 ],
            "E": [ 2053 ],
            "Q": [ 2050 ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101101010100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1348.48-1348.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2057 ],
            "I1": [ "0" ],
            "I2": [ 2050 ],
            "I3": [ 2051 ],
            "O": [ 2065 ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2066 ],
            "E": [ 2053 ],
            "Q": [ 2051 ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2051 ],
            "O": [ 2066 ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1352.48-1352.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2067 ],
            "I1": [ 2042 ],
            "I2": [ 2057 ],
            "I3": [ 2068 ],
            "O": [ 2052 ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1348.48-1348.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2042 ],
            "I3": [ 2069 ],
            "O": [ 2067 ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1348.48-1348.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2058 ],
            "CO": [ 2069 ],
            "I0": [ "0" ],
            "I1": [ 2048 ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1352.48-1352.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2059 ],
            "CO": [ 2068 ],
            "I0": [ 2048 ],
            "I1": [ "1" ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1352.48-1352.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2064 ],
            "CO": [ 2059 ],
            "I0": [ 2049 ],
            "I1": [ "1" ]
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2032 ],
            "I3": [ 2057 ],
            "O": [ 2053 ]
          }
        },
        "main_minimalsoc_rx_fifo_produce_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2070 ],
            "E": [ 2057 ],
            "Q": [ 2071 ]
          }
        },
        "main_minimalsoc_rx_fifo_produce_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2072 ],
            "E": [ 2057 ],
            "Q": [ 2073 ]
          }
        },
        "main_minimalsoc_rx_fifo_produce_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1341.45-1341.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2073 ],
            "I3": [ 2074 ],
            "O": [ 2072 ]
          }
        },
        "main_minimalsoc_rx_fifo_produce_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1341.45-1341.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2075 ],
            "CO": [ 2074 ],
            "I0": [ "0" ],
            "I1": [ 2076 ]
          }
        },
        "main_minimalsoc_rx_fifo_produce_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2077 ],
            "E": [ 2057 ],
            "Q": [ 2076 ]
          }
        },
        "main_minimalsoc_rx_fifo_produce_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1341.45-1341.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2076 ],
            "I3": [ 2075 ],
            "O": [ 2077 ]
          }
        },
        "main_minimalsoc_rx_fifo_produce_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2078 ],
            "E": [ 2057 ],
            "Q": [ 2075 ]
          }
        },
        "main_minimalsoc_rx_fifo_produce_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2075 ],
            "O": [ 2078 ]
          }
        },
        "main_minimalsoc_rx_fifo_produce_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1341.45-1341.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2071 ],
            "I3": [ 2079 ],
            "O": [ 2070 ]
          }
        },
        "main_minimalsoc_rx_fifo_produce_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1341.45-1341.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2074 ],
            "CO": [ 2079 ],
            "I0": [ "0" ],
            "I1": [ 2073 ]
          }
        },
        "main_minimalsoc_rx_fifo_readable_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 2080 ],
            "Q": [ 1467 ],
            "S": [ 2032 ]
          }
        },
        "main_minimalsoc_rx_fifo_readable_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1987 ],
            "I2": [ 1989 ],
            "I3": [ 2032 ],
            "O": [ 2080 ]
          }
        },
        "main_minimalsoc_rx_fifo_wrport_we_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1662 ],
            "I2": [ 2047 ],
            "I3": [ 2045 ],
            "O": [ 2057 ]
          }
        },
        "main_minimalsoc_rx_pending_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 2081 ],
            "Q": [ 2082 ],
            "S": [ 2083 ]
          }
        },
        "main_minimalsoc_rx_pending_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1987 ],
            "I2": [ 1989 ],
            "I3": [ 2083 ],
            "O": [ 2081 ]
          }
        },
        "main_minimalsoc_rx_pending_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2082 ],
            "I2": [ 1279 ],
            "I3": [ 2084 ],
            "O": [ 2085 ]
          }
        },
        "main_minimalsoc_rx_pending_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1467 ],
            "I2": [ 1290 ],
            "I3": [ 2085 ],
            "O": [ 2008 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2086 ],
            "Q": [ 2087 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2088 ],
            "Q": [ 2089 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2090 ],
            "Q": [ 2091 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2091 ],
            "I3": [ 2092 ],
            "O": [ 2090 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2093 ],
            "CO": [ 2092 ],
            "I0": [ "0" ],
            "I1": [ 2094 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2095 ],
            "Q": [ 2094 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2094 ],
            "I3": [ 2093 ],
            "O": [ 2095 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2096 ],
            "CO": [ 2093 ],
            "I0": [ "1" ],
            "I1": [ 2097 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2098 ],
            "Q": [ 2097 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2097 ],
            "I3": [ 2096 ],
            "O": [ 2098 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2099 ],
            "CO": [ 2096 ],
            "I0": [ "0" ],
            "I1": [ 2100 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2101 ],
            "Q": [ 2100 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2100 ],
            "I3": [ 2099 ],
            "O": [ 2101 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2102 ],
            "CO": [ 2099 ],
            "I0": [ "1" ],
            "I1": [ 2103 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2104 ],
            "Q": [ 2103 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2103 ],
            "I3": [ 2102 ],
            "O": [ 2104 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2105 ],
            "CO": [ 2102 ],
            "I0": [ "0" ],
            "I1": [ 2106 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2107 ],
            "Q": [ 2106 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2106 ],
            "I3": [ 2105 ],
            "O": [ 2107 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2108 ],
            "CO": [ 2105 ],
            "I0": [ "0" ],
            "I1": [ 2109 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2110 ],
            "Q": [ 2109 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2109 ],
            "I3": [ 2108 ],
            "O": [ 2110 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2111 ],
            "CO": [ 2108 ],
            "I0": [ "1" ],
            "I1": [ 2112 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2113 ],
            "Q": [ 2112 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2112 ],
            "I3": [ 2111 ],
            "O": [ 2113 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2114 ],
            "CO": [ 2111 ],
            "I0": [ "0" ],
            "I1": [ 2115 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2116 ],
            "Q": [ 2115 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2115 ],
            "I3": [ 2114 ],
            "O": [ 2116 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2117 ],
            "CO": [ 2114 ],
            "I0": [ "0" ],
            "I1": [ 2118 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2119 ],
            "Q": [ 2118 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2118 ],
            "I3": [ 2117 ],
            "O": [ 2119 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2120 ],
            "CO": [ 2117 ],
            "I0": [ "1" ],
            "I1": [ 2121 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2089 ],
            "I3": [ 2122 ],
            "O": [ 2088 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2123 ],
            "CO": [ 2122 ],
            "I0": [ "0" ],
            "I1": [ 2124 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2125 ],
            "Q": [ 2124 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2126 ],
            "Q": [ 2121 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2121 ],
            "I3": [ 2120 ],
            "O": [ 2126 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2127 ],
            "CO": [ 2120 ],
            "I0": [ "0" ],
            "I1": [ 2128 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2129 ],
            "Q": [ 2128 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2128 ],
            "I3": [ 2127 ],
            "O": [ 2129 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2130 ],
            "CO": [ 2127 ],
            "I0": [ "1" ],
            "I1": [ 2131 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2132 ],
            "Q": [ 2131 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2131 ],
            "I3": [ 2130 ],
            "O": [ 2132 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2133 ],
            "CO": [ 2130 ],
            "I0": [ "0" ],
            "I1": [ 2134 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2135 ],
            "Q": [ 2134 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2134 ],
            "I3": [ 2133 ],
            "O": [ 2135 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2136 ],
            "CO": [ 2133 ],
            "I0": [ "1" ],
            "I1": [ 2137 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2138 ],
            "Q": [ 2137 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2137 ],
            "I3": [ 2136 ],
            "O": [ 2138 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2139 ],
            "CO": [ 2136 ],
            "I0": [ "0" ],
            "I1": [ 2140 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2141 ],
            "Q": [ 2140 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2140 ],
            "I3": [ 2139 ],
            "O": [ 2141 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2142 ],
            "CO": [ 2139 ],
            "I0": [ "0" ],
            "I1": [ 2143 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2144 ],
            "Q": [ 2143 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2143 ],
            "I3": [ 2142 ],
            "O": [ 2144 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2145 ],
            "CO": [ 2142 ],
            "I0": [ "0" ],
            "I1": [ 2146 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2147 ],
            "Q": [ 2146 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2146 ],
            "I3": [ 2145 ],
            "O": [ 2147 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2148 ],
            "CO": [ 2145 ],
            "I0": [ "1" ],
            "I1": [ 2149 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2150 ],
            "Q": [ 2149 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2149 ],
            "I3": [ 2148 ],
            "O": [ 2150 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2151 ],
            "Q": [ 2148 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2148 ],
            "O": [ 2151 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2124 ],
            "I3": [ 2123 ],
            "O": [ 2125 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2152 ],
            "CO": [ 2123 ],
            "I0": [ "0" ],
            "I1": [ 2153 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2154 ],
            "Q": [ 2153 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2153 ],
            "I3": [ 2152 ],
            "O": [ 2154 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2155 ],
            "CO": [ 2152 ],
            "I0": [ "0" ],
            "I1": [ 2156 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2157 ],
            "Q": [ 2156 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2156 ],
            "I3": [ 2155 ],
            "O": [ 2157 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2158 ],
            "CO": [ 2155 ],
            "I0": [ "1" ],
            "I1": [ 2159 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2160 ],
            "Q": [ 2159 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2159 ],
            "I3": [ 2158 ],
            "O": [ 2160 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2161 ],
            "CO": [ 2158 ],
            "I0": [ "0" ],
            "I1": [ 2162 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2163 ],
            "Q": [ 2162 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2162 ],
            "I3": [ 2161 ],
            "O": [ 2163 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2164 ],
            "CO": [ 2161 ],
            "I0": [ "0" ],
            "I1": [ 2165 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2166 ],
            "Q": [ 2165 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2165 ],
            "I3": [ 2164 ],
            "O": [ 2166 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2167 ],
            "CO": [ 2164 ],
            "I0": [ "1" ],
            "I1": [ 2168 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2169 ],
            "Q": [ 2168 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2168 ],
            "I3": [ 2167 ],
            "O": [ 2169 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2170 ],
            "CO": [ 2167 ],
            "I0": [ "1" ],
            "I1": [ 2171 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2172 ],
            "Q": [ 2171 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2171 ],
            "I3": [ 2170 ],
            "O": [ 2172 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2092 ],
            "CO": [ 2170 ],
            "I0": [ "1" ],
            "I1": [ 2091 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2087 ],
            "I3": [ 2173 ],
            "O": [ 2086 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2122 ],
            "CO": [ 2173 ],
            "I0": [ "0" ],
            "I1": [ 2089 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2174 ],
            "Q": [ 2175 ],
            "S": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2175 ],
            "I3": [ 2176 ],
            "O": [ 2174 ]
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2173 ],
            "CO": [ 2176 ],
            "I0": [ "0" ],
            "I1": [ 2087 ]
          }
        },
        "main_minimalsoc_rx_rx_d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1662 ],
            "Q": [ 2177 ]
          }
        },
        "main_minimalsoc_rx_rx_d_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1662 ],
            "I1": [ 1664 ],
            "I2": [ 2177 ],
            "I3": [ 2047 ],
            "O": [ 1663 ]
          }
        },
        "main_minimalsoc_rx_tick_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2178 ],
            "Q": [ 2021 ],
            "R": [ 1665 ]
          }
        },
        "main_minimalsoc_rx_tick_SB_DFFSR_Q_D_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2176 ],
            "CO": [ 2178 ],
            "I0": [ "0" ],
            "I1": [ 2175 ]
          }
        },
        "main_minimalsoc_rx_tick_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1664 ],
            "I3": [ 2021 ],
            "O": [ 2012 ]
          }
        },
        "main_minimalsoc_rx_tick_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2011 ],
            "I1": [ 2014 ],
            "I2": [ 2017 ],
            "I3": [ 2016 ],
            "O": [ 2046 ]
          }
        },
        "main_minimalsoc_rx_trigger_d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1467 ],
            "Q": [ 2179 ]
          }
        },
        "main_minimalsoc_rx_trigger_d_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1467 ],
            "I3": [ 2179 ],
            "O": [ 2083 ]
          }
        },
        "main_minimalsoc_scratch_storage_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2180 ],
            "E": [ 1266 ],
            "Q": [ 1412 ]
          }
        },
        "main_minimalsoc_scratch_storage_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2181 ],
            "E": [ 1266 ],
            "Q": [ 1408 ]
          }
        },
        "main_minimalsoc_scratch_storage_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2182 ],
            "E": [ 1266 ],
            "Q": [ 1334 ]
          }
        },
        "main_minimalsoc_scratch_storage_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2183 ],
            "E": [ 1266 ],
            "Q": [ 1330 ]
          }
        },
        "main_minimalsoc_scratch_storage_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2184 ],
            "E": [ 1266 ],
            "Q": [ 1320 ]
          }
        },
        "main_minimalsoc_scratch_storage_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2185 ],
            "E": [ 1266 ],
            "Q": [ 1310 ]
          }
        },
        "main_minimalsoc_scratch_storage_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2186 ],
            "E": [ 1266 ],
            "Q": [ 1442 ]
          }
        },
        "main_minimalsoc_scratch_storage_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2187 ],
            "E": [ 1266 ],
            "Q": [ 1438 ]
          }
        },
        "main_minimalsoc_scratch_storage_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1714 ],
            "E": [ 1266 ],
            "Q": [ 1402 ]
          }
        },
        "main_minimalsoc_scratch_storage_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1716 ],
            "E": [ 1266 ],
            "Q": [ 1349 ]
          }
        },
        "main_minimalsoc_scratch_storage_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1718 ],
            "E": [ 1266 ],
            "Q": [ 1449 ]
          }
        },
        "main_minimalsoc_scratch_storage_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2188 ],
            "E": [ 1266 ],
            "Q": [ 1400 ]
          }
        },
        "main_minimalsoc_scratch_storage_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2189 ],
            "E": [ 1266 ],
            "Q": [ 1390 ]
          }
        },
        "main_minimalsoc_scratch_storage_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2190 ],
            "E": [ 1266 ],
            "Q": [ 1386 ]
          }
        },
        "main_minimalsoc_scratch_storage_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2191 ],
            "E": [ 1266 ],
            "Q": [ 1376 ]
          }
        },
        "main_minimalsoc_scratch_storage_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2192 ],
            "E": [ 1266 ],
            "Q": [ 1372 ]
          }
        },
        "main_minimalsoc_scratch_storage_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2193 ],
            "E": [ 1266 ],
            "Q": [ 1368 ]
          }
        },
        "main_minimalsoc_scratch_storage_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2194 ],
            "E": [ 1266 ],
            "Q": [ 1348 ]
          }
        },
        "main_minimalsoc_scratch_storage_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2195 ],
            "E": [ 1266 ],
            "Q": [ 1338 ]
          }
        },
        "main_minimalsoc_serial_tx_rs232phytx_next_value_ce1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1667 ],
            "I3": [ 2196 ],
            "O": [ 2197 ]
          }
        },
        "main_minimalsoc_tx2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1718 ],
            "E": [ 1277 ],
            "Q": [ 2198 ]
          }
        },
        "main_minimalsoc_tx2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2198 ],
            "I1": [ 1275 ],
            "I2": [ 2199 ],
            "I3": [ 2200 ],
            "O": [ 1469 ]
          }
        },
        "main_minimalsoc_tx2_SB_LUT4_I0_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2201 ],
            "I2": [ 2202 ],
            "I3": [ 1269 ],
            "O": [ 1275 ]
          }
        },
        "main_minimalsoc_tx2_SB_LUT4_I0_I1_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2203 ],
            "I2": [ 2202 ],
            "I3": [ 1269 ],
            "O": [ 1286 ]
          }
        },
        "main_minimalsoc_tx2_SB_LUT4_I0_I1_SB_LUT4_O_I2_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1259 ],
            "I2": [ 2202 ],
            "I3": [ 1269 ],
            "O": [ 1284 ]
          }
        },
        "main_minimalsoc_tx2_SB_LUT4_I0_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1709 ],
            "I3": [ 1710 ],
            "O": [ 1259 ]
          }
        },
        "main_minimalsoc_tx2_SB_LUT4_I0_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 1712 ],
            "I3": [ 1713 ],
            "O": [ 2202 ]
          }
        },
        "main_minimalsoc_tx2_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2045 ],
            "I1": [ 2204 ],
            "I2": [ 1284 ],
            "I3": [ 1290 ],
            "O": [ 1468 ]
          }
        },
        "main_minimalsoc_tx_count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2205 ],
            "E": [ 2197 ],
            "Q": [ 2206 ],
            "R": [ 2207 ]
          }
        },
        "main_minimalsoc_tx_count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2208 ],
            "E": [ 2197 ],
            "Q": [ 2209 ],
            "R": [ 2207 ]
          }
        },
        "main_minimalsoc_tx_count_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:699.69-699.100|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2209 ],
            "I3": [ 2210 ],
            "O": [ 2208 ]
          }
        },
        "main_minimalsoc_tx_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:699.69-699.100|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2211 ],
            "CO": [ 2210 ],
            "I0": [ "0" ],
            "I1": [ 2212 ]
          }
        },
        "main_minimalsoc_tx_count_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2213 ],
            "E": [ 2197 ],
            "Q": [ 2212 ],
            "R": [ 2207 ]
          }
        },
        "main_minimalsoc_tx_count_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:699.69-699.100|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2212 ],
            "I3": [ 2211 ],
            "O": [ 2213 ]
          }
        },
        "main_minimalsoc_tx_count_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2214 ],
            "E": [ 2197 ],
            "Q": [ 2211 ],
            "R": [ 2207 ]
          }
        },
        "main_minimalsoc_tx_count_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2211 ],
            "O": [ 2214 ]
          }
        },
        "main_minimalsoc_tx_count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:699.69-699.100|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2206 ],
            "I3": [ 2215 ],
            "O": [ 2205 ]
          }
        },
        "main_minimalsoc_tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:699.69-699.100|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2210 ],
            "CO": [ 2215 ],
            "I0": [ "0" ],
            "I1": [ 2209 ]
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2216 ],
            "E": [ 2217 ],
            "Q": [ 2218 ]
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2219 ],
            "E": [ 2217 ],
            "Q": [ 2220 ]
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2218 ],
            "I2": [ 2207 ],
            "I3": [ 2221 ],
            "O": [ 2219 ]
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2222 ],
            "E": [ 2217 ],
            "Q": [ 2223 ]
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2220 ],
            "I2": [ 2207 ],
            "I3": [ 2224 ],
            "O": [ 2222 ]
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2225 ],
            "E": [ 2217 ],
            "Q": [ 2226 ]
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2223 ],
            "I2": [ 2207 ],
            "I3": [ 2227 ],
            "O": [ 2225 ]
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2228 ],
            "E": [ 2217 ],
            "Q": [ 2229 ]
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2226 ],
            "I2": [ 2207 ],
            "I3": [ 2230 ],
            "O": [ 2228 ]
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2231 ],
            "E": [ 2217 ],
            "Q": [ 2232 ]
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2229 ],
            "I2": [ 2207 ],
            "I3": [ 2233 ],
            "O": [ 2231 ]
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2234 ],
            "E": [ 2217 ],
            "Q": [ 2235 ]
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2232 ],
            "I2": [ 2207 ],
            "I3": [ 2236 ],
            "O": [ 2234 ]
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2237 ],
            "E": [ 2217 ],
            "Q": [ 2238 ]
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2235 ],
            "I2": [ 2207 ],
            "I3": [ 2239 ],
            "O": [ 2237 ]
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2207 ],
            "I3": [ 2240 ],
            "O": [ 2216 ]
          }
        },
        "main_minimalsoc_tx_data_rs232phytx_next_value_ce2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2241 ],
            "I3": [ 2207 ],
            "O": [ 2217 ]
          }
        },
        "main_minimalsoc_tx_fifo_consume_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2242 ],
            "E": [ 2243 ],
            "Q": [ 2244 ]
          }
        },
        "main_minimalsoc_tx_fifo_consume_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2245 ],
            "E": [ 2243 ],
            "Q": [ 2246 ]
          }
        },
        "main_minimalsoc_tx_fifo_consume_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1322.45-1322.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2246 ],
            "I3": [ 2247 ],
            "O": [ 2245 ]
          }
        },
        "main_minimalsoc_tx_fifo_consume_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1322.45-1322.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2248 ],
            "CO": [ 2247 ],
            "I0": [ "0" ],
            "I1": [ 2249 ]
          }
        },
        "main_minimalsoc_tx_fifo_consume_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2250 ],
            "E": [ 2243 ],
            "Q": [ 2249 ]
          }
        },
        "main_minimalsoc_tx_fifo_consume_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1322.45-1322.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2249 ],
            "I3": [ 2248 ],
            "O": [ 2250 ]
          }
        },
        "main_minimalsoc_tx_fifo_consume_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2251 ],
            "E": [ 2243 ],
            "Q": [ 2248 ]
          }
        },
        "main_minimalsoc_tx_fifo_consume_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2248 ],
            "O": [ 2251 ]
          }
        },
        "main_minimalsoc_tx_fifo_consume_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1322.45-1322.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2244 ],
            "I3": [ 2252 ],
            "O": [ 2242 ]
          }
        },
        "main_minimalsoc_tx_fifo_consume_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1322.45-1322.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2247 ],
            "CO": [ 2252 ],
            "I0": [ "0" ],
            "I1": [ 2246 ]
          }
        },
        "main_minimalsoc_tx_fifo_do_read_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1668 ],
            "I1": [ 2253 ],
            "I2": [ 2254 ],
            "I3": [ 1669 ],
            "O": [ 2243 ]
          }
        },
        "main_minimalsoc_tx_fifo_do_read_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2253 ],
            "I3": [ 2254 ],
            "O": [ 2204 ]
          }
        },
        "main_minimalsoc_tx_fifo_do_read_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2255 ],
            "I1": [ 2256 ],
            "I2": [ 2257 ],
            "I3": [ 2258 ],
            "O": [ 2254 ]
          }
        },
        "main_minimalsoc_tx_fifo_do_read_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2207 ],
            "I3": [ 2259 ],
            "O": [ 1669 ]
          }
        },
        "main_minimalsoc_tx_fifo_do_read_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2206 ],
            "I1": [ 2209 ],
            "I2": [ 2212 ],
            "I3": [ 2211 ],
            "O": [ 2259 ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2260 ],
            "E": [ 2261 ],
            "Q": [ 2253 ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2262 ],
            "E": [ 2261 ],
            "Q": [ 2255 ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2263 ],
            "I2": [ 2264 ],
            "I3": [ 2265 ],
            "O": [ 2262 ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1326.48-1326.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2255 ],
            "I3": [ 2266 ],
            "O": [ 2263 ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1330.48-1330.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2255 ],
            "I2": [ "1" ],
            "I3": [ 2267 ],
            "O": [ 2264 ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1326.48-1326.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2268 ],
            "CO": [ 2266 ],
            "I0": [ "0" ],
            "I1": [ 2256 ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2269 ],
            "E": [ 2261 ],
            "Q": [ 2256 ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2270 ],
            "I2": [ 2271 ],
            "I3": [ 2265 ],
            "O": [ 2269 ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1326.48-1326.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2256 ],
            "I3": [ 2268 ],
            "O": [ 2270 ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1330.48-1330.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2256 ],
            "I2": [ "1" ],
            "I3": [ 2272 ],
            "O": [ 2271 ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1330.48-1330.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2258 ],
            "CO": [ 2272 ],
            "I0": [ 2257 ],
            "I1": [ "1" ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1326.48-1326.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2258 ],
            "CO": [ 2268 ],
            "I0": [ "0" ],
            "I1": [ 2257 ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2273 ],
            "E": [ 2261 ],
            "Q": [ 2257 ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101101010100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1326.48-1326.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2265 ],
            "I1": [ "0" ],
            "I2": [ 2257 ],
            "I3": [ 2258 ],
            "O": [ 2273 ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2274 ],
            "E": [ 2261 ],
            "Q": [ 2258 ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2258 ],
            "O": [ 2274 ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1330.48-1330.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2275 ],
            "I1": [ 2253 ],
            "I2": [ 2265 ],
            "I3": [ 2276 ],
            "O": [ 2260 ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1326.48-1326.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2253 ],
            "I3": [ 2277 ],
            "O": [ 2275 ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1326.48-1326.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2266 ],
            "CO": [ 2277 ],
            "I0": [ "0" ],
            "I1": [ 2255 ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1330.48-1330.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2267 ],
            "CO": [ 2276 ],
            "I0": [ 2255 ],
            "I1": [ "1" ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1330.48-1330.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2272 ],
            "CO": [ 2267 ],
            "I0": [ 2256 ],
            "I1": [ "1" ]
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2243 ],
            "I3": [ 2265 ],
            "O": [ 2261 ]
          }
        },
        "main_minimalsoc_tx_fifo_produce_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2278 ],
            "E": [ 2265 ],
            "Q": [ 2279 ]
          }
        },
        "main_minimalsoc_tx_fifo_produce_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2280 ],
            "E": [ 2265 ],
            "Q": [ 2281 ]
          }
        },
        "main_minimalsoc_tx_fifo_produce_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1319.45-1319.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2281 ],
            "I3": [ 2282 ],
            "O": [ 2280 ]
          }
        },
        "main_minimalsoc_tx_fifo_produce_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1319.45-1319.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2283 ],
            "CO": [ 2282 ],
            "I0": [ "0" ],
            "I1": [ 2284 ]
          }
        },
        "main_minimalsoc_tx_fifo_produce_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2285 ],
            "E": [ 2265 ],
            "Q": [ 2284 ]
          }
        },
        "main_minimalsoc_tx_fifo_produce_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1319.45-1319.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2284 ],
            "I3": [ 2283 ],
            "O": [ 2285 ]
          }
        },
        "main_minimalsoc_tx_fifo_produce_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2286 ],
            "E": [ 2265 ],
            "Q": [ 2283 ]
          }
        },
        "main_minimalsoc_tx_fifo_produce_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2283 ],
            "O": [ 2286 ]
          }
        },
        "main_minimalsoc_tx_fifo_produce_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1319.45-1319.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2279 ],
            "I3": [ 2287 ],
            "O": [ 2278 ]
          }
        },
        "main_minimalsoc_tx_fifo_produce_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1319.45-1319.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2282 ],
            "CO": [ 2287 ],
            "I0": [ "0" ],
            "I1": [ 2281 ]
          }
        },
        "main_minimalsoc_tx_fifo_readable_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 2288 ],
            "Q": [ 1668 ],
            "S": [ 2243 ]
          }
        },
        "main_minimalsoc_tx_fifo_readable_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1669 ],
            "I3": [ 2243 ],
            "O": [ 2288 ]
          }
        },
        "main_minimalsoc_tx_fifo_wrport_we_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2204 ],
            "I2": [ 1254 ],
            "I3": [ 1276 ],
            "O": [ 2265 ]
          }
        },
        "main_minimalsoc_tx_pending_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 2289 ],
            "Q": [ 2290 ],
            "S": [ 2291 ]
          }
        },
        "main_minimalsoc_tx_pending_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1988 ],
            "I2": [ 1989 ],
            "I3": [ 2291 ],
            "O": [ 2289 ]
          }
        },
        "main_minimalsoc_tx_pending_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2290 ],
            "I2": [ 1279 ],
            "I3": [ 2292 ],
            "O": [ 2200 ]
          }
        },
        "main_minimalsoc_tx_pending_SB_LUT4_I1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2293 ],
            "I1": [ 2294 ],
            "I2": [ 2295 ],
            "I3": [ 1254 ],
            "O": [ 2292 ]
          }
        },
        "main_minimalsoc_tx_pending_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1668 ],
            "I1": [ 2204 ],
            "I2": [ 1265 ],
            "I3": [ 1286 ],
            "O": [ 2199 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2296 ],
            "Q": [ 2297 ],
            "R": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2298 ],
            "Q": [ 2299 ],
            "R": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2300 ],
            "Q": [ 2301 ],
            "R": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2301 ],
            "I3": [ 2302 ],
            "O": [ 2300 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2303 ],
            "CO": [ 2302 ],
            "I0": [ "0" ],
            "I1": [ 2304 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2305 ],
            "Q": [ 2304 ],
            "R": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2304 ],
            "I3": [ 2303 ],
            "O": [ 2305 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2306 ],
            "CO": [ 2303 ],
            "I0": [ "1" ],
            "I1": [ 2307 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2308 ],
            "Q": [ 2309 ],
            "R": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2309 ],
            "I3": [ 2310 ],
            "O": [ 2308 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2311 ],
            "CO": [ 2310 ],
            "I0": [ "0" ],
            "I1": [ 2312 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2313 ],
            "Q": [ 2312 ],
            "R": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2312 ],
            "I3": [ 2311 ],
            "O": [ 2313 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2314 ],
            "CO": [ 2311 ],
            "I0": [ "1" ],
            "I1": [ 2315 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2316 ],
            "Q": [ 2317 ],
            "R": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2317 ],
            "I3": [ 2318 ],
            "O": [ 2316 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2319 ],
            "CO": [ 2318 ],
            "I0": [ "1" ],
            "I1": [ 2320 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2321 ],
            "Q": [ 2322 ],
            "R": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2322 ],
            "I3": [ 2323 ],
            "O": [ 2321 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2324 ],
            "CO": [ 2323 ],
            "I0": [ "1" ],
            "I1": [ 2325 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2326 ],
            "Q": [ 2327 ],
            "R": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2327 ],
            "I3": [ 2328 ],
            "O": [ 2326 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2329 ],
            "CO": [ 2328 ],
            "I0": [ "0" ],
            "I1": [ 2330 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2331 ],
            "Q": [ 2330 ],
            "R": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2330 ],
            "I3": [ 2329 ],
            "O": [ 2331 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2332 ],
            "CO": [ 2329 ],
            "I0": [ "0" ],
            "I1": [ 2333 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2334 ],
            "Q": [ 2333 ],
            "R": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2333 ],
            "I3": [ 2332 ],
            "O": [ 2334 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2335 ],
            "CO": [ 2332 ],
            "I0": [ "1" ],
            "I1": [ 2336 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2299 ],
            "I3": [ 2337 ],
            "O": [ 2298 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2338 ],
            "CO": [ 2337 ],
            "I0": [ "0" ],
            "I1": [ 2339 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2340 ],
            "Q": [ 2339 ],
            "R": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2339 ],
            "I3": [ 2338 ],
            "O": [ 2340 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2341 ],
            "CO": [ 2338 ],
            "I0": [ "0" ],
            "I1": [ 2342 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2343 ],
            "Q": [ 2342 ],
            "R": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2342 ],
            "I3": [ 2341 ],
            "O": [ 2343 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2344 ],
            "CO": [ 2341 ],
            "I0": [ "0" ],
            "I1": [ 2345 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2346 ],
            "Q": [ 2345 ],
            "R": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2345 ],
            "I3": [ 2344 ],
            "O": [ 2346 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2347 ],
            "CO": [ 2344 ],
            "I0": [ "0" ],
            "I1": [ 2348 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2349 ],
            "Q": [ 2348 ],
            "R": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2348 ],
            "I3": [ 2347 ],
            "O": [ 2349 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2350 ],
            "CO": [ 2347 ],
            "I0": [ "1" ],
            "I1": [ 2351 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2352 ],
            "Q": [ 2353 ],
            "R": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2353 ],
            "I3": [ 2354 ],
            "O": [ 2352 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2355 ],
            "CO": [ 2354 ],
            "I0": [ "0" ],
            "I1": [ 2356 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2357 ],
            "Q": [ 2356 ],
            "R": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2356 ],
            "I3": [ 2355 ],
            "O": [ 2357 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2358 ],
            "CO": [ 2355 ],
            "I0": [ "1" ],
            "I1": [ 2359 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2360 ],
            "Q": [ 2361 ],
            "R": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2361 ],
            "I3": [ 2362 ],
            "O": [ 2360 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2363 ],
            "CO": [ 2362 ],
            "I0": [ "1" ],
            "I1": [ 2364 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2365 ],
            "Q": [ 2366 ],
            "R": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2366 ],
            "I3": [ 2367 ],
            "O": [ 2365 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2368 ],
            "CO": [ 2367 ],
            "I0": [ "1" ],
            "I1": [ 2369 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2297 ],
            "I3": [ 2370 ],
            "O": [ 2296 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2337 ],
            "CO": [ 2370 ],
            "I0": [ "0" ],
            "I1": [ 2299 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2371 ],
            "Q": [ 2351 ],
            "S": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2372 ],
            "Q": [ 2359 ],
            "S": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2373 ],
            "Q": [ 2336 ],
            "S": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2336 ],
            "I3": [ 2335 ],
            "O": [ 2373 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2374 ],
            "Q": [ 2335 ],
            "S": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2335 ],
            "O": [ 2374 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2359 ],
            "I3": [ 2358 ],
            "O": [ 2372 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2375 ],
            "CO": [ 2358 ],
            "I0": [ "1" ],
            "I1": [ 2376 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2377 ],
            "Q": [ 2376 ],
            "S": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2376 ],
            "I3": [ 2375 ],
            "O": [ 2377 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2378 ],
            "CO": [ 2375 ],
            "I0": [ "1" ],
            "I1": [ 2379 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2380 ],
            "Q": [ 2379 ],
            "S": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2379 ],
            "I3": [ 2378 ],
            "O": [ 2380 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2362 ],
            "CO": [ 2378 ],
            "I0": [ "0" ],
            "I1": [ 2361 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2381 ],
            "Q": [ 2364 ],
            "S": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2364 ],
            "I3": [ 2363 ],
            "O": [ 2381 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2367 ],
            "CO": [ 2363 ],
            "I0": [ "0" ],
            "I1": [ 2366 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2382 ],
            "Q": [ 2369 ],
            "S": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2369 ],
            "I3": [ 2368 ],
            "O": [ 2382 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2302 ],
            "CO": [ 2368 ],
            "I0": [ "0" ],
            "I1": [ 2301 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2383 ],
            "Q": [ 2307 ],
            "S": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2307 ],
            "I3": [ 2306 ],
            "O": [ 2383 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2310 ],
            "CO": [ 2306 ],
            "I0": [ "0" ],
            "I1": [ 2309 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2384 ],
            "Q": [ 2315 ],
            "S": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2315 ],
            "I3": [ 2314 ],
            "O": [ 2384 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2318 ],
            "CO": [ 2314 ],
            "I0": [ "0" ],
            "I1": [ 2317 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2385 ],
            "Q": [ 2320 ],
            "S": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2320 ],
            "I3": [ 2319 ],
            "O": [ 2385 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2323 ],
            "CO": [ 2319 ],
            "I0": [ "0" ],
            "I1": [ 2322 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2386 ],
            "Q": [ 2325 ],
            "S": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2325 ],
            "I3": [ 2324 ],
            "O": [ 2386 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2328 ],
            "CO": [ 2324 ],
            "I0": [ "0" ],
            "I1": [ 2327 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 2351 ],
            "I3": [ 2350 ],
            "O": [ 2371 ]
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2354 ],
            "CO": [ 2350 ],
            "I0": [ "0" ],
            "I1": [ 2353 ]
          }
        },
        "main_minimalsoc_tx_tick_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2387 ],
            "Q": [ 2196 ],
            "R": [ 1670 ]
          }
        },
        "main_minimalsoc_tx_tick_SB_DFFSR_Q_D_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2370 ],
            "CO": [ 2387 ],
            "I0": [ "0" ],
            "I1": [ 2297 ]
          }
        },
        "main_minimalsoc_tx_tick_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101000100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1668 ],
            "I1": [ 1667 ],
            "I2": [ 2196 ],
            "I3": [ 2238 ],
            "O": [ 2388 ]
          }
        },
        "main_minimalsoc_tx_tick_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1667 ],
            "I3": [ 2196 ],
            "O": [ 2207 ]
          }
        },
        "main_minimalsoc_tx_tick_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2389 ],
            "I1": [ 2390 ],
            "I2": [ 2241 ],
            "I3": [ 2391 ],
            "O": [ 2233 ]
          }
        },
        "main_minimalsoc_tx_trigger_d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2204 ],
            "Q": [ 2392 ]
          }
        },
        "main_minimalsoc_tx_trigger_d_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2392 ],
            "I3": [ 2204 ],
            "O": [ 2291 ]
          }
        },
        "main_ram.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408 ],
            "RE": [ "1" ],
            "WADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 1955 ],
            "WDATA": [ "0", "0", "0", 1719, "0", "0", "0", "0", "0", "0", "0", 1717, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "main_ram.0.0_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1719 ],
            "Q": [ 2409 ]
          }
        },
        "main_ram.0.0_RDATA_1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1674 ],
            "I1": [ 2409 ],
            "I2": [ 1870 ],
            "I3": [ 2396 ],
            "O": [ 2410 ]
          }
        },
        "main_ram.0.0_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1979 ],
            "I1": [ 2410 ],
            "I2": [ 893 ],
            "I3": [ 2411 ],
            "O": [ 957 ]
          }
        },
        "main_ram.0.0_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 955 ],
            "I2": [ 964 ],
            "I3": [ 870 ],
            "O": [ 956 ]
          }
        },
        "main_ram.0.0_RDATA_1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1684 ],
            "I1": [ 2412 ],
            "I2": [ 2413 ],
            "I3": [ 894 ],
            "O": [ 2411 ]
          }
        },
        "main_ram.0.0_RDATA_1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1868 ],
            "I3": [ 2414 ],
            "O": [ 2413 ]
          }
        },
        "main_ram.0.0_RDATA_1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1297 ],
            "I1": [ 1475 ],
            "I2": [ 1453 ],
            "I3": [ 1466 ],
            "O": [ 2414 ]
          }
        },
        "main_ram.0.0_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1717 ],
            "Q": [ 2415 ]
          }
        },
        "main_ram.0.0_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2415 ],
            "I1": [ 1674 ],
            "I2": [ 1870 ],
            "I3": [ 2404 ],
            "O": [ 2416 ]
          }
        },
        "main_ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1978 ],
            "I1": [ 2416 ],
            "I2": [ 893 ],
            "I3": [ 2417 ],
            "O": [ 998 ]
          }
        },
        "main_ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1962 ],
            "I1": [ 893 ],
            "I2": [ 2418 ],
            "I3": [ 894 ],
            "O": [ 868 ]
          }
        },
        "main_ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2419 ],
            "I1": [ 1684 ],
            "I2": [ 2420 ],
            "I3": [ 894 ],
            "O": [ 2417 ]
          }
        },
        "main_ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1868 ],
            "I3": [ 2421 ],
            "O": [ 2420 ]
          }
        },
        "main_ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1471 ],
            "I1": [ 1452 ],
            "I2": [ 1478 ],
            "I3": [ 1299 ],
            "O": [ 2421 ]
          }
        },
        "main_ram.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437 ],
            "RE": [ "1" ],
            "WADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 1955 ],
            "WDATA": [ "0", "0", "0", 1715, "0", "0", "0", "0", "0", "0", "0", 1416, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "main_ram.0.10": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453 ],
            "RE": [ "1" ],
            "WADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 1953 ],
            "WDATA": [ "0", "0", "0", 1358, "0", "0", "0", "0", "0", "0", "0", 1364, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "main_ram.0.10_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1358 ],
            "Q": [ 2454 ]
          }
        },
        "main_ram.0.10_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2454 ],
            "I1": [ 1674 ],
            "I2": [ 2455 ],
            "I3": [ 2441 ],
            "O": [ 2456 ]
          }
        },
        "main_ram.0.10_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2457 ],
            "I2": [ 1684 ],
            "I3": [ 2456 ],
            "O": [ 2458 ]
          }
        },
        "main_ram.0.10_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1546 ],
            "I1": [ 1354 ],
            "I2": [ 1868 ],
            "I3": [ 2458 ],
            "O": [ 2459 ]
          }
        },
        "main_ram.0.10_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1364 ],
            "Q": [ 2460 ]
          }
        },
        "main_ram.0.10_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2460 ],
            "I1": [ 1674 ],
            "I2": [ 2455 ],
            "I3": [ 2449 ],
            "O": [ 2461 ]
          }
        },
        "main_ram.0.10_RDATA_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2462 ],
            "I1": [ 1684 ],
            "I2": [ 2461 ],
            "I3": [ 894 ],
            "O": [ 2463 ]
          }
        },
        "main_ram.0.10_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1958 ],
            "I1": [ 2464 ],
            "I2": [ 893 ],
            "I3": [ 2463 ],
            "O": [ 862 ]
          }
        },
        "main_ram.0.10_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1360 ],
            "I2": [ 1552 ],
            "I3": [ 1868 ],
            "O": [ 2464 ]
          }
        },
        "main_ram.0.11": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480 ],
            "RE": [ "1" ],
            "WADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 1953 ],
            "WDATA": [ "0", "0", "0", 1935, "0", "0", "0", "0", "0", "0", "0", 1933, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "main_ram.0.11_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1935 ],
            "Q": [ 2481 ]
          }
        },
        "main_ram.0.11_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2481 ],
            "I1": [ 1674 ],
            "I2": [ 2455 ],
            "I3": [ 2468 ],
            "O": [ 2482 ]
          }
        },
        "main_ram.0.11_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2483 ],
            "I2": [ 1684 ],
            "I3": [ 2482 ],
            "O": [ 2484 ]
          }
        },
        "main_ram.0.11_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1558 ],
            "I1": [ 1366 ],
            "I2": [ 1868 ],
            "I3": [ 2484 ],
            "O": [ 2485 ]
          }
        },
        "main_ram.0.11_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1933 ],
            "Q": [ 2486 ]
          }
        },
        "main_ram.0.11_RDATA_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1953 ],
            "Q": [ 2455 ]
          }
        },
        "main_ram.0.11_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2486 ],
            "I1": [ 1674 ],
            "I2": [ 2455 ],
            "I3": [ 2476 ],
            "O": [ 1994 ]
          }
        },
        "main_ram.0.11_RDATA_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1672 ],
            "I3": [ 1306 ],
            "O": [ 1868 ]
          }
        },
        "main_ram.0.12": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502 ],
            "RE": [ "1" ],
            "WADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 1952 ],
            "WDATA": [ "0", "0", "0", 1931, "0", "0", "0", "0", "0", "0", "0", 1382, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "main_ram.0.12_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1931 ],
            "Q": [ 2503 ]
          }
        },
        "main_ram.0.12_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2503 ],
            "I1": [ 1674 ],
            "I2": [ 2504 ],
            "I3": [ 2490 ],
            "O": [ 2505 ]
          }
        },
        "main_ram.0.12_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2506 ],
            "I1": [ 1684 ],
            "I2": [ 2505 ],
            "I3": [ 894 ],
            "O": [ 2507 ]
          }
        },
        "main_ram.0.12_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1983 ],
            "I1": [ 2508 ],
            "I2": [ 893 ],
            "I3": [ 2507 ],
            "O": [ 888 ]
          }
        },
        "main_ram.0.12_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1971 ],
            "I1": [ 893 ],
            "I2": [ 2509 ],
            "I3": [ 894 ],
            "O": [ 878 ]
          }
        },
        "main_ram.0.12_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1374 ],
            "I2": [ 1568 ],
            "I3": [ 1868 ],
            "O": [ 2508 ]
          }
        },
        "main_ram.0.12_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1382 ],
            "Q": [ 2510 ]
          }
        },
        "main_ram.0.12_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2510 ],
            "I1": [ 1674 ],
            "I2": [ 2504 ],
            "I3": [ 2498 ],
            "O": [ 2511 ]
          }
        },
        "main_ram.0.12_RDATA_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2512 ],
            "I1": [ 1684 ],
            "I2": [ 2511 ],
            "I3": [ 894 ],
            "O": [ 2513 ]
          }
        },
        "main_ram.0.12_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1982 ],
            "I1": [ 2514 ],
            "I2": [ 893 ],
            "I3": [ 2513 ],
            "O": [ 604 ]
          }
        },
        "main_ram.0.12_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1378 ],
            "I2": [ 1574 ],
            "I3": [ 1868 ],
            "O": [ 2514 ]
          }
        },
        "main_ram.0.13": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530 ],
            "RE": [ "1" ],
            "WADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 1952 ],
            "WDATA": [ "0", "0", "0", 1928, "0", "0", "0", "0", "0", "0", "0", 1926, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "main_ram.0.13_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1928 ],
            "Q": [ 2531 ]
          }
        },
        "main_ram.0.13_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2531 ],
            "I1": [ 1674 ],
            "I2": [ 2504 ],
            "I3": [ 2518 ],
            "O": [ 2532 ]
          }
        },
        "main_ram.0.13_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2533 ],
            "I2": [ 1684 ],
            "I3": [ 2532 ],
            "O": [ 2534 ]
          }
        },
        "main_ram.0.13_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1580 ],
            "I1": [ 1384 ],
            "I2": [ 1868 ],
            "I3": [ 2534 ],
            "O": [ 2535 ]
          }
        },
        "main_ram.0.13_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1981 ],
            "I1": [ 893 ],
            "I2": [ 2535 ],
            "I3": [ 894 ],
            "O": [ 887 ]
          }
        },
        "main_ram.0.13_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1926 ],
            "Q": [ 2536 ]
          }
        },
        "main_ram.0.13_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2536 ],
            "I1": [ 1674 ],
            "I2": [ 2504 ],
            "I3": [ 2526 ],
            "O": [ 2537 ]
          }
        },
        "main_ram.0.13_RDATA_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2538 ],
            "I2": [ 1684 ],
            "I3": [ 2537 ],
            "O": [ 2539 ]
          }
        },
        "main_ram.0.13_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1388 ],
            "I1": [ 1586 ],
            "I2": [ 1868 ],
            "I3": [ 2539 ],
            "O": [ 2540 ]
          }
        },
        "main_ram.0.14": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556 ],
            "RE": [ "1" ],
            "WADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 1952 ],
            "WDATA": [ "0", "0", "0", 1396, "0", "0", "0", "0", "0", "0", "0", 1916, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "main_ram.0.14_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1396 ],
            "Q": [ 2557 ]
          }
        },
        "main_ram.0.14_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2557 ],
            "I1": [ 1674 ],
            "I2": [ 2504 ],
            "I3": [ 2544 ],
            "O": [ 2558 ]
          }
        },
        "main_ram.0.14_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2559 ],
            "I1": [ 1684 ],
            "I2": [ 2558 ],
            "I3": [ 894 ],
            "O": [ 2560 ]
          }
        },
        "main_ram.0.14_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1977 ],
            "I1": [ 2561 ],
            "I2": [ 893 ],
            "I3": [ 2560 ],
            "O": [ 885 ]
          }
        },
        "main_ram.0.14_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 955 ],
            "I2": [ 873 ],
            "I3": [ 885 ],
            "O": [ 933 ]
          }
        },
        "main_ram.0.14_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1966 ],
            "I1": [ 893 ],
            "I2": [ 2562 ],
            "I3": [ 894 ],
            "O": [ 873 ]
          }
        },
        "main_ram.0.14_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1392 ],
            "I2": [ 1592 ],
            "I3": [ 1868 ],
            "O": [ 2561 ]
          }
        },
        "main_ram.0.14_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1916 ],
            "Q": [ 2563 ]
          }
        },
        "main_ram.0.14_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2563 ],
            "I1": [ 1674 ],
            "I2": [ 2504 ],
            "I3": [ 2552 ],
            "O": [ 2564 ]
          }
        },
        "main_ram.0.14_RDATA_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2565 ],
            "I2": [ 1684 ],
            "I3": [ 2564 ],
            "O": [ 2566 ]
          }
        },
        "main_ram.0.14_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1598 ],
            "I1": [ 1398 ],
            "I2": [ 1868 ],
            "I3": [ 2566 ],
            "O": [ 2567 ]
          }
        },
        "main_ram.0.15": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583 ],
            "RE": [ "1" ],
            "WADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 1952 ],
            "WDATA": [ "0", "0", "0", 1899, "0", "0", "0", "0", "0", "0", "0", 1897, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "main_ram.0.15_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1899 ],
            "Q": [ 2584 ]
          }
        },
        "main_ram.0.15_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2584 ],
            "I1": [ 1674 ],
            "I2": [ 2504 ],
            "I3": [ 2571 ],
            "O": [ 2585 ]
          }
        },
        "main_ram.0.15_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2586 ],
            "I1": [ 1684 ],
            "I2": [ 2585 ],
            "I3": [ 894 ],
            "O": [ 2587 ]
          }
        },
        "main_ram.0.15_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1957 ],
            "I1": [ 2588 ],
            "I2": [ 893 ],
            "I3": [ 2587 ],
            "O": [ 861 ]
          }
        },
        "main_ram.0.15_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1964 ],
            "I1": [ 893 ],
            "I2": [ 2589 ],
            "I3": [ 894 ],
            "O": [ 871 ]
          }
        },
        "main_ram.0.15_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1610 ],
            "I2": [ 1406 ],
            "I3": [ 1868 ],
            "O": [ 2588 ]
          }
        },
        "main_ram.0.15_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1897 ],
            "Q": [ 2590 ]
          }
        },
        "main_ram.0.15_RDATA_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1952 ],
            "Q": [ 2504 ]
          }
        },
        "main_ram.0.15_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2590 ],
            "I1": [ 1674 ],
            "I2": [ 2504 ],
            "I3": [ 2579 ],
            "O": [ 2591 ]
          }
        },
        "main_ram.0.15_RDATA_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1616 ],
            "I1": [ 1410 ],
            "I2": [ 1868 ],
            "I3": [ 2591 ],
            "O": [ 892 ]
          }
        },
        "main_ram.0.1_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1715 ],
            "Q": [ 2592 ]
          }
        },
        "main_ram.0.1_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2592 ],
            "I1": [ 1674 ],
            "I2": [ 1870 ],
            "I3": [ 2425 ],
            "O": [ 2593 ]
          }
        },
        "main_ram.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2594 ],
            "I3": [ 2593 ],
            "O": [ 2595 ]
          }
        },
        "main_ram.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1976 ],
            "I1": [ 2595 ],
            "I2": [ 893 ],
            "I3": [ 894 ],
            "O": [ 884 ]
          }
        },
        "main_ram.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 955 ],
            "I2": [ 884 ],
            "I3": [ 2596 ],
            "O": [ 490 ]
          }
        },
        "main_ram.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 955 ],
            "I2": [ 964 ],
            "I3": [ 866 ],
            "O": [ 2596 ]
          }
        },
        "main_ram.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111011100000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2597 ],
            "I1": [ 1684 ],
            "I2": [ 1868 ],
            "I3": [ 2598 ],
            "O": [ 2594 ]
          }
        },
        "main_ram.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1473 ],
            "I1": [ 1451 ],
            "I2": [ 1352 ],
            "I3": [ 1544 ],
            "O": [ 2598 ]
          }
        },
        "main_ram.0.1_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1416 ],
            "Q": [ 2599 ]
          }
        },
        "main_ram.0.1_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2599 ],
            "I1": [ 1674 ],
            "I2": [ 1870 ],
            "I3": [ 2433 ],
            "O": [ 2600 ]
          }
        },
        "main_ram.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1975 ],
            "I1": [ 2600 ],
            "I2": [ 893 ],
            "I3": [ 2601 ],
            "O": [ 897 ]
          }
        },
        "main_ram.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 172 ],
            "I2": [ 897 ],
            "I3": [ 2602 ],
            "O": [ 459 ]
          }
        },
        "main_ram.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 955 ],
            "I1": [ 964 ],
            "I2": [ 864 ],
            "I3": [ 897 ],
            "O": [ 2602 ]
          }
        },
        "main_ram.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2603 ],
            "I1": [ 1684 ],
            "I2": [ 2604 ],
            "I3": [ 894 ],
            "O": [ 2601 ]
          }
        },
        "main_ram.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1455 ],
            "I1": [ 1608 ],
            "I2": [ 1404 ],
            "I3": [ 1868 ],
            "O": [ 2604 ]
          }
        },
        "main_ram.0.2": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620 ],
            "RE": [ "1" ],
            "WADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 1955 ],
            "WDATA": [ "0", "0", "0", 1422, "0", "0", "0", "0", "0", "0", "0", 1428, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "main_ram.0.2_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1422 ],
            "Q": [ 2621 ]
          }
        },
        "main_ram.0.2_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2621 ],
            "I1": [ 1674 ],
            "I2": [ 1870 ],
            "I3": [ 2608 ],
            "O": [ 2622 ]
          }
        },
        "main_ram.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1974 ],
            "I1": [ 2622 ],
            "I2": [ 893 ],
            "I3": [ 2623 ],
            "O": [ 883 ]
          }
        },
        "main_ram.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 172 ],
            "I2": [ 883 ],
            "I3": [ 2624 ],
            "O": [ 936 ]
          }
        },
        "main_ram.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 955 ],
            "I1": [ 964 ],
            "I2": [ 863 ],
            "I3": [ 883 ],
            "O": [ 2624 ]
          }
        },
        "main_ram.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 172 ],
            "I2": [ 173 ],
            "I3": [ 1861 ],
            "O": [ 457 ]
          }
        },
        "main_ram.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1959 ],
            "I1": [ 893 ],
            "I2": [ 2459 ],
            "I3": [ 894 ],
            "O": [ 863 ]
          }
        },
        "main_ram.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2625 ],
            "I1": [ 1684 ],
            "I2": [ 2626 ],
            "I3": [ 894 ],
            "O": [ 2623 ]
          }
        },
        "main_ram.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1418 ],
            "I1": [ 1626 ],
            "I2": [ 1458 ],
            "I3": [ 1868 ],
            "O": [ 2626 ]
          }
        },
        "main_ram.0.2_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1428 ],
            "Q": [ 2627 ]
          }
        },
        "main_ram.0.2_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2627 ],
            "I1": [ 1674 ],
            "I2": [ 1870 ],
            "I3": [ 2616 ],
            "O": [ 2628 ]
          }
        },
        "main_ram.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2629 ],
            "I1": [ 1684 ],
            "I2": [ 2628 ],
            "I3": [ 894 ],
            "O": [ 2630 ]
          }
        },
        "main_ram.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1973 ],
            "I1": [ 2631 ],
            "I2": [ 893 ],
            "I3": [ 2630 ],
            "O": [ 882 ]
          }
        },
        "main_ram.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 955 ],
            "I2": [ 882 ],
            "I3": [ 2632 ],
            "O": [ 992 ]
          }
        },
        "main_ram.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 955 ],
            "I2": [ 964 ],
            "I3": [ 862 ],
            "O": [ 2632 ]
          }
        },
        "main_ram.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1424 ],
            "I1": [ 1460 ],
            "I2": [ 1632 ],
            "I3": [ 1868 ],
            "O": [ 2631 ]
          }
        },
        "main_ram.0.3": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 1871, 2644, 2645, 2646, 2647 ],
            "RE": [ "1" ],
            "WADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 1955 ],
            "WDATA": [ "0", "0", "0", 1434, "0", "0", "0", "0", "0", "0", "0", 1923, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "main_ram.0.3_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1434 ],
            "Q": [ 2648 ]
          }
        },
        "main_ram.0.3_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2648 ],
            "I1": [ 1674 ],
            "I2": [ 1870 ],
            "I3": [ 2636 ],
            "O": [ 2649 ]
          }
        },
        "main_ram.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1972 ],
            "I1": [ 2649 ],
            "I2": [ 893 ],
            "I3": [ 2650 ],
            "O": [ 881 ]
          }
        },
        "main_ram.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 46 ],
            "I3": [ 1943 ],
            "O": [ 964 ]
          }
        },
        "main_ram.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1984 ],
            "I1": [ 893 ],
            "I2": [ 2485 ],
            "I3": [ 894 ],
            "O": [ 890 ]
          }
        },
        "main_ram.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2651 ],
            "I1": [ 1684 ],
            "I2": [ 2652 ],
            "I3": [ 894 ],
            "O": [ 2650 ]
          }
        },
        "main_ram.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1638 ],
            "I1": [ 1430 ],
            "I2": [ 1462 ],
            "I3": [ 1868 ],
            "O": [ 2652 ]
          }
        },
        "main_ram.0.3_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1923 ],
            "Q": [ 1869 ]
          }
        },
        "main_ram.0.3_RDATA_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1955 ],
            "Q": [ 1870 ]
          }
        },
        "main_ram.0.4": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668 ],
            "RE": [ "1" ],
            "WADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 1954 ],
            "WDATA": [ "0", "0", "0", 1922, "0", "0", "0", "0", "0", "0", "0", 1448, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "main_ram.0.4_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1922 ],
            "Q": [ 2669 ]
          }
        },
        "main_ram.0.4_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2669 ],
            "I1": [ 1674 ],
            "I2": [ 2670 ],
            "I3": [ 2656 ],
            "O": [ 2671 ]
          }
        },
        "main_ram.0.4_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2672 ],
            "I2": [ 1684 ],
            "I3": [ 2671 ],
            "O": [ 2673 ]
          }
        },
        "main_ram.0.4_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1650 ],
            "I1": [ 1440 ],
            "I2": [ 1868 ],
            "I3": [ 2673 ],
            "O": [ 2509 ]
          }
        },
        "main_ram.0.4_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1448 ],
            "Q": [ 2674 ]
          }
        },
        "main_ram.0.4_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2674 ],
            "I1": [ 1674 ],
            "I2": [ 2670 ],
            "I3": [ 2664 ],
            "O": [ 2675 ]
          }
        },
        "main_ram.0.4_RDATA_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2676 ],
            "I2": [ 1684 ],
            "I3": [ 2675 ],
            "O": [ 2677 ]
          }
        },
        "main_ram.0.4_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1656 ],
            "I1": [ 1444 ],
            "I2": [ 1868 ],
            "I3": [ 2677 ],
            "O": [ 2678 ]
          }
        },
        "main_ram.0.4_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1970 ],
            "I1": [ 893 ],
            "I2": [ 2678 ],
            "I3": [ 894 ],
            "O": [ 877 ]
          }
        },
        "main_ram.0.5": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2679, 2680, 2681, 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694 ],
            "RE": [ "1" ],
            "WADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 1954 ],
            "WDATA": [ "0", "0", "0", 1305, "0", "0", "0", "0", "0", "0", "0", 1918, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "main_ram.0.5_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1305 ],
            "Q": [ 2695 ]
          }
        },
        "main_ram.0.5_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2695 ],
            "I1": [ 1674 ],
            "I2": [ 2670 ],
            "I3": [ 2682 ],
            "O": [ 2696 ]
          }
        },
        "main_ram.0.5_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2697 ],
            "I2": [ 1684 ],
            "I3": [ 2696 ],
            "O": [ 2698 ]
          }
        },
        "main_ram.0.5_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1480 ],
            "I1": [ 1301 ],
            "I2": [ 1868 ],
            "I3": [ 2698 ],
            "O": [ 2699 ]
          }
        },
        "main_ram.0.5_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1969 ],
            "I1": [ 893 ],
            "I2": [ 2699 ],
            "I3": [ 894 ],
            "O": [ 876 ]
          }
        },
        "main_ram.0.5_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 955 ],
            "I2": [ 887 ],
            "I3": [ 876 ],
            "O": [ 489 ]
          }
        },
        "main_ram.0.5_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1918 ],
            "Q": [ 2700 ]
          }
        },
        "main_ram.0.5_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2700 ],
            "I1": [ 1674 ],
            "I2": [ 2670 ],
            "I3": [ 2690 ],
            "O": [ 2701 ]
          }
        },
        "main_ram.0.5_RDATA_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2702 ],
            "I1": [ 1684 ],
            "I2": [ 2701 ],
            "I3": [ 894 ],
            "O": [ 2703 ]
          }
        },
        "main_ram.0.5_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1968 ],
            "I1": [ 2704 ],
            "I2": [ 893 ],
            "I3": [ 2703 ],
            "O": [ 875 ]
          }
        },
        "main_ram.0.5_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1980 ],
            "I1": [ 893 ],
            "I2": [ 2540 ],
            "I3": [ 894 ],
            "O": [ 886 ]
          }
        },
        "main_ram.0.5_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1486 ],
            "I2": [ 1308 ],
            "I3": [ 1868 ],
            "O": [ 2704 ]
          }
        },
        "main_ram.0.6": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720 ],
            "RE": [ "1" ],
            "WADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 1954 ],
            "WDATA": [ "0", "0", "0", 1316, "0", "0", "0", "0", "0", "0", "0", 1913, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "main_ram.0.6_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1316 ],
            "Q": [ 2721 ]
          }
        },
        "main_ram.0.6_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2721 ],
            "I1": [ 1674 ],
            "I2": [ 2670 ],
            "I3": [ 2708 ],
            "O": [ 2722 ]
          }
        },
        "main_ram.0.6_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2723 ],
            "I2": [ 1684 ],
            "I3": [ 2722 ],
            "O": [ 2724 ]
          }
        },
        "main_ram.0.6_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1492 ],
            "I1": [ 1312 ],
            "I2": [ 1868 ],
            "I3": [ 2724 ],
            "O": [ 2562 ]
          }
        },
        "main_ram.0.6_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1913 ],
            "Q": [ 2725 ]
          }
        },
        "main_ram.0.6_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2725 ],
            "I1": [ 1674 ],
            "I2": [ 2670 ],
            "I3": [ 2716 ],
            "O": [ 2726 ]
          }
        },
        "main_ram.0.6_RDATA_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2727 ],
            "I1": [ 1684 ],
            "I2": [ 2726 ],
            "I3": [ 894 ],
            "O": [ 2728 ]
          }
        },
        "main_ram.0.6_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1965 ],
            "I1": [ 2729 ],
            "I2": [ 893 ],
            "I3": [ 2728 ],
            "O": [ 872 ]
          }
        },
        "main_ram.0.6_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1967 ],
            "I1": [ 893 ],
            "I2": [ 2567 ],
            "I3": [ 894 ],
            "O": [ 874 ]
          }
        },
        "main_ram.0.6_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1318 ],
            "I2": [ 1498 ],
            "I3": [ 1868 ],
            "O": [ 2729 ]
          }
        },
        "main_ram.0.7": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2730, 2731, 2732, 2733, 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745 ],
            "RE": [ "1" ],
            "WADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 1954 ],
            "WDATA": [ "0", "0", "0", 1326, "0", "0", "0", "0", "0", "0", "0", 1910, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "main_ram.0.7_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1326 ],
            "Q": [ 2746 ]
          }
        },
        "main_ram.0.7_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2746 ],
            "I1": [ 1674 ],
            "I2": [ 2670 ],
            "I3": [ 2733 ],
            "O": [ 2747 ]
          }
        },
        "main_ram.0.7_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2748 ],
            "I2": [ 1684 ],
            "I3": [ 2747 ],
            "O": [ 2749 ]
          }
        },
        "main_ram.0.7_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1504 ],
            "I2": [ 1868 ],
            "I3": [ 2749 ],
            "O": [ 2589 ]
          }
        },
        "main_ram.0.7_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1910 ],
            "Q": [ 2750 ]
          }
        },
        "main_ram.0.7_RDATA_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1954 ],
            "Q": [ 2670 ]
          }
        },
        "main_ram.0.7_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2750 ],
            "I1": [ 1674 ],
            "I2": [ 2670 ],
            "I3": [ 2741 ],
            "O": [ 2751 ]
          }
        },
        "main_ram.0.7_RDATA_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1328 ],
            "I1": [ 1510 ],
            "I2": [ 1868 ],
            "I3": [ 2751 ],
            "O": [ 896 ]
          }
        },
        "main_ram.0.8": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2765, 2766, 2767 ],
            "RE": [ "1" ],
            "WADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 1953 ],
            "WDATA": [ "0", "0", "0", 1908, "0", "0", "0", "0", "0", "0", "0", 1906, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "main_ram.0.8_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1908 ],
            "Q": [ 2768 ]
          }
        },
        "main_ram.0.8_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2768 ],
            "I1": [ 1674 ],
            "I2": [ 2455 ],
            "I3": [ 2755 ],
            "O": [ 2769 ]
          }
        },
        "main_ram.0.8_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2770 ],
            "I2": [ 1684 ],
            "I3": [ 2769 ],
            "O": [ 2771 ]
          }
        },
        "main_ram.0.8_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1516 ],
            "I1": [ 1332 ],
            "I2": [ 1868 ],
            "I3": [ 2771 ],
            "O": [ 2772 ]
          }
        },
        "main_ram.0.8_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1963 ],
            "I1": [ 893 ],
            "I2": [ 2772 ],
            "I3": [ 894 ],
            "O": [ 870 ]
          }
        },
        "main_ram.0.8_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1906 ],
            "Q": [ 2773 ]
          }
        },
        "main_ram.0.8_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2773 ],
            "I1": [ 1674 ],
            "I2": [ 2455 ],
            "I3": [ 2763 ],
            "O": [ 2774 ]
          }
        },
        "main_ram.0.8_RDATA_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2775 ],
            "I2": [ 1684 ],
            "I3": [ 2774 ],
            "O": [ 2776 ]
          }
        },
        "main_ram.0.8_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1336 ],
            "I1": [ 1522 ],
            "I2": [ 1868 ],
            "I3": [ 2776 ],
            "O": [ 2418 ]
          }
        },
        "main_ram.0.9": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "11",
            "WRITE_MODE": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "RCLK": [ 2 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792 ],
            "RE": [ "1" ],
            "WADDR": [ 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1712, 1709, 1710 ],
            "WCLK": [ 2 ],
            "WCLKE": [ 1953 ],
            "WDATA": [ "0", "0", "0", 1344, "0", "0", "0", "0", "0", "0", "0", 1903, "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "main_ram.0.9_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1344 ],
            "Q": [ 2793 ]
          }
        },
        "main_ram.0.9_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2793 ],
            "I1": [ 1674 ],
            "I2": [ 2455 ],
            "I3": [ 2780 ],
            "O": [ 2794 ]
          }
        },
        "main_ram.0.9_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2795 ],
            "I2": [ 1684 ],
            "I3": [ 2794 ],
            "O": [ 2796 ]
          }
        },
        "main_ram.0.9_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1528 ],
            "I1": [ 1340 ],
            "I2": [ 1868 ],
            "I3": [ 2796 ],
            "O": [ 2797 ]
          }
        },
        "main_ram.0.9_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1961 ],
            "I1": [ 893 ],
            "I2": [ 2797 ],
            "I3": [ 894 ],
            "O": [ 866 ]
          }
        },
        "main_ram.0.9_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1903 ],
            "Q": [ 2798 ]
          }
        },
        "main_ram.0.9_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2798 ],
            "I1": [ 1674 ],
            "I2": [ 2455 ],
            "I3": [ 2788 ],
            "O": [ 2799 ]
          }
        },
        "main_ram.0.9_RDATA_SB_LUT4_I0_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2800 ],
            "I2": [ 1684 ],
            "I3": [ 2799 ],
            "O": [ 2801 ]
          }
        },
        "main_ram.0.9_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1346 ],
            "I1": [ 1534 ],
            "I2": [ 1868 ],
            "I3": [ 2801 ],
            "O": [ 2802 ]
          }
        },
        "main_ram.0.9_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1960 ],
            "I1": [ 893 ],
            "I2": [ 2802 ],
            "I3": [ 894 ],
            "O": [ 864 ]
          }
        },
        "main_timer0_en_storage_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1718 ],
            "E": [ 1283 ],
            "Q": [ 2803 ]
          }
        },
        "main_timer0_enable_storage_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1718 ],
            "E": [ 1285 ],
            "Q": [ 2804 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2180 ],
            "E": [ 1288 ],
            "Q": [ 1619 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2181 ],
            "E": [ 1288 ],
            "Q": [ 1613 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2805 ],
            "E": [ 1288 ],
            "Q": [ 1556 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1364 ],
            "I3": [ 1306 ],
            "O": [ 2805 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2806 ],
            "E": [ 1288 ],
            "Q": [ 1549 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1358 ],
            "I3": [ 1306 ],
            "O": [ 2806 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2194 ],
            "E": [ 1288 ],
            "Q": [ 1537 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1903 ],
            "I3": [ 1306 ],
            "O": [ 2194 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2807 ],
            "E": [ 1288 ],
            "Q": [ 1532 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1344 ],
            "I3": [ 1306 ],
            "O": [ 2807 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2195 ],
            "E": [ 1288 ],
            "Q": [ 1526 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1906 ],
            "I3": [ 1306 ],
            "O": [ 2195 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2182 ],
            "E": [ 1288 ],
            "Q": [ 1520 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1908 ],
            "I3": [ 1306 ],
            "O": [ 2182 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2183 ],
            "E": [ 1288 ],
            "Q": [ 1513 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1910 ],
            "I3": [ 1306 ],
            "O": [ 2183 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2808 ],
            "E": [ 1288 ],
            "Q": [ 1508 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1326 ],
            "I3": [ 1306 ],
            "O": [ 2808 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2184 ],
            "E": [ 1288 ],
            "Q": [ 1502 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1913 ],
            "I3": [ 1306 ],
            "O": [ 2184 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2809 ],
            "E": [ 1288 ],
            "Q": [ 1495 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1316 ],
            "I3": [ 1306 ],
            "O": [ 2809 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1899 ],
            "I3": [ 1306 ],
            "O": [ 2181 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2188 ],
            "E": [ 1288 ],
            "Q": [ 1601 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2185 ],
            "E": [ 1288 ],
            "Q": [ 1489 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1918 ],
            "I3": [ 1306 ],
            "O": [ 2185 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2810 ],
            "E": [ 1288 ],
            "Q": [ 1483 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1305 ],
            "I3": [ 1306 ],
            "O": [ 2810 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2811 ],
            "E": [ 1288 ],
            "Q": [ 1659 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1448 ],
            "I3": [ 1306 ],
            "O": [ 2811 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2186 ],
            "E": [ 1288 ],
            "Q": [ 1653 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1922 ],
            "I3": [ 1306 ],
            "O": [ 2186 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2187 ],
            "E": [ 1288 ],
            "Q": [ 1647 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2812 ],
            "E": [ 1288 ],
            "Q": [ 1641 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1434 ],
            "I3": [ 1306 ],
            "O": [ 2812 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2813 ],
            "E": [ 1288 ],
            "Q": [ 1636 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1428 ],
            "I3": [ 1306 ],
            "O": [ 2813 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2814 ],
            "E": [ 1288 ],
            "Q": [ 1630 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1422 ],
            "I3": [ 1306 ],
            "O": [ 2814 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2815 ],
            "E": [ 1288 ],
            "Q": [ 1623 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1416 ],
            "I3": [ 1306 ],
            "O": [ 2815 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1714 ],
            "E": [ 1288 ],
            "Q": [ 1606 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1916 ],
            "I3": [ 1306 ],
            "O": [ 2188 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2816 ],
            "E": [ 1288 ],
            "Q": [ 1595 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1716 ],
            "E": [ 1288 ],
            "Q": [ 1542 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1718 ],
            "E": [ 1288 ],
            "Q": [ 2817 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1396 ],
            "I3": [ 1306 ],
            "O": [ 2816 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2189 ],
            "E": [ 1288 ],
            "Q": [ 1590 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1926 ],
            "I3": [ 1306 ],
            "O": [ 2189 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2190 ],
            "E": [ 1288 ],
            "Q": [ 1583 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1928 ],
            "I3": [ 1306 ],
            "O": [ 2190 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2818 ],
            "E": [ 1288 ],
            "Q": [ 1577 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1382 ],
            "I3": [ 1306 ],
            "O": [ 2818 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2191 ],
            "E": [ 1288 ],
            "Q": [ 1572 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1931 ],
            "I3": [ 1306 ],
            "O": [ 2191 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2192 ],
            "E": [ 1288 ],
            "Q": [ 1566 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1933 ],
            "I3": [ 1306 ],
            "O": [ 2192 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2193 ],
            "E": [ 1288 ],
            "Q": [ 2819 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1935 ],
            "I3": [ 1306 ],
            "O": [ 2193 ]
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1897 ],
            "I3": [ 1306 ],
            "O": [ 2180 ]
          }
        },
        "main_timer0_pending_r_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1718 ],
            "E": [ 1287 ],
            "Q": [ 2820 ]
          }
        },
        "main_timer0_pending_r_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2821 ],
            "I2": [ 2820 ],
            "I3": [ 2822 ],
            "O": [ 2823 ]
          }
        },
        "main_timer0_pending_re_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1287 ],
            "Q": [ 2821 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2180 ],
            "E": [ 1289 ],
            "Q": [ 1617 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2181 ],
            "E": [ 1289 ],
            "Q": [ 1611 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2805 ],
            "E": [ 1289 ],
            "Q": [ 1553 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2806 ],
            "E": [ 1289 ],
            "Q": [ 1547 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2194 ],
            "E": [ 1289 ],
            "Q": [ 1535 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2807 ],
            "E": [ 1289 ],
            "Q": [ 1529 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2195 ],
            "E": [ 1289 ],
            "Q": [ 1523 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2182 ],
            "E": [ 1289 ],
            "Q": [ 1517 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2183 ],
            "E": [ 1289 ],
            "Q": [ 1511 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2808 ],
            "E": [ 1289 ],
            "Q": [ 1505 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2184 ],
            "E": [ 1289 ],
            "Q": [ 1499 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2809 ],
            "E": [ 1289 ],
            "Q": [ 1493 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2188 ],
            "E": [ 1289 ],
            "Q": [ 1599 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2185 ],
            "E": [ 1289 ],
            "Q": [ 1487 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2810 ],
            "E": [ 1289 ],
            "Q": [ 1481 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2811 ],
            "E": [ 1289 ],
            "Q": [ 1657 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2186 ],
            "E": [ 1289 ],
            "Q": [ 1651 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2187 ],
            "E": [ 1289 ],
            "Q": [ 1645 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2812 ],
            "E": [ 1289 ],
            "Q": [ 1639 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2813 ],
            "E": [ 1289 ],
            "Q": [ 1633 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2814 ],
            "E": [ 1289 ],
            "Q": [ 1627 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2815 ],
            "E": [ 1289 ],
            "Q": [ 1621 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1714 ],
            "E": [ 1289 ],
            "Q": [ 1603 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2816 ],
            "E": [ 1289 ],
            "Q": [ 1593 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1716 ],
            "E": [ 1289 ],
            "Q": [ 1539 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1718 ],
            "E": [ 1289 ],
            "Q": [ 2824 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2189 ],
            "E": [ 1289 ],
            "Q": [ 1587 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2190 ],
            "E": [ 1289 ],
            "Q": [ 1581 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2818 ],
            "E": [ 1289 ],
            "Q": [ 1575 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2191 ],
            "E": [ 1289 ],
            "Q": [ 1569 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2192 ],
            "E": [ 1289 ],
            "Q": [ 1563 ]
          }
        },
        "main_timer0_reload_storage_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2193 ],
            "E": [ 1289 ],
            "Q": [ 1559 ]
          }
        },
        "main_timer0_update_value_re_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1291 ],
            "Q": [ 2825 ]
          }
        },
        "main_timer0_update_value_storage_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1718 ],
            "E": [ 1291 ],
            "Q": [ 2826 ]
          }
        },
        "main_timer0_update_value_storage_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2826 ],
            "I1": [ 1290 ],
            "I2": [ 2827 ],
            "I3": [ 2828 ],
            "O": [ 1474 ]
          }
        },
        "main_timer0_value_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2829 ],
            "Q": [ 2830 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2831 ],
            "Q": [ 2832 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2833 ],
            "Q": [ 2834 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1556 ],
            "I2": [ 2803 ],
            "I3": [ 2835 ],
            "O": [ 2833 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1553 ],
            "I2": [ 2836 ],
            "I3": [ 2837 ],
            "O": [ 2835 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2834 ],
            "I2": [ "1" ],
            "I3": [ 2838 ],
            "O": [ 2837 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2839 ],
            "CO": [ 2838 ],
            "I0": [ 2840 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2841 ],
            "Q": [ 2840 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1549 ],
            "I2": [ 2803 ],
            "I3": [ 2842 ],
            "O": [ 2841 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1547 ],
            "I2": [ 2836 ],
            "I3": [ 2843 ],
            "O": [ 2842 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2840 ],
            "I2": [ "1" ],
            "I3": [ 2839 ],
            "O": [ 2843 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2844 ],
            "CO": [ 2839 ],
            "I0": [ 2845 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2846 ],
            "Q": [ 2845 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1537 ],
            "I2": [ 2803 ],
            "I3": [ 2847 ],
            "O": [ 2846 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1535 ],
            "I2": [ 2836 ],
            "I3": [ 2848 ],
            "O": [ 2847 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2845 ],
            "I2": [ "1" ],
            "I3": [ 2844 ],
            "O": [ 2848 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2849 ],
            "CO": [ 2844 ],
            "I0": [ 2850 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2851 ],
            "Q": [ 2850 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1532 ],
            "I2": [ 2803 ],
            "I3": [ 2852 ],
            "O": [ 2851 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1529 ],
            "I2": [ 2836 ],
            "I3": [ 2853 ],
            "O": [ 2852 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2850 ],
            "I2": [ "1" ],
            "I3": [ 2849 ],
            "O": [ 2853 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2854 ],
            "CO": [ 2849 ],
            "I0": [ 2855 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2856 ],
            "Q": [ 2855 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1526 ],
            "I2": [ 2803 ],
            "I3": [ 2857 ],
            "O": [ 2856 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1523 ],
            "I2": [ 2836 ],
            "I3": [ 2858 ],
            "O": [ 2857 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2855 ],
            "I2": [ "1" ],
            "I3": [ 2854 ],
            "O": [ 2858 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2859 ],
            "CO": [ 2854 ],
            "I0": [ 2860 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2861 ],
            "Q": [ 2860 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1520 ],
            "I2": [ 2803 ],
            "I3": [ 2862 ],
            "O": [ 2861 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1517 ],
            "I2": [ 2863 ],
            "I3": [ 2836 ],
            "O": [ 2862 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2860 ],
            "I2": [ "1" ],
            "I3": [ 2859 ],
            "O": [ 2863 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2864 ],
            "CO": [ 2859 ],
            "I0": [ 2865 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2866 ],
            "Q": [ 2865 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1513 ],
            "I2": [ 2803 ],
            "I3": [ 2867 ],
            "O": [ 2866 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1511 ],
            "I2": [ 2868 ],
            "I3": [ 2836 ],
            "O": [ 2867 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2865 ],
            "I2": [ "1" ],
            "I3": [ 2864 ],
            "O": [ 2868 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2869 ],
            "CO": [ 2864 ],
            "I0": [ 2870 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2871 ],
            "Q": [ 2870 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1508 ],
            "I2": [ 2803 ],
            "I3": [ 2872 ],
            "O": [ 2871 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1505 ],
            "I2": [ 2873 ],
            "I3": [ 2836 ],
            "O": [ 2872 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2870 ],
            "I2": [ "1" ],
            "I3": [ 2869 ],
            "O": [ 2873 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2874 ],
            "CO": [ 2869 ],
            "I0": [ 2875 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2876 ],
            "Q": [ 2875 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1502 ],
            "I2": [ 2803 ],
            "I3": [ 2877 ],
            "O": [ 2876 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1499 ],
            "I2": [ 2878 ],
            "I3": [ 2836 ],
            "O": [ 2877 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2875 ],
            "I2": [ "1" ],
            "I3": [ 2874 ],
            "O": [ 2878 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2879 ],
            "CO": [ 2874 ],
            "I0": [ 2880 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2881 ],
            "Q": [ 2880 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1495 ],
            "I2": [ 2803 ],
            "I3": [ 2882 ],
            "O": [ 2881 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1493 ],
            "I2": [ 2883 ],
            "I3": [ 2836 ],
            "O": [ 2882 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2880 ],
            "I2": [ "1" ],
            "I3": [ 2879 ],
            "O": [ 2883 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2884 ],
            "CO": [ 2879 ],
            "I0": [ 2885 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1613 ],
            "I2": [ 2803 ],
            "I3": [ 2886 ],
            "O": [ 2831 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1611 ],
            "I2": [ 2836 ],
            "I3": [ 2887 ],
            "O": [ 2886 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2832 ],
            "I2": [ "1" ],
            "I3": [ 2888 ],
            "O": [ 2887 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2889 ],
            "Q": [ 2890 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2891 ],
            "Q": [ 2885 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1489 ],
            "I2": [ 2803 ],
            "I3": [ 2892 ],
            "O": [ 2891 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1487 ],
            "I2": [ 2893 ],
            "I3": [ 2836 ],
            "O": [ 2892 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2885 ],
            "I2": [ "1" ],
            "I3": [ 2884 ],
            "O": [ 2893 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2894 ],
            "CO": [ 2884 ],
            "I0": [ 2895 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2896 ],
            "Q": [ 2895 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1483 ],
            "I2": [ 2803 ],
            "I3": [ 2897 ],
            "O": [ 2896 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1481 ],
            "I2": [ 2898 ],
            "I3": [ 2836 ],
            "O": [ 2897 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2895 ],
            "I2": [ "1" ],
            "I3": [ 2894 ],
            "O": [ 2898 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2899 ],
            "CO": [ 2894 ],
            "I0": [ 2900 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2901 ],
            "Q": [ 2900 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1659 ],
            "I2": [ 2803 ],
            "I3": [ 2902 ],
            "O": [ 2901 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1657 ],
            "I2": [ 2903 ],
            "I3": [ 2836 ],
            "O": [ 2902 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2900 ],
            "I2": [ "1" ],
            "I3": [ 2899 ],
            "O": [ 2903 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2904 ],
            "CO": [ 2899 ],
            "I0": [ 2905 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2906 ],
            "Q": [ 2905 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1653 ],
            "I2": [ 2803 ],
            "I3": [ 2907 ],
            "O": [ 2906 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1651 ],
            "I2": [ 2908 ],
            "I3": [ 2836 ],
            "O": [ 2907 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2905 ],
            "I2": [ "1" ],
            "I3": [ 2904 ],
            "O": [ 2908 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2909 ],
            "CO": [ 2904 ],
            "I0": [ 2910 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2911 ],
            "Q": [ 2910 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1647 ],
            "I2": [ 2803 ],
            "I3": [ 2912 ],
            "O": [ 2911 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1645 ],
            "I2": [ 2913 ],
            "I3": [ 2836 ],
            "O": [ 2912 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2910 ],
            "I2": [ "1" ],
            "I3": [ 2909 ],
            "O": [ 2913 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2914 ],
            "CO": [ 2909 ],
            "I0": [ 2915 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2916 ],
            "Q": [ 2915 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1641 ],
            "I2": [ 2803 ],
            "I3": [ 2917 ],
            "O": [ 2916 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1639 ],
            "I2": [ 2918 ],
            "I3": [ 2836 ],
            "O": [ 2917 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2915 ],
            "I2": [ "1" ],
            "I3": [ 2914 ],
            "O": [ 2918 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2919 ],
            "CO": [ 2914 ],
            "I0": [ 2920 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2921 ],
            "Q": [ 2920 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1636 ],
            "I2": [ 2803 ],
            "I3": [ 2922 ],
            "O": [ 2921 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1633 ],
            "I2": [ 2923 ],
            "I3": [ 2836 ],
            "O": [ 2922 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2920 ],
            "I2": [ "1" ],
            "I3": [ 2919 ],
            "O": [ 2923 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2924 ],
            "CO": [ 2919 ],
            "I0": [ 2925 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2926 ],
            "Q": [ 2925 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1630 ],
            "I2": [ 2803 ],
            "I3": [ 2927 ],
            "O": [ 2926 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1627 ],
            "I2": [ 2928 ],
            "I3": [ 2836 ],
            "O": [ 2927 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2925 ],
            "I2": [ "1" ],
            "I3": [ 2924 ],
            "O": [ 2928 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2929 ],
            "CO": [ 2924 ],
            "I0": [ 2930 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2931 ],
            "Q": [ 2930 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1623 ],
            "I2": [ 2803 ],
            "I3": [ 2932 ],
            "O": [ 2931 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1621 ],
            "I2": [ 2933 ],
            "I3": [ 2836 ],
            "O": [ 2932 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2930 ],
            "I2": [ "1" ],
            "I3": [ 2929 ],
            "O": [ 2933 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2934 ],
            "CO": [ 2929 ],
            "I0": [ 2935 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2936 ],
            "Q": [ 2935 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1606 ],
            "I2": [ 2803 ],
            "I3": [ 2937 ],
            "O": [ 2936 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1603 ],
            "I2": [ 2938 ],
            "I3": [ 2836 ],
            "O": [ 2937 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2935 ],
            "I2": [ "1" ],
            "I3": [ 2934 ],
            "O": [ 2938 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2939 ],
            "CO": [ 2934 ],
            "I0": [ 2940 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1601 ],
            "I2": [ 2803 ],
            "I3": [ 2941 ],
            "O": [ 2889 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1599 ],
            "I2": [ 2836 ],
            "I3": [ 2942 ],
            "O": [ 2941 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2890 ],
            "I2": [ "1" ],
            "I3": [ 2943 ],
            "O": [ 2942 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2944 ],
            "CO": [ 2943 ],
            "I0": [ 2945 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2946 ],
            "Q": [ 2945 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2947 ],
            "Q": [ 2940 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1542 ],
            "I2": [ 2803 ],
            "I3": [ 2948 ],
            "O": [ 2947 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1539 ],
            "I2": [ 2949 ],
            "I3": [ 2836 ],
            "O": [ 2948 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2940 ],
            "I2": [ "1" ],
            "I3": [ 2939 ],
            "O": [ 2949 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2950 ],
            "Q": [ 2939 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2817 ],
            "I2": [ 2803 ],
            "I3": [ 2951 ],
            "O": [ 2950 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_31_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2824 ],
            "I2": [ 2939 ],
            "I3": [ 2836 ],
            "O": [ 2951 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1595 ],
            "I2": [ 2803 ],
            "I3": [ 2952 ],
            "O": [ 2946 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1593 ],
            "I2": [ 2836 ],
            "I3": [ 2953 ],
            "O": [ 2952 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2945 ],
            "I2": [ "1" ],
            "I3": [ 2944 ],
            "O": [ 2953 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2954 ],
            "CO": [ 2944 ],
            "I0": [ 2955 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2956 ],
            "Q": [ 2955 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1590 ],
            "I2": [ 2803 ],
            "I3": [ 2957 ],
            "O": [ 2956 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1587 ],
            "I2": [ 2836 ],
            "I3": [ 2958 ],
            "O": [ 2957 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2955 ],
            "I2": [ "1" ],
            "I3": [ 2954 ],
            "O": [ 2958 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2959 ],
            "CO": [ 2954 ],
            "I0": [ 2960 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2961 ],
            "Q": [ 2960 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1583 ],
            "I2": [ 2803 ],
            "I3": [ 2962 ],
            "O": [ 2961 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1581 ],
            "I2": [ 2836 ],
            "I3": [ 2963 ],
            "O": [ 2962 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2960 ],
            "I2": [ "1" ],
            "I3": [ 2959 ],
            "O": [ 2963 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2964 ],
            "CO": [ 2959 ],
            "I0": [ 2965 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2966 ],
            "Q": [ 2965 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1577 ],
            "I2": [ 2803 ],
            "I3": [ 2967 ],
            "O": [ 2966 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1575 ],
            "I2": [ 2836 ],
            "I3": [ 2968 ],
            "O": [ 2967 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2965 ],
            "I2": [ "1" ],
            "I3": [ 2964 ],
            "O": [ 2968 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2969 ],
            "CO": [ 2964 ],
            "I0": [ 2970 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2971 ],
            "Q": [ 2970 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1572 ],
            "I2": [ 2803 ],
            "I3": [ 2972 ],
            "O": [ 2971 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1569 ],
            "I2": [ 2836 ],
            "I3": [ 2973 ],
            "O": [ 2972 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2970 ],
            "I2": [ "1" ],
            "I3": [ 2969 ],
            "O": [ 2973 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2974 ],
            "CO": [ 2969 ],
            "I0": [ 2975 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2976 ],
            "Q": [ 2975 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1566 ],
            "I2": [ 2803 ],
            "I3": [ 2977 ],
            "O": [ 2976 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1563 ],
            "I2": [ 2836 ],
            "I3": [ 2978 ],
            "O": [ 2977 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2975 ],
            "I2": [ "1" ],
            "I3": [ 2974 ],
            "O": [ 2978 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2979 ],
            "CO": [ 2974 ],
            "I0": [ 2980 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2981 ],
            "Q": [ 2980 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2819 ],
            "I2": [ 2803 ],
            "I3": [ 2982 ],
            "O": [ 2981 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1559 ],
            "I2": [ 2836 ],
            "I3": [ 2983 ],
            "O": [ 2982 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2980 ],
            "I2": [ "1" ],
            "I3": [ 2979 ],
            "O": [ 2983 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2838 ],
            "CO": [ 2979 ],
            "I0": [ 2834 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1619 ],
            "I2": [ 2803 ],
            "I3": [ 2984 ],
            "O": [ 2829 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001101011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1617 ],
            "I1": [ 2830 ],
            "I2": [ 2836 ],
            "I3": [ 2985 ],
            "O": [ 2984 ]
          }
        },
        "main_timer0_value_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2888 ],
            "CO": [ 2985 ],
            "I0": [ 2832 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2943 ],
            "CO": [ 2888 ],
            "I0": [ 2890 ],
            "I1": [ "1" ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2830 ],
            "E": [ 2825 ],
            "Q": [ 1620 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2832 ],
            "E": [ 2825 ],
            "Q": [ 1614 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2834 ],
            "E": [ 2825 ],
            "Q": [ 1555 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2840 ],
            "E": [ 2825 ],
            "Q": [ 1550 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2845 ],
            "E": [ 2825 ],
            "Q": [ 1538 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2850 ],
            "E": [ 2825 ],
            "Q": [ 1531 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2855 ],
            "E": [ 2825 ],
            "Q": [ 1525 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2860 ],
            "E": [ 2825 ],
            "Q": [ 1519 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2865 ],
            "E": [ 2825 ],
            "Q": [ 1514 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2870 ],
            "E": [ 2825 ],
            "Q": [ 1507 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2875 ],
            "E": [ 2825 ],
            "Q": [ 1501 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2880 ],
            "E": [ 2825 ],
            "Q": [ 1496 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2890 ],
            "E": [ 2825 ],
            "Q": [ 1602 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2885 ],
            "E": [ 2825 ],
            "Q": [ 1490 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2895 ],
            "E": [ 2825 ],
            "Q": [ 1484 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2900 ],
            "E": [ 2825 ],
            "Q": [ 1660 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2905 ],
            "E": [ 2825 ],
            "Q": [ 1654 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2910 ],
            "E": [ 2825 ],
            "Q": [ 1648 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2915 ],
            "E": [ 2825 ],
            "Q": [ 1642 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2920 ],
            "E": [ 2825 ],
            "Q": [ 1635 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2925 ],
            "E": [ 2825 ],
            "Q": [ 1629 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2930 ],
            "E": [ 2825 ],
            "Q": [ 1624 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2935 ],
            "E": [ 2825 ],
            "Q": [ 1605 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2945 ],
            "E": [ 2825 ],
            "Q": [ 1596 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2940 ],
            "E": [ 2825 ],
            "Q": [ 1541 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2939 ],
            "E": [ 2825 ],
            "Q": [ 2986 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2955 ],
            "E": [ 2825 ],
            "Q": [ 1589 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2960 ],
            "E": [ 2825 ],
            "Q": [ 1584 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2965 ],
            "E": [ 2825 ],
            "Q": [ 1578 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2970 ],
            "E": [ 2825 ],
            "Q": [ 1571 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2975 ],
            "E": [ 2825 ],
            "Q": [ 1565 ]
          }
        },
        "main_timer0_value_status_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2980 ],
            "E": [ 2825 ],
            "Q": [ 2987 ]
          }
        },
        "main_timer0_zero_pending_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ "0" ],
            "E": [ 2823 ],
            "Q": [ 2988 ],
            "S": [ 2822 ]
          }
        },
        "main_timer0_zero_pending_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2804 ],
            "I1": [ 2988 ],
            "I2": [ 1286 ],
            "I3": [ 1284 ],
            "O": [ 2989 ]
          }
        },
        "main_timer0_zero_pending_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2824 ],
            "I1": [ 1265 ],
            "I2": [ 2989 ],
            "I3": [ 2990 ],
            "O": [ 2828 ]
          }
        },
        "main_timer0_zero_pending_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2803 ],
            "I1": [ 2836 ],
            "I2": [ 1281 ],
            "I3": [ 1275 ],
            "O": [ 2827 ]
          }
        },
        "main_timer0_zero_pending_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1259 ],
            "I2": [ 1260 ],
            "I3": [ 1269 ],
            "O": [ 1290 ]
          }
        },
        "main_timer0_zero_pending_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2986 ],
            "I1": [ 2817 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 2990 ]
          }
        },
        "main_timer0_zero_trigger_d_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2836 ],
            "Q": [ 2991 ]
          }
        },
        "main_timer0_zero_trigger_d_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2895 ],
            "I1": [ 2900 ],
            "I2": [ 2992 ],
            "I3": [ 2993 ],
            "O": [ 2836 ]
          }
        },
        "main_timer0_zero_trigger_d_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2994 ],
            "I2": [ 2995 ],
            "I3": [ 2996 ],
            "O": [ 2992 ]
          }
        },
        "main_timer0_zero_trigger_d_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2960 ],
            "I1": [ 2965 ],
            "I2": [ 2997 ],
            "I3": [ 2998 ],
            "O": [ 2993 ]
          }
        },
        "main_timer0_zero_trigger_d_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2955 ],
            "I1": [ 2970 ],
            "I2": [ 2845 ],
            "I3": [ 2999 ],
            "O": [ 2997 ]
          }
        },
        "main_timer0_zero_trigger_d_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2850 ],
            "I1": [ 2855 ],
            "I2": [ 2860 ],
            "I3": [ 3000 ],
            "O": [ 2998 ]
          }
        },
        "main_timer0_zero_trigger_d_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2975 ],
            "I1": [ 2980 ],
            "I2": [ 2834 ],
            "I3": [ 2840 ],
            "O": [ 3000 ]
          }
        },
        "main_timer0_zero_trigger_d_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2830 ],
            "I1": [ 2832 ],
            "I2": [ 2890 ],
            "I3": [ 2945 ],
            "O": [ 2999 ]
          }
        },
        "main_timer0_zero_trigger_d_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2930 ],
            "I1": [ 2935 ],
            "I2": [ 2940 ],
            "I3": [ 2939 ],
            "O": [ 2994 ]
          }
        },
        "main_timer0_zero_trigger_d_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2910 ],
            "I1": [ 2915 ],
            "I2": [ 2920 ],
            "I3": [ 2925 ],
            "O": [ 2995 ]
          }
        },
        "main_timer0_zero_trigger_d_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2885 ],
            "I2": [ 2905 ],
            "I3": [ 3001 ],
            "O": [ 2996 ]
          }
        },
        "main_timer0_zero_trigger_d_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2865 ],
            "I1": [ 2870 ],
            "I2": [ 2875 ],
            "I3": [ 2880 ],
            "O": [ 3001 ]
          }
        },
        "main_timer0_zero_trigger_d_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2991 ],
            "I3": [ 2836 ],
            "O": [ 2822 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3002 ],
            "Q": [ 2412 ],
            "R": [ 1833 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3003 ],
            "Q": [ 2651 ],
            "R": [ 1833 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3004 ],
            "I2": [ 3005 ],
            "I3": [ 3006 ],
            "O": [ 3003 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1841 ],
            "I2": [ 3007 ],
            "I3": [ 3005 ],
            "O": [ 3008 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3009 ],
            "I2": [ 3010 ],
            "I3": [ 3011 ],
            "O": [ 3012 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1837 ],
            "I3": [ 1841 ],
            "O": [ 3013 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011111100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 1712 ],
            "I2": [ 1709 ],
            "I3": [ 1710 ],
            "O": [ 3007 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 1841 ],
            "I2": [ 3014 ],
            "I3": [ 3015 ],
            "O": [ 3005 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3016 ],
            "Q": [ 2702 ],
            "R": [ 1833 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3017 ],
            "I1": [ 3018 ],
            "I2": [ 3019 ],
            "I3": [ 3020 ],
            "O": [ 3016 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 1841 ],
            "I2": [ 3018 ],
            "I3": [ 3010 ],
            "O": [ 3021 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 1712 ],
            "I3": [ 1271 ],
            "O": [ 3018 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1711 ],
            "I3": [ 3022 ],
            "O": [ 3010 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3023 ],
            "Q": [ 2775 ],
            "R": [ 1833 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3024 ],
            "I2": [ 3025 ],
            "I3": [ 3026 ],
            "O": [ 3023 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1837 ],
            "I3": [ 1841 ],
            "O": [ 3024 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 2203 ],
            "I3": [ 3027 ],
            "O": [ 3025 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3028 ],
            "I1": [ 3029 ],
            "I2": [ 3030 ],
            "I3": [ 3031 ],
            "O": [ 3026 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 3032 ],
            "I2": [ 3033 ],
            "I3": [ 3034 ],
            "O": [ 3031 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010001000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1841 ],
            "I1": [ 1711 ],
            "I2": [ 1709 ],
            "I3": [ 3035 ],
            "O": [ 3032 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1841 ],
            "I2": [ 3036 ],
            "I3": [ 3037 ],
            "O": [ 3038 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1841 ],
            "I1": [ 1711 ],
            "I2": [ 2203 ],
            "I3": [ 3039 ],
            "O": [ 3034 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 1712 ],
            "I3": [ 2201 ],
            "O": [ 3027 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3040 ],
            "Q": [ 2800 ],
            "R": [ 1833 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3041 ],
            "I3": [ 3042 ],
            "O": [ 3040 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3013 ],
            "I1": [ 3043 ],
            "I2": [ 3044 ],
            "I3": [ 3020 ],
            "O": [ 3041 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 1841 ],
            "I2": [ 3027 ],
            "I3": [ 3045 ],
            "O": [ 3042 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3043 ],
            "I2": [ 1713 ],
            "I3": [ 1269 ],
            "O": [ 1279 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 1713 ],
            "I3": [ 1950 ],
            "O": [ 1476 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 1713 ],
            "I3": [ 1278 ],
            "O": [ 1456 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1687 ],
            "I1": [ 1688 ],
            "I2": [ 1833 ],
            "I3": [ 3024 ],
            "O": [ 1713 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1271 ],
            "I2": [ 1260 ],
            "I3": [ 1269 ],
            "O": [ 1254 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1841 ],
            "I3": [ 3043 ],
            "O": [ 3046 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 1712 ],
            "I2": [ 1259 ],
            "I3": [ 3047 ],
            "O": [ 3048 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3049 ],
            "I2": [ 3004 ],
            "I3": [ 3015 ],
            "O": [ 3050 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 1712 ],
            "I3": [ 1271 ],
            "O": [ 3043 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 3013 ],
            "I2": [ 3029 ],
            "I3": [ 3051 ],
            "O": [ 3002 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1712 ],
            "I3": [ 3052 ],
            "O": [ 3029 ]
          }
        },
        "rom_dat0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3017 ],
            "I1": [ 3053 ],
            "I2": [ 3054 ],
            "I3": [ 3055 ],
            "O": [ 3051 ]
          }
        },
        "rom_dat0_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3056 ],
            "Q": [ 2586 ]
          }
        },
        "rom_dat0_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3057 ],
            "Q": [ 2565 ]
          }
        },
        "rom_dat0_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3058 ],
            "Q": [ 2795 ]
          }
        },
        "rom_dat0_SB_DFF_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101100011011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 2201 ],
            "I2": [ 3059 ],
            "I3": [ 3060 ],
            "O": [ 3058 ]
          }
        },
        "rom_dat0_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 3061 ],
            "I2": [ 3017 ],
            "I3": [ 3033 ],
            "O": [ 3059 ]
          }
        },
        "rom_dat0_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3013 ],
            "I1": [ 3062 ],
            "I2": [ 3063 ],
            "I3": [ 3064 ],
            "O": [ 3060 ]
          }
        },
        "rom_dat0_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1710 ],
            "I3": [ 3062 ],
            "O": [ 3044 ]
          }
        },
        "rom_dat0_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1710 ],
            "I3": [ 3062 ],
            "O": [ 3065 ]
          }
        },
        "rom_dat0_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1841 ],
            "I2": [ 3066 ],
            "I3": [ 3065 ],
            "O": [ 3067 ]
          }
        },
        "rom_dat0_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1841 ],
            "I1": [ 1711 ],
            "I2": [ 1712 ],
            "I3": [ 2201 ],
            "O": [ 3068 ]
          }
        },
        "rom_dat0_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1841 ],
            "I1": [ 1711 ],
            "I2": [ 3069 ],
            "I3": [ 3021 ],
            "O": [ 3070 ]
          }
        },
        "rom_dat0_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1711 ],
            "I3": [ 3039 ],
            "O": [ 3066 ]
          }
        },
        "rom_dat0_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3071 ],
            "I2": [ 3027 ],
            "I3": [ 3044 ],
            "O": [ 3072 ]
          }
        },
        "rom_dat0_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 1712 ],
            "I3": [ 3052 ],
            "O": [ 3071 ]
          }
        },
        "rom_dat0_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1711 ],
            "I3": [ 3073 ],
            "O": [ 3062 ]
          }
        },
        "rom_dat0_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3074 ],
            "Q": [ 2770 ]
          }
        },
        "rom_dat0_SB_DFF_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3017 ],
            "I1": [ 3075 ],
            "I2": [ 3076 ],
            "I3": [ 3077 ],
            "O": [ 3074 ]
          }
        },
        "rom_dat0_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3078 ],
            "Q": [ 2748 ]
          }
        },
        "rom_dat0_SB_DFF_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1833 ],
            "I2": [ 3079 ],
            "I3": [ 3080 ],
            "O": [ 3078 ]
          }
        },
        "rom_dat0_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 3068 ],
            "I2": [ 3067 ],
            "I3": [ 3070 ],
            "O": [ 3080 ]
          }
        },
        "rom_dat0_SB_DFF_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3069 ],
            "I3": [ 3039 ],
            "O": [ 3079 ]
          }
        },
        "rom_dat0_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3081 ],
            "Q": [ 2727 ]
          }
        },
        "rom_dat0_SB_DFF_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 1271 ],
            "I2": [ 3028 ],
            "I3": [ 3082 ],
            "O": [ 3081 ]
          }
        },
        "rom_dat0_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3021 ],
            "I2": [ 3083 ],
            "I3": [ 3084 ],
            "O": [ 3082 ]
          }
        },
        "rom_dat0_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3085 ],
            "Q": [ 2723 ]
          }
        },
        "rom_dat0_SB_DFF_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 3086 ],
            "I2": [ 3087 ],
            "I3": [ 3088 ],
            "O": [ 3085 ]
          }
        },
        "rom_dat0_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1833 ],
            "I2": [ 1709 ],
            "I3": [ 3086 ],
            "O": [ 3075 ]
          }
        },
        "rom_dat0_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 3089 ],
            "I3": [ 3090 ],
            "O": [ 3076 ]
          }
        },
        "rom_dat0_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 3013 ],
            "I2": [ 3091 ],
            "I3": [ 3092 ],
            "O": [ 3077 ]
          }
        },
        "rom_dat0_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111001111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 1712 ],
            "I2": [ 1709 ],
            "I3": [ 1710 ],
            "O": [ 3091 ]
          }
        },
        "rom_dat0_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 3093 ],
            "I2": [ 3046 ],
            "I3": [ 3065 ],
            "O": [ 3092 ]
          }
        },
        "rom_dat0_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 2203 ],
            "I3": [ 3029 ],
            "O": [ 3093 ]
          }
        },
        "rom_dat0_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1837 ],
            "I3": [ 1841 ],
            "O": [ 3017 ]
          }
        },
        "rom_dat0_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1712 ],
            "I3": [ 1710 ],
            "O": [ 3086 ]
          }
        },
        "rom_dat0_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3013 ],
            "I1": [ 3094 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3087 ]
          }
        },
        "rom_dat0_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 3097 ],
            "I2": [ 3098 ],
            "I3": [ 3099 ],
            "O": [ 3088 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3100 ],
            "Q": [ 2697 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1833 ],
            "I2": [ 3079 ],
            "I3": [ 3101 ],
            "O": [ 3100 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 3102 ],
            "I2": [ 3083 ],
            "I3": [ 3103 ],
            "O": [ 3101 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1841 ],
            "I1": [ 1711 ],
            "I2": [ 3090 ],
            "I3": [ 3022 ],
            "O": [ 3102 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3104 ],
            "I1": [ 3047 ],
            "I2": [ 3010 ],
            "I3": [ 3105 ],
            "O": [ 3103 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010101000100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 1841 ],
            "I2": [ 1711 ],
            "I3": [ 3039 ],
            "O": [ 3104 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 1712 ],
            "I2": [ 1271 ],
            "I3": [ 3047 ],
            "O": [ 3106 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 1709 ],
            "I2": [ 3035 ],
            "I3": [ 3106 ],
            "O": [ 3099 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 1711 ],
            "I2": [ 3079 ],
            "I3": [ 3106 ],
            "O": [ 3107 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1841 ],
            "I1": [ 1711 ],
            "I2": [ 3029 ],
            "I3": [ 3108 ],
            "O": [ 3109 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3024 ],
            "I2": [ 3110 ],
            "I3": [ 3111 ],
            "O": [ 3112 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 1712 ],
            "I2": [ 1709 ],
            "I3": [ 1710 ],
            "O": [ 3110 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 3113 ],
            "I2": [ 3036 ],
            "I3": [ 3114 ],
            "O": [ 3111 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 1712 ],
            "I2": [ 2203 ],
            "I3": [ 3106 ],
            "O": [ 3115 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 3116 ],
            "I2": [ 3115 ],
            "I3": [ 3117 ],
            "O": [ 3118 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1841 ],
            "I2": [ 3119 ],
            "I3": [ 3108 ],
            "O": [ 3116 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3073 ],
            "I3": [ 3028 ],
            "O": [ 3114 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 3039 ],
            "I2": [ 3021 ],
            "I3": [ 3115 ],
            "O": [ 3055 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101000001111001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 1712 ],
            "I2": [ 1709 ],
            "I3": [ 1710 ],
            "O": [ 3053 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 3013 ],
            "I2": [ 3039 ],
            "I3": [ 3108 ],
            "O": [ 3054 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1841 ],
            "I1": [ 1711 ],
            "I2": [ 3061 ],
            "I3": [ 2201 ],
            "O": [ 3097 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1712 ],
            "I2": [ 2203 ],
            "I3": [ 3036 ],
            "O": [ 3098 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1841 ],
            "I3": [ 3027 ],
            "O": [ 3047 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 3024 ],
            "I2": [ 3022 ],
            "I3": [ 3044 ],
            "O": [ 3120 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 3069 ],
            "I3": [ 3062 ],
            "O": [ 3105 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 1841 ],
            "I2": [ 3039 ],
            "I3": [ 3121 ],
            "O": [ 3084 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1841 ],
            "I3": [ 3122 ],
            "O": [ 3083 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 3069 ],
            "I3": [ 3022 ],
            "O": [ 3122 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1841 ],
            "I2": [ 3123 ],
            "I3": [ 3065 ],
            "O": [ 3121 ]
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 1712 ],
            "I2": [ 1709 ],
            "I3": [ 1710 ],
            "O": [ 3123 ]
          }
        },
        "rom_dat0_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3124 ],
            "Q": [ 2676 ]
          }
        },
        "rom_dat0_SB_DFF_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 3069 ],
            "I2": [ 3090 ],
            "I3": [ 3125 ],
            "O": [ 3124 ]
          }
        },
        "rom_dat0_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 1712 ],
            "I2": [ 1709 ],
            "I3": [ 1710 ],
            "O": [ 3089 ]
          }
        },
        "rom_dat0_SB_DFF_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1712 ],
            "I3": [ 3052 ],
            "O": [ 3090 ]
          }
        },
        "rom_dat0_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 3126 ],
            "I2": [ 3127 ],
            "I3": [ 3128 ],
            "O": [ 3125 ]
          }
        },
        "rom_dat0_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 3017 ],
            "I2": [ 3129 ],
            "I3": [ 3130 ],
            "O": [ 3126 ]
          }
        },
        "rom_dat0_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3024 ],
            "I2": [ 3066 ],
            "I3": [ 3105 ],
            "O": [ 3127 ]
          }
        },
        "rom_dat0_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 3113 ],
            "I2": [ 3090 ],
            "I3": [ 3122 ],
            "O": [ 3128 ]
          }
        },
        "rom_dat0_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1711 ],
            "I3": [ 3129 ],
            "O": [ 3131 ]
          }
        },
        "rom_dat0_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1841 ],
            "I1": [ 3036 ],
            "I2": [ 3131 ],
            "I3": [ 3132 ],
            "O": [ 3133 ]
          }
        },
        "rom_dat0_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 1841 ],
            "I2": [ 3071 ],
            "I3": [ 3108 ],
            "O": [ 3132 ]
          }
        },
        "rom_dat0_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1711 ],
            "I3": [ 2201 ],
            "O": [ 3036 ]
          }
        },
        "rom_dat0_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1712 ],
            "I2": [ 1709 ],
            "I3": [ 1710 ],
            "O": [ 3129 ]
          }
        },
        "rom_dat0_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 1712 ],
            "I2": [ 1709 ],
            "I3": [ 1710 ],
            "O": [ 3130 ]
          }
        },
        "rom_dat0_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3134 ],
            "Q": [ 2672 ]
          }
        },
        "rom_dat0_SB_DFF_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 1712 ],
            "I2": [ 1271 ],
            "I3": [ 3135 ],
            "O": [ 3134 ]
          }
        },
        "rom_dat0_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1841 ],
            "I1": [ 3136 ],
            "I2": [ 3006 ],
            "I3": [ 3137 ],
            "O": [ 3135 ]
          }
        },
        "rom_dat0_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3138 ],
            "Q": [ 2629 ]
          }
        },
        "rom_dat0_SB_DFF_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1833 ],
            "I2": [ 3073 ],
            "I3": [ 3139 ],
            "O": [ 3138 ]
          }
        },
        "rom_dat0_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3013 ],
            "I2": [ 3012 ],
            "I3": [ 3008 ],
            "O": [ 3139 ]
          }
        },
        "rom_dat0_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3140 ],
            "Q": [ 2625 ]
          }
        },
        "rom_dat0_SB_DFF_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 3035 ],
            "I2": [ 2203 ],
            "I3": [ 3141 ],
            "O": [ 3140 ]
          }
        },
        "rom_dat0_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1712 ],
            "I3": [ 1710 ],
            "O": [ 3035 ]
          }
        },
        "rom_dat0_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2203 ],
            "I2": [ 1260 ],
            "I3": [ 1269 ],
            "O": [ 1281 ]
          }
        },
        "rom_dat0_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1709 ],
            "I3": [ 1710 ],
            "O": [ 2203 ]
          }
        },
        "rom_dat0_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3024 ],
            "I1": [ 3142 ],
            "I2": [ 3108 ],
            "I3": [ 3143 ],
            "O": [ 3141 ]
          }
        },
        "rom_dat0_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 3035 ],
            "I3": [ 1271 ],
            "O": [ 3142 ]
          }
        },
        "rom_dat0_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3113 ],
            "I2": [ 3072 ],
            "I3": [ 3133 ],
            "O": [ 3143 ]
          }
        },
        "rom_dat0_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101110111011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 3028 ],
            "I2": [ 3144 ],
            "I3": [ 3145 ],
            "O": [ 3057 ]
          }
        },
        "rom_dat0_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1841 ],
            "I1": [ 1711 ],
            "I2": [ 3039 ],
            "I3": [ 3144 ],
            "O": [ 3146 ]
          }
        },
        "rom_dat0_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1712 ],
            "I3": [ 1259 ],
            "O": [ 3039 ]
          }
        },
        "rom_dat0_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 3113 ],
            "I2": [ 3079 ],
            "I3": [ 3146 ],
            "O": [ 3147 ]
          }
        },
        "rom_dat0_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1841 ],
            "I2": [ 3065 ],
            "I3": [ 3010 ],
            "O": [ 3045 ]
          }
        },
        "rom_dat0_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3044 ],
            "I1": [ 1837 ],
            "I2": [ 1841 ],
            "I3": [ 3014 ],
            "O": [ 3144 ]
          }
        },
        "rom_dat0_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 1712 ],
            "I3": [ 1271 ],
            "O": [ 3014 ]
          }
        },
        "rom_dat0_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 1841 ],
            "I2": [ 3065 ],
            "I3": [ 3108 ],
            "O": [ 3145 ]
          }
        },
        "rom_dat0_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 3069 ],
            "I3": [ 3022 ],
            "O": [ 3108 ]
          }
        },
        "rom_dat0_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3148 ],
            "Q": [ 2559 ]
          }
        },
        "rom_dat0_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3149 ],
            "Q": [ 2603 ]
          }
        },
        "rom_dat0_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3150 ],
            "Q": [ 2597 ]
          }
        },
        "rom_dat0_SB_DFF_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000001110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 1712 ],
            "I2": [ 1710 ],
            "I3": [ 3151 ],
            "O": [ 3150 ]
          }
        },
        "rom_dat0_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 3046 ],
            "I2": [ 3048 ],
            "I3": [ 3050 ],
            "O": [ 3151 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3152 ],
            "Q": [ 2419 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1833 ],
            "I2": [ 3153 ],
            "I3": [ 3154 ],
            "O": [ 3152 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 1711 ],
            "I2": [ 3153 ],
            "I3": [ 3155 ],
            "O": [ 3096 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 3156 ],
            "I2": [ 3153 ],
            "I3": [ 3069 ],
            "O": [ 3157 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1712 ],
            "I2": [ 3156 ],
            "I3": [ 1271 ],
            "O": [ 3049 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1841 ],
            "I3": [ 3158 ],
            "O": [ 3004 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1841 ],
            "I2": [ 1711 ],
            "I3": [ 3069 ],
            "O": [ 3015 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111011111100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 1712 ],
            "I2": [ 1709 ],
            "I3": [ 1710 ],
            "O": [ 3158 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1841 ],
            "I3": [ 1711 ],
            "O": [ 3156 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1833 ],
            "I2": [ 3052 ],
            "I3": [ 3035 ],
            "O": [ 3159 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 3160 ],
            "I2": [ 3161 ],
            "I3": [ 3162 ],
            "O": [ 3163 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1841 ],
            "I1": [ 1711 ],
            "I2": [ 1712 ],
            "I3": [ 3052 ],
            "O": [ 3160 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 3035 ],
            "I3": [ 3022 ],
            "O": [ 3161 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1841 ],
            "I1": [ 3014 ],
            "I2": [ 3009 ],
            "I3": [ 3108 ],
            "O": [ 3162 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 3024 ],
            "I2": [ 3029 ],
            "I3": [ 3155 ],
            "O": [ 3164 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 1709 ],
            "I2": [ 3113 ],
            "I3": [ 3035 ],
            "O": [ 3165 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 3032 ],
            "I2": [ 3131 ],
            "I3": [ 3038 ],
            "O": [ 3166 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 2203 ],
            "I3": [ 3069 ],
            "O": [ 3155 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1841 ],
            "I2": [ 1711 ],
            "I3": [ 3052 ],
            "O": [ 3094 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3061 ],
            "I2": [ 1271 ],
            "I3": [ 3167 ],
            "O": [ 3095 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1709 ],
            "I3": [ 1710 ],
            "O": [ 3052 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1712 ],
            "I2": [ 1709 ],
            "I3": [ 1710 ],
            "O": [ 3153 ]
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3109 ],
            "I2": [ 3112 ],
            "I3": [ 3107 ],
            "O": [ 3154 ]
          }
        },
        "rom_dat0_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1833 ],
            "I2": [ 3061 ],
            "I3": [ 3168 ],
            "O": [ 3148 ]
          }
        },
        "rom_dat0_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 1712 ],
            "I3": [ 3052 ],
            "O": [ 3033 ]
          }
        },
        "rom_dat0_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1712 ],
            "I3": [ 1709 ],
            "O": [ 3061 ]
          }
        },
        "rom_dat0_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3089 ],
            "I1": [ 3165 ],
            "I2": [ 3164 ],
            "I3": [ 3166 ],
            "O": [ 3168 ]
          }
        },
        "rom_dat0_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3169 ],
            "Q": [ 2538 ]
          }
        },
        "rom_dat0_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101110110001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 3069 ],
            "I2": [ 3170 ],
            "I3": [ 3063 ],
            "O": [ 3169 ]
          }
        },
        "rom_dat0_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3013 ],
            "I1": [ 3030 ],
            "I2": [ 3022 ],
            "I3": [ 3044 ],
            "O": [ 3170 ]
          }
        },
        "rom_dat0_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3030 ],
            "I3": [ 3079 ],
            "O": [ 3064 ]
          }
        },
        "rom_dat0_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3024 ],
            "I3": [ 3065 ],
            "O": [ 3063 ]
          }
        },
        "rom_dat0_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1711 ],
            "I3": [ 3113 ],
            "O": [ 3030 ]
          }
        },
        "rom_dat0_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1837 ],
            "I3": [ 1841 ],
            "O": [ 3113 ]
          }
        },
        "rom_dat0_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1712 ],
            "I3": [ 2203 ],
            "O": [ 3022 ]
          }
        },
        "rom_dat0_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3171 ],
            "Q": [ 2533 ]
          }
        },
        "rom_dat0_SB_DFF_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1833 ],
            "I2": [ 3114 ],
            "I3": [ 3118 ],
            "O": [ 3171 ]
          }
        },
        "rom_dat0_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3172 ],
            "Q": [ 2512 ]
          }
        },
        "rom_dat0_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 3159 ],
            "I2": [ 3157 ],
            "I3": [ 3163 ],
            "O": [ 3172 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3173 ],
            "Q": [ 2506 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1833 ],
            "I2": [ 2201 ],
            "I3": [ 3174 ],
            "O": [ 3173 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1837 ],
            "I2": [ 3175 ],
            "I3": [ 3176 ],
            "O": [ 3174 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100110001011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1841 ],
            "I1": [ 3177 ],
            "I2": [ 3119 ],
            "I3": [ 3167 ],
            "O": [ 3175 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3024 ],
            "I1": [ 3178 ],
            "I2": [ 3179 ],
            "I3": [ 3180 ],
            "O": [ 3176 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3178 ],
            "I3": [ 3065 ],
            "O": [ 3136 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3013 ],
            "I2": [ 3010 ],
            "I3": [ 3011 ],
            "O": [ 3006 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3113 ],
            "I2": [ 3105 ],
            "I3": [ 3120 ],
            "O": [ 3137 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 1712 ],
            "I2": [ 1709 ],
            "I3": [ 1710 ],
            "O": [ 3178 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1712 ],
            "I1": [ 1709 ],
            "I2": [ 1710 ],
            "I3": [ 3030 ],
            "O": [ 3179 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3030 ],
            "I1": [ 3039 ],
            "I2": [ 3180 ],
            "I3": [ 3063 ],
            "O": [ 3181 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1833 ],
            "I2": [ 3073 ],
            "I3": [ 3181 ],
            "O": [ 3149 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101110111011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 2201 ],
            "I2": [ 3182 ],
            "I3": [ 3064 ],
            "O": [ 3183 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1712 ],
            "I3": [ 1259 ],
            "O": [ 3028 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1833 ],
            "I2": [ 3182 ],
            "I3": [ 3054 ],
            "O": [ 3117 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3017 ],
            "I3": [ 3014 ],
            "O": [ 3182 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 3013 ],
            "I2": [ 3039 ],
            "I3": [ 3180 ],
            "O": [ 3020 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3024 ],
            "I2": [ 3009 ],
            "I3": [ 3010 ],
            "O": [ 3019 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3017 ],
            "I3": [ 3009 ],
            "O": [ 3180 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111001000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1841 ],
            "I1": [ 1712 ],
            "I2": [ 1709 ],
            "I3": [ 1710 ],
            "O": [ 3177 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1711 ],
            "I1": [ 1712 ],
            "I2": [ 1709 ],
            "I3": [ 1710 ],
            "O": [ 3119 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3167 ],
            "I3": [ 3090 ],
            "O": [ 3037 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1841 ],
            "I1": [ 1711 ],
            "I2": [ 2203 ],
            "I3": [ 3027 ],
            "O": [ 3184 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 3069 ],
            "I3": [ 3022 ],
            "O": [ 3185 ]
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1711 ],
            "I3": [ 3073 ],
            "O": [ 3167 ]
          }
        },
        "rom_dat0_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3183 ],
            "Q": [ 2483 ]
          }
        },
        "rom_dat0_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3186 ],
            "Q": [ 2462 ]
          }
        },
        "rom_dat0_SB_DFF_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 3073 ],
            "I2": [ 2201 ],
            "I3": [ 3187 ],
            "O": [ 3186 ]
          }
        },
        "rom_dat0_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1712 ],
            "I3": [ 1709 ],
            "O": [ 3073 ]
          }
        },
        "rom_dat0_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2201 ],
            "I2": [ 1260 ],
            "I3": [ 1269 ],
            "O": [ 1265 ]
          }
        },
        "rom_dat0_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2987 ],
            "I1": [ 2819 ],
            "I2": [ 1279 ],
            "I3": [ 1254 ],
            "O": [ 1560 ]
          }
        },
        "rom_dat0_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1712 ],
            "I3": [ 2201 ],
            "O": [ 3069 ]
          }
        },
        "rom_dat0_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1709 ],
            "I3": [ 1710 ],
            "O": [ 2201 ]
          }
        },
        "rom_dat0_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1837 ],
            "I2": [ 3045 ],
            "I3": [ 3147 ],
            "O": [ 3187 ]
          }
        },
        "rom_dat0_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3188 ],
            "Q": [ 2457 ]
          }
        },
        "rom_dat0_SB_DFF_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 3189 ],
            "I2": [ 3190 ],
            "I3": [ 3191 ],
            "O": [ 3188 ]
          }
        },
        "rom_dat0_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 1712 ],
            "I2": [ 1709 ],
            "I3": [ 1710 ],
            "O": [ 3189 ]
          }
        },
        "rom_dat0_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1833 ],
            "I1": [ 1711 ],
            "I2": [ 3192 ],
            "I3": [ 3011 ],
            "O": [ 3190 ]
          }
        },
        "rom_dat0_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101101101001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1841 ],
            "I1": [ 1712 ],
            "I2": [ 1709 ],
            "I3": [ 1710 ],
            "O": [ 3192 ]
          }
        },
        "rom_dat0_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1837 ],
            "I1": [ 1711 ],
            "I2": [ 3029 ],
            "I3": [ 3027 ],
            "O": [ 3011 ]
          }
        },
        "rom_dat0_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 1712 ],
            "I3": [ 1259 ],
            "O": [ 3009 ]
          }
        },
        "rom_dat0_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1841 ],
            "I1": [ 3184 ],
            "I2": [ 3037 ],
            "I3": [ 3185 ],
            "O": [ 3191 ]
          }
        },
        "rom_dat0_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3149 ],
            "I1": [ 3183 ],
            "I2": [ 1833 ],
            "I3": [ 3028 ],
            "O": [ 3056 ]
          }
        },
        "serial_tx_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1233.1-1572.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2388 ],
            "E": [ 2197 ],
            "Q": [ 7 ]
          }
        },
        "storage.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 3193, 3193, 3193, "1", 3193, "1", 3193, "1", 3193, 3193, 3193, "1", 3193, "1", 3193, "1" ],
            "RADDR": [ 2248, 2249, 2246, 2244, "0", "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 2243 ],
            "RDATA": [ 3194, 3195, 3196, 3197, 2391, 3198, 3199, 3200, 3201, 3202, 3203, 3204, 3205, 3206, 3207, 3208 ],
            "RE": [ "1" ],
            "WADDR": [ 3209, 3210, 3211, 3212, "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 2 ],
            "WCLKE": [ 3213 ],
            "WDATA": [ 3214, "0", 3215, "0", 3216, "0", 3217, "0", 3218, "0", 3219, "0", 3220, "0", 3221, "0" ],
            "WE": [ "1" ]
          }
        },
        "storage.0.0_RDATA_1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3220 ],
            "E": [ 2243 ],
            "Q": [ 3222 ]
          }
        },
        "storage.0.0_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3222 ],
            "I1": [ 2390 ],
            "I2": [ 2241 ],
            "I3": [ 3205 ],
            "O": [ 2230 ]
          }
        },
        "storage.0.0_RDATA_2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3219 ],
            "E": [ 2243 ],
            "Q": [ 3223 ]
          }
        },
        "storage.0.0_RDATA_2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3223 ],
            "I1": [ 2390 ],
            "I2": [ 2241 ],
            "I3": [ 3203 ],
            "O": [ 2224 ]
          }
        },
        "storage.0.0_RDATA_3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3218 ],
            "E": [ 2243 ],
            "Q": [ 3224 ]
          }
        },
        "storage.0.0_RDATA_3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3224 ],
            "I1": [ 2390 ],
            "I2": [ 2241 ],
            "I3": [ 3201 ],
            "O": [ 2236 ]
          }
        },
        "storage.0.0_RDATA_4_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3217 ],
            "E": [ 2243 ],
            "Q": [ 3225 ]
          }
        },
        "storage.0.0_RDATA_4_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3225 ],
            "I1": [ 2390 ],
            "I2": [ 2241 ],
            "I3": [ 3199 ],
            "O": [ 2221 ]
          }
        },
        "storage.0.0_RDATA_5_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3226 ],
            "E": [ 2243 ],
            "Q": [ 2390 ]
          }
        },
        "storage.0.0_RDATA_5_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3216 ],
            "E": [ 2243 ],
            "Q": [ 2389 ]
          }
        },
        "storage.0.0_RDATA_5_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3227 ],
            "I3": [ 3228 ],
            "O": [ 3226 ]
          }
        },
        "storage.0.0_RDATA_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1668 ],
            "I3": [ 1667 ],
            "O": [ 2241 ]
          }
        },
        "storage.0.0_RDATA_7_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3215 ],
            "E": [ 2243 ],
            "Q": [ 3229 ]
          }
        },
        "storage.0.0_RDATA_7_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3229 ],
            "I1": [ 2390 ],
            "I2": [ 2241 ],
            "I3": [ 3196 ],
            "O": [ 2227 ]
          }
        },
        "storage.0.0_RDATA_9_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3214 ],
            "E": [ 2243 ],
            "Q": [ 3230 ]
          }
        },
        "storage.0.0_RDATA_9_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3230 ],
            "I1": [ 2390 ],
            "I2": [ 2241 ],
            "I3": [ 3194 ],
            "O": [ 2239 ]
          }
        },
        "storage.0.0_RDATA_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3221 ],
            "E": [ 2243 ],
            "Q": [ 3231 ]
          }
        },
        "storage.0.0_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3231 ],
            "I1": [ 2390 ],
            "I2": [ 2241 ],
            "I3": [ 3207 ],
            "O": [ 2240 ]
          }
        },
        "storage.0.0_WADDR_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2284 ],
            "Q": [ 3210 ]
          }
        },
        "storage.0.0_WADDR_1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010000110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2244 ],
            "I1": [ 2249 ],
            "I2": [ 3212 ],
            "I3": [ 3210 ],
            "O": [ 3227 ]
          }
        },
        "storage.0.0_WADDR_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2283 ],
            "Q": [ 3209 ]
          }
        },
        "storage.0.0_WADDR_2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2248 ],
            "I3": [ 3209 ],
            "O": [ 3232 ]
          }
        },
        "storage.0.0_WADDR_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2279 ],
            "Q": [ 3212 ]
          }
        },
        "storage.0.0_WADDR_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2244 ],
            "I3": [ 3212 ],
            "O": [ 3233 ]
          }
        },
        "storage.0.0_WADDR_SB_LUT4_I3_O_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2281 ],
            "Q": [ 3211 ]
          }
        },
        "storage.0.0_WCLKE_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2265 ],
            "Q": [ 3213 ]
          }
        },
        "storage.0.0_WCLKE_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2248 ],
            "I1": [ 3209 ],
            "I2": [ 3213 ],
            "I3": [ 3234 ],
            "O": [ 3228 ]
          }
        },
        "storage.0.0_WCLKE_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2246 ],
            "I1": [ 3211 ],
            "I2": [ 3233 ],
            "I3": [ 3232 ],
            "O": [ 3234 ]
          }
        },
        "storage.0.0_WCLKE_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3213 ],
            "O": [ 3193 ]
          }
        },
        "storage.0.0_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2812 ],
            "Q": [ 3217 ]
          }
        },
        "storage.0.0_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2813 ],
            "Q": [ 3219 ]
          }
        },
        "storage.0.0_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2814 ],
            "Q": [ 3215 ]
          }
        },
        "storage.0.0_WDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2815 ],
            "Q": [ 3220 ]
          }
        },
        "storage.0.0_WDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1714 ],
            "Q": [ 3216 ]
          }
        },
        "storage.0.0_WDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1716 ],
            "Q": [ 3218 ]
          }
        },
        "storage.0.0_WDATA_7_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 1718 ],
            "Q": [ 3214 ]
          }
        },
        "storage.0.0_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2187 ],
            "Q": [ 3221 ]
          }
        },
        "storage.0.0_WDATA_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1923 ],
            "I3": [ 1306 ],
            "O": [ 2187 ]
          }
        },
        "storage_1.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 3235, 3235, 3235, "1", 3235, "1", 3235, "1", 3235, 3235, 3235, "1", 3235, "1", 3235, "1" ],
            "RADDR": [ 2037, 2038, 2035, 2033, "0", "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 2 ],
            "RCLKE": [ 2032 ],
            "RDATA": [ 2295, 3236, 3237, 3238, 3239, 3240, 3241, 3242, 3243, 3244, 3245, 3246, 3247, 3248, 3249, 3250 ],
            "RE": [ "1" ],
            "WADDR": [ 3251, 3252, 3253, 3254, "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 2 ],
            "WCLKE": [ 3255 ],
            "WDATA": [ 3256, "0", 3257, "0", 3258, "0", 3259, "0", 3260, "0", 3261, "0", 3262, "0", 3263, "0" ],
            "WE": [ "1" ]
          }
        },
        "storage_1.0.0_RDATA_1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3262 ],
            "E": [ 2032 ],
            "Q": [ 3264 ]
          }
        },
        "storage_1.0.0_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3264 ],
            "I1": [ 2294 ],
            "I2": [ 3247 ],
            "I3": [ 1254 ],
            "O": [ 1454 ]
          }
        },
        "storage_1.0.0_RDATA_2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3261 ],
            "E": [ 2032 ],
            "Q": [ 3265 ]
          }
        },
        "storage_1.0.0_RDATA_2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3265 ],
            "I1": [ 2294 ],
            "I2": [ 3245 ],
            "I3": [ 1254 ],
            "O": [ 1459 ]
          }
        },
        "storage_1.0.0_RDATA_3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3260 ],
            "E": [ 2032 ],
            "Q": [ 3266 ]
          }
        },
        "storage_1.0.0_RDATA_3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3266 ],
            "I1": [ 2294 ],
            "I2": [ 3243 ],
            "I3": [ 1254 ],
            "O": [ 2084 ]
          }
        },
        "storage_1.0.0_RDATA_4_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3259 ],
            "E": [ 2032 ],
            "Q": [ 3267 ]
          }
        },
        "storage_1.0.0_RDATA_4_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3267 ],
            "I1": [ 2294 ],
            "I2": [ 3241 ],
            "I3": [ 1254 ],
            "O": [ 1461 ]
          }
        },
        "storage_1.0.0_RDATA_5_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3258 ],
            "E": [ 2032 ],
            "Q": [ 3268 ]
          }
        },
        "storage_1.0.0_RDATA_5_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3268 ],
            "I1": [ 2294 ],
            "I2": [ 3239 ],
            "I3": [ 1254 ],
            "O": [ 1472 ]
          }
        },
        "storage_1.0.0_RDATA_7_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3257 ],
            "E": [ 2032 ],
            "Q": [ 3269 ]
          }
        },
        "storage_1.0.0_RDATA_7_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3269 ],
            "I1": [ 2294 ],
            "I2": [ 3237 ],
            "I3": [ 1254 ],
            "O": [ 1457 ]
          }
        },
        "storage_1.0.0_RDATA_9_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3270 ],
            "E": [ 2032 ],
            "Q": [ 2294 ]
          }
        },
        "storage_1.0.0_RDATA_9_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3256 ],
            "E": [ 2032 ],
            "Q": [ 2293 ]
          }
        },
        "storage_1.0.0_RDATA_9_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2035 ],
            "I1": [ 3253 ],
            "I2": [ 3271 ],
            "I3": [ 3272 ],
            "O": [ 3270 ]
          }
        },
        "storage_1.0.0_RDATA_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 3263 ],
            "E": [ 2032 ],
            "Q": [ 3273 ]
          }
        },
        "storage_1.0.0_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3273 ],
            "I1": [ 2294 ],
            "I2": [ 3249 ],
            "I3": [ 1254 ],
            "O": [ 1463 ]
          }
        },
        "storage_1.0.0_WADDR_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2071 ],
            "Q": [ 3254 ]
          }
        },
        "storage_1.0.0_WADDR_1_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2075 ],
            "Q": [ 3251 ]
          }
        },
        "storage_1.0.0_WADDR_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2076 ],
            "Q": [ 3252 ]
          }
        },
        "storage_1.0.0_WADDR_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2033 ],
            "I1": [ 2037 ],
            "I2": [ 3254 ],
            "I3": [ 3251 ],
            "O": [ 3274 ]
          }
        },
        "storage_1.0.0_WCLKE_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2057 ],
            "Q": [ 3255 ]
          }
        },
        "storage_1.0.0_WCLKE_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2033 ],
            "I1": [ 3254 ],
            "I2": [ 3255 ],
            "I3": [ 3275 ],
            "O": [ 3271 ]
          }
        },
        "storage_1.0.0_WCLKE_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2038 ],
            "I1": [ 2037 ],
            "I2": [ 3252 ],
            "I3": [ 3251 ],
            "O": [ 3275 ]
          }
        },
        "storage_1.0.0_WCLKE_SB_LUT4_I2_O_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2073 ],
            "Q": [ 3253 ]
          }
        },
        "storage_1.0.0_WCLKE_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2038 ],
            "I2": [ 3252 ],
            "I3": [ 3274 ],
            "O": [ 3272 ]
          }
        },
        "storage_1.0.0_WCLKE_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3255 ],
            "O": [ 3235 ]
          }
        },
        "storage_1.0.0_WDATA_1_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2024 ],
            "Q": [ 3259 ],
            "R": [ 2047 ]
          }
        },
        "storage_1.0.0_WDATA_2_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2025 ],
            "Q": [ 3261 ],
            "R": [ 2047 ]
          }
        },
        "storage_1.0.0_WDATA_3_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2026 ],
            "Q": [ 3257 ],
            "R": [ 2047 ]
          }
        },
        "storage_1.0.0_WDATA_4_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2027 ],
            "Q": [ 3262 ],
            "R": [ 2047 ]
          }
        },
        "storage_1.0.0_WDATA_5_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2028 ],
            "Q": [ 3258 ],
            "R": [ 2047 ]
          }
        },
        "storage_1.0.0_WDATA_6_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2029 ],
            "Q": [ 3260 ],
            "R": [ 2047 ]
          }
        },
        "storage_1.0.0_WDATA_7_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2030 ],
            "Q": [ 3256 ],
            "R": [ 2047 ]
          }
        },
        "storage_1.0.0_WDATA_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 2023 ],
            "Q": [ 3263 ],
            "R": [ 2047 ]
          }
        }
      },
      "netnames": {
        "FemtoRV32.Bimm": {
          "hide_name": 0,
          "bits": [ "0", 510, 499, 471, 467, 415, 369, 381, 353, 322, 257, 880, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "FemtoRV32 Bimm",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:75.14-75.18"
          }
        },
        "FemtoRV32.Iimm": {
          "hide_name": 0,
          "bits": [ 774, 511, 500, 472, 468, 415, 369, 381, 353, 322, 257, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "FemtoRV32 Iimm",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:72.14-72.18"
          }
        },
        "FemtoRV32.Jimm": {
          "hide_name": 0,
          "bits": [ "0", 511, 500, 472, 468, 415, 369, 381, 353, 322, 257, 774, 173, 172, 238, 168, 193, 869, 867, 865, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "FemtoRV32 Jimm",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:76.14-76.18"
          }
        },
        "FemtoRV32.PC": {
          "hide_name": 0,
          "bits": [ "0", 506, 461, 460, 426, 403, 393, 391, 324, 311, 306, 268, 214, 212, 196, 161, 143, 127, 121, 26, 21, 15, 624, 618, 612, 538, 531, 526, 286, 284, 13, 10 ],
          "attributes": {
            "hdlname": "FemtoRV32 PC",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:197.26-197.28"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 30, 31, 27, 32 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 34, 35, 33 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 152, 39, 36, 44 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 45, 46, 47, 48 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 49, 50, 51 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 30, 31, 62, 65 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 66, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 60, 72, 73 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ "0", 79, 80, 76 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ "0", 50, 77, 75 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 63, 64, 65, 32 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 92, 93, 91 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 89, 90, 88 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 102, 103, 105, 98 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "0", 95, 96, 94 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 99, 100, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 108, 109, 107 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 82, 83, 84 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 86, 87, 85 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 16, 27, 28, 29 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 16, 62, 122, 123 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 30, 31, 128, 64 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 133, 136, 131 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 134, 46, 49, 135 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 52, 53, 86, 132 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 16, 128, 129, 130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 30, 31, 144, 63 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 148, 46, 149, 147 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 34, 151, 150, 156 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 82, 139, 138 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 16, 144, 145, 146 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 30, 31, 162, 98 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 34, 166, 165 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 168, 169, 170, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 280, 176, 171, 178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 181, 46, 182, 183 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 89, 158, 157 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 16, 162, 163, 164 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 187, 188, 152, 186 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 40, 179, 180 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 40, 194, 159 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 161, 197, 198 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 30, 31, 204, 105 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 34, 208, 207 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 40, 210, 237, 209 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 215, 46, 216, 217 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 49, 92, 185 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 16, 220, 222, 224 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 117, 118, 223, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 226, 188, 227, 225 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 117, 118, 221, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 221, 40, 228 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 34, 233, 229, 234 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 230, 46, 231, 232 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 95, 219, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 16, 204, 205, 206 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 236, 188, 152, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 196, 202, 201 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 212, 240, 239 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 30, 31, 243, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 34, 248, 251, 246 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 249, 46, 49, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 52, 53, 99, 247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 111, 256, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 108, 254, 253 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 16, 243, 244, 245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 261, 188, 152, 260 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 173, 169, 262 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 259, 40, 263, 264 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 214, 265, 266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 16, 270, 271, 272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 117, 118, 273, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 40, 279, 277, 282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 117, 118, 287, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 34, 293, 297, 290 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 294, 46, 295, 296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 310 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 30, 31, 312, 315 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 34, 317, 316 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 152, 321, 340, 318 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 311, 319, 320 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 326, 46, 327, 328 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 329, 330, 331 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 329, 333, 334 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 16, 312, 313, 314 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 339, 338, 188, 40 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 30, 31, 345, 348 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 34, 350, 349 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 152, 352, 389, 351 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 324, 325, 323 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 354, 46, 355, 356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 336, 357, 358 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 363, 364, 362 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 360, 361, 359 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 370, 375, 378, 379 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 348, 315, 376, 377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 336, 337, 335 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 360, 384, 383 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 16, 345, 346, 347 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 388, 387, 188, 40 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 30, 31, 404, 372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 34, 409, 412, 407 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 410, 46, 49, 411 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 366, 408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ "0", 363, 386, 385 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 16, 399, 400, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 16, 404, 405, 406 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 117, 118, 421, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 403, 422, 423 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 117, 420, 118, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 30, 31, 431, 371 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 34, 435, 438, 434 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 436, 46, 49, 437 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 16, 442, 444, 446 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 117, 118, 445, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 34, 453, 455, 449 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 450, 46, 451, 452 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 117, 443, 118, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 152, 445, 447, 448 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 16, 431, 432, 433 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 464, 462, 188, 40 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 152, 463, 465, 466 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 426, 427, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 460, 470, 469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 474 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 30, 31, 478, 475 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 34, 479, 483, 487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 484, 152, 485, 486 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 480, 46, 481, 482 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 493 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 16, 475, 476, 477 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 117, 484, 118, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 461, 497, 498 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 498 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 504 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_30_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 507, 16, 508 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 506, 509, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_30_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 30, 31, 512, 508 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 514, 517, 513 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 515, 46, 49, 516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 494 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_30_E": {
          "hide_name": 0,
          "bits": [ 505 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 503 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 525 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 530 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 16, 532, 533, 534 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 537 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 30, 31, 539, 542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 34, 544, 543 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 546, 46, 547, 548 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 49, 549, 550 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 551 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 553 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 52, 53, 554, 555 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 34, 556, 562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 30, 31, 532, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 559, 46, 560, 561 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 554, 570, 571 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 571 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 572 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 567, 542, 566, 568 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 578 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 577 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 575, 576, 577 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 549, 579, 578 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 581 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 583 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 30, 31, 586, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 584, 587, 588 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 588 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 591 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 594, 595, 78 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 592, 593, 591 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 575, 582, 581 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 16, 539, 540, 541 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 117, 118, 598, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 40, 600, 598, 601 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 152, 599, 545, 602 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 589, 607 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 854, 472, 188, 169 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 609 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 613 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 617 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 16, 586, 619, 620 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 623 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 117, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 117, 564, 631 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 30, 31, 628, 632 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 34, 636, 638, 633 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 52, 634, 635, 637 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 639, 46, 49, 640 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 634, 635, 946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 641 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 643 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 646 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 648, 649, 647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 16, 298, 501, 502 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 291, 292, 646 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 30, 31, 270, 653 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 655, 569, 656, 654 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 644, 658, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 659 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 661 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 291, 662, 661 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 49, 644, 645 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 16, 628, 629, 630 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.PC_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "FemtoRV32.PCplus4": {
          "hide_name": 0,
          "bits": [ "0", 506, 3276, 3277, 3278, 3279, 3280, 3281, 3282, 3283, 3284, 3285, 3286, 3287, 3288, 3289, 3290, 3291, 3292, 3293, 3294, 3295, 3296, 3297, 3298, 3299, 3300, 3301, 3302, 3303, 3304, 3305 ],
          "attributes": {
            "hdlname": "FemtoRV32 PCplus4",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.26-201.33",
            "unused_bits": "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "FemtoRV32.PCplusImm": {
          "hide_name": 0,
          "bits": [ "0", 3306, 3307, 3308, 3309, 3310, 3311, 3312, 3313, 3314, 3315, 3316, 3317, 3318, 3319, 3320, 3321, 3322, 3323, 3324, 3325, 3326, 3327, 3328, 3329, 3330, 3331, 3332, 3333, 3334, 3335, 3336 ],
          "attributes": {
            "hdlname": "FemtoRV32 PCplusImm",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.26-206.35",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "FemtoRV32.Simm": {
          "hide_name": 0,
          "bits": [ 880, 510, 499, 471, 467, 415, 369, 381, 353, 322, 257, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55, 55 ],
          "attributes": {
            "hdlname": "FemtoRV32 Simm",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:74.14-74.18"
          }
        },
        "FemtoRV32.Uimm": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 173, 172, 238, 168, 193, 869, 867, 865, 774, 511, 500, 472, 468, 415, 369, 381, 353, 322, 257, 55 ],
          "attributes": {
            "hdlname": "FemtoRV32 Uimm",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:71.14-71.18"
          }
        },
        "FemtoRV32.aluIn1": {
          "hide_name": 0,
          "bits": [ 518, 495, 491, 440, 418, 366, 363, 360, 336, 329, 111, 108, 99, 95, 92, 89, 82, 86, 60, 50, 79, 594, 592, 584, 575, 549, 554, 573, 648, 291, 644, 634 ],
          "attributes": {
            "hdlname": "FemtoRV32 aluIn1",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:114.16-114.22"
          }
        },
        "FemtoRV32.aluReg": {
          "hide_name": 0,
          "bits": [ 725, 515, 480, 450, 436, 410, 709, 706, 354, 326, 699, 694, 249, 230, 215, 181, 148, 134, 679, 45, 673, 670, 672, 738, 735, 546, 559, 728, 721, 294, 668, 639 ],
          "attributes": {
            "hdlname": "FemtoRV32 aluReg",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:121.16-121.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 669 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 594, 671 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 675 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 79, 676 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 677 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 50, 678 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 680 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 60, 681 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 682 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 86, 683 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 684 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 82, 685 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 686 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 89, 687 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 688 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 92, 689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 690 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 95, 691 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 692 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_19_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 99, 693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 667 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 644, 695 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 697 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_20_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 108, 698 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 700 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_21_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 111, 701 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 702 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_22_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 329, 703 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 704 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_23_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 336, 705 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 707 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_24_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 360, 708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 710 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_25_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 363, 711 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 712 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_26_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 366, 713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 714 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_27_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 418, 715 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 716 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_28_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 440, 717 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 718 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_29_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 491, 719 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 696 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 291, 720 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 723 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_30_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 495, 724 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 726 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 722 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 648, 727 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 729 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 573, 730 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 731 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 554, 732 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 733 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 549, 734 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 736 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 575, 737 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 739 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 584, 740 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 741 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 592, 742 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 666 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557, 634, 743 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluReg_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 558 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluShamt": {
          "hide_name": 0,
          "bits": [ 753, 754, 750, 747, 745 ],
          "attributes": {
            "hdlname": "FemtoRV32 aluShamt",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:122.16-122.24"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 746 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 749 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 751, 557, 492 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 752 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:175.22-175.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 491, 492, 493 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 756 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 758 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 518, 519, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 759, 512, 478, 454 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "0", 491, 762, 763 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 763 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ "0", 440, 764, 765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 765 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 767 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ "0", 418, 768, 767 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 371, 372, 373, 374 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 366, 367, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 495, 760, 761 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 761 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 772 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 771, 608 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 55, 56, 660 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 52, 53, 60, 61 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 744 ],
          "attributes": {
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 52, 53, 418, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 775 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:175.22-175.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 776 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:175.22-175.34|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 748, 557, 441 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluShamt_SB_LUT4_I1_2_O": {
          "hide_name": 0,
          "bits": [ 754, 753, 777 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.aluShamt_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 757, 557, 496 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "FemtoRV32 clk",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:38.12-38.15"
          }
        },
        "FemtoRV32.cycles": {
          "hide_name": 0,
          "bits": [ 835, 836, 488, 456, 464, 827, 824, 821, 388, 339, 814, 807, 261, 226, 236, 187, 192, 794, 791, 788, 785, 782, 857, 854, 851, 603, 846, 843, 838, 810, 780, 278 ],
          "attributes": {
            "hdlname": "FemtoRV32 cycles",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:379.16-379.22"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 781 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 783 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 786 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 784 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 789 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 787 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 792 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 790 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 795 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 793 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 797 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 796 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 799 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 798 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 801 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 800 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 803 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 805 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_19_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 804 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 779 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 808 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 812 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_20_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 806 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 815 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_21_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 813 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 817 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_22_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 816 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_23_D": {
          "hide_name": 0,
          "bits": [ 819 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_23_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 818 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_24_D": {
          "hide_name": 0,
          "bits": [ 822 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_24_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 820 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_25_D": {
          "hide_name": 0,
          "bits": [ 825 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_25_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 823 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_26_D": {
          "hide_name": 0,
          "bits": [ 828 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_26_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 826 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_27_D": {
          "hide_name": 0,
          "bits": [ 830 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_27_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 829 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_28_D": {
          "hide_name": 0,
          "bits": [ 832 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_28_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 831 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_29_D": {
          "hide_name": 0,
          "bits": [ 834 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_29_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 833 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 811 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 809 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_30_D": {
          "hide_name": 0,
          "bits": [ 840 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_31_D": {
          "hide_name": 0,
          "bits": [ 841 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 839 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 837 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 844 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 842 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 847 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 845 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 849 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 848 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 852 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 850 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 855 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 853 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 858 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 856 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 778 ],
          "attributes": {
          }
        },
        "FemtoRV32.cycles_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 859 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:381.36-381.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.instr": {
          "hide_name": 0,
          "bits": [ 564, 117, 199, 589, 563, 880, 510, 499, 471, 467, 173, 172, 238, 168, 193, 869, 867, 865, 774, 511, 500, 472, 468, 415, 369, 381, 353, 322, 257, 55 ],
          "offset": 2,
          "attributes": {
            "hdlname": "FemtoRV32 instr",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:198.16-198.21"
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 955, 281, 174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_D_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 895, 896, 893, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.instr_SB_DFFE_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 891, 892, 893, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.isJAL": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "hdlname": "FemtoRV32 isJAL",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:85.9-85.14"
          }
        },
        "FemtoRV32.mem_addr": {
          "hide_name": 0,
          "bits": [ "x", "x", 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 3365, 3366 ],
          "attributes": {
            "hdlname": "FemtoRV32 mem_addr",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:40.18-40.26",
            "unused_bits": "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "FemtoRV32.mem_wdata": {
          "hide_name": 0,
          "bits": [ 773, 770, 755, 766, 769, 414, 368, 380, 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390 ],
          "attributes": {
            "hdlname": "FemtoRV32 mem_wdata",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:41.18-41.27",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "FemtoRV32.rdId": {
          "hide_name": 0,
          "bits": [ 880, 510, 499, 471, 467 ],
          "attributes": {
            "hdlname": "FemtoRV32 rdId",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:63.13-63.17"
          }
        },
        "FemtoRV32.registerFile.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 899 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "FemtoRV32.registerFile.0.0_WCLKE_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 510, 880, 916, 917 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898, 898 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 915 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 914 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10": {
          "hide_name": 0,
          "bits": [ 905 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 280, 919, 920, 178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 280, 457, 489, 490 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 117, 118, 921, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 16, 307, 308, 309 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 306, 925, 926 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 926 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 152, 921, 922, 923 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 34, 927, 928, 929 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 699, 46, 49, 930 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 111, 112, 110 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 117, 118, 924, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 342 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_11": {
          "hide_name": 0,
          "bits": [ 904 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_12": {
          "hide_name": 0,
          "bits": [ 903 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_12_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 280, 931, 932, 178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_13": {
          "hide_name": 0,
          "bits": [ 902 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_13_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 934, 935 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_14": {
          "hide_name": 0,
          "bits": [ 901 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_14_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 280, 937, 938, 178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15": {
          "hide_name": 0,
          "bits": [ 900 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 835, 188, 940, 941 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 238, 34, 943, 944 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 946 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 948 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 634, 949, 948 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 652, 299, 653, 632 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 648, 664, 663 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 663 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 573, 574, 572 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:132.27-132.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 53, 952, 951, 947 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 31, 674, 953, 657 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 172, 173, 759, 945 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 725, 46, 954 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 172, 173, 878, 939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_15_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 280, 457, 939, 942 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 958, 959 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 280, 457, 175, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 117, 118, 960, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 16, 395, 396, 397 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 391, 967, 968 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 968 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 424 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 393, 969, 424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 117, 118, 416, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 152, 960, 961, 962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 34, 970, 971, 972 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 706, 46, 49, 973 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 117, 966, 118, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2": {
          "hide_name": 0,
          "bits": [ 913 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 280, 974, 975, 178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 280, 457, 458, 459 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 117, 118, 976, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 16, 302, 303, 304 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 268, 269, 267 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 152, 976, 977, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 34, 980, 981 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 694, 46, 982, 983 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 117, 118, 979, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 984 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_3": {
          "hide_name": 0,
          "bits": [ 912 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_4": {
          "hide_name": 0,
          "bits": [ 911 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_4_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 280, 985, 986, 178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_4_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 280, 457, 987, 992 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_5": {
          "hide_name": 0,
          "bits": [ 910 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_5_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 988, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 152, 421, 990, 991 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_6": {
          "hide_name": 0,
          "bits": [ 909 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_6_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 280, 993, 994, 178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 172, 173, 877, 995 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 280, 457, 995, 996 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 172, 998, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_6_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 34, 1000, 1001, 997 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_7": {
          "hide_name": 0,
          "bits": [ 908 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_7_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 836, 188, 1002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_8": {
          "hide_name": 0,
          "bits": [ 907 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_8_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 280, 1003, 1004, 178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 238, 169, 1006 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 280, 457, 1005, 1008 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 172, 881, 1007 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_9": {
          "hide_name": 0,
          "bits": [ 906 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_9_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1009, 1010 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 152, 416, 1011, 1012 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 34, 1014, 1015, 1016 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 709, 46, 49, 1017 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 117, 1013, 118, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.0_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA": {
          "hide_name": 0,
          "bits": [ 1033 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_1": {
          "hide_name": 0,
          "bits": [ 1032 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_10": {
          "hide_name": 0,
          "bits": [ 1023 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_10_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 117, 118, 536, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 531, 1036, 1037 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1037 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 606 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_10_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 538, 605, 606 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_10_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 152, 536, 1034, 1035 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11": {
          "hide_name": 0,
          "bits": [ 1022 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 117, 118, 125, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 121, 1042, 1043 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1043 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1044 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 143, 1046, 200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 152, 153, 154, 155 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 127, 1045, 1044 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 152, 1048, 141, 1049 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 152, 125, 1040, 1041 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 34, 1050, 1051 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 679, 46, 1054, 1055 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_12": {
          "hide_name": 0,
          "bits": [ 1021 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13": {
          "hide_name": 0,
          "bits": [ 1020 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 117, 118, 1059, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 16, 22, 23, 24 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 79, 1062, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 21, 1064, 1065 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1065 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 26, 37, 38 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 152, 1059, 1060, 1061 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 40, 1068, 1063, 1069 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 117, 118, 1063, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1070 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1071 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1072 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 40, 1047, 140 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 40, 1052, 124, 1053 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 40, 41, 42, 43 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 34, 1066, 1067 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 673, 46, 1073, 1074 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14": {
          "hide_name": 0,
          "bits": [ 1019 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 117, 118, 1075, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 16, 614, 615, 616 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 612, 1079, 1080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1080 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 152, 1075, 1076, 1077 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 40, 1086, 1078, 1087 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 117, 118, 1078, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 611 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1088 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 40, 1089, 621, 1090 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 34, 1083, 1084, 1085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 735, 46, 49, 1091 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_15": {
          "hide_name": 0,
          "bits": [ 1018 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 117, 118, 622, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_1_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 618, 1082, 1081 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_1_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1081 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 152, 622, 1092, 1093 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 34, 1096, 1097 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 738, 46, 1098, 1099 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 584, 585, 583 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2": {
          "hide_name": 0,
          "bits": [ 1031 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 117, 118, 1100, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 16, 527, 528, 529 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 573, 1103, 1104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1104 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 647 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 526, 1106, 1107 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1107 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 1108 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 117, 118, 1110, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 16, 522, 523, 524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 838, 188, 1113, 1112 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 40, 1111, 1114, 1115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 152, 1100, 1101, 1102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 34, 1118, 1119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 728, 46, 1120, 1121 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 40, 1116, 1105, 1117 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 117, 118, 1105, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1122 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 117, 118, 1111, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 34, 1056, 1057, 1058 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 721, 46, 1123, 1124 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 610 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 40, 1038, 535, 1039 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_3": {
          "hide_name": 0,
          "bits": [ 1030 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_4": {
          "hide_name": 0,
          "bits": [ 1029 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5": {
          "hide_name": 0,
          "bits": [ 1028 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 117, 118, 1125, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 594, 1128, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1129 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 15, 1131, 1132 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1132 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 152, 1125, 1126, 1127 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 40, 1136, 1130, 1137 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 117, 118, 1130, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1138 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 34, 1133, 1134, 1135 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 670, 46, 49, 1139 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_6": {
          "hide_name": 0,
          "bits": [ 1027 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_7": {
          "hide_name": 0,
          "bits": [ 1026 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_7_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 34, 1140, 1141 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8": {
          "hide_name": 0,
          "bits": [ 1025 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 117, 118, 274, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 13, 1144, 1145 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1145 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 1146 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 152, 665, 1147, 1148 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1149 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 286, 1109, 1108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 284, 1150, 1149 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 117, 118, 1151, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 322, 169, 1152 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 40, 287, 288, 289 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 152, 274, 1142, 1143 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 40, 1155, 273, 1156 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 34, 1153, 1154 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 668, 46, 1157, 1158 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9": {
          "hide_name": 0,
          "bits": [ 1024 ],
          "attributes": {
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 117, 118, 1159, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 16, 625, 626, 627 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 592, 1162, 1163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1163 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:128.26-128.41|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 624, 1095, 1094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1094 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:206.38-208.43|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 152, 1159, 1160, 1161 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 40, 1168, 1164, 1169 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 117, 118, 1164, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1170 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:201.36-201.42|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 34, 1165, 1166, 1167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.registerFile.0.1_WDATA_9_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 672, 46, 49, 1171 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.rs1": {
          "hide_name": 0,
          "bits": [ 518, 495, 491, 440, 418, 366, 363, 360, 336, 329, 111, 108, 99, 95, 92, 89, 82, 86, 60, 50, 79, 594, 592, 584, 575, 549, 554, 573, 648, 291, 644, 634 ],
          "attributes": {
            "hdlname": "FemtoRV32 rs1",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:97.15-97.18"
          }
        },
        "FemtoRV32.rs2": {
          "hide_name": 0,
          "bits": [ 773, 770, 755, 766, 769, 414, 368, 380, 382, 332, 258, 113, 106, 104, 97, 114, 115, 116, 74, 57, 81, 596, 597, 590, 580, 552, 565, 950, 650, 651, 660, 642 ],
          "attributes": {
            "hdlname": "FemtoRV32 rs2",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:98.15-98.18"
          }
        },
        "FemtoRV32.state": {
          "hide_name": 0,
          "bits": [ 1174, 1176, 520, 918 ],
          "attributes": {
            "hdlname": "FemtoRV32 state",
            "onehot": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:308.24-308.29"
          }
        },
        "FemtoRV32.state_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1172 ],
          "attributes": {
          }
        },
        "FemtoRV32.state_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 1173 ],
          "attributes": {
          }
        },
        "FemtoRV32.state_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 11, 1180 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.state_SB_DFFSR_Q_1_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 860 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "FemtoRV32.state_SB_DFFSR_Q_1_R": {
          "hide_name": 0,
          "bits": [ 1181 ],
          "attributes": {
          }
        },
        "FemtoRV32.state_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1179 ],
          "attributes": {
          }
        },
        "FemtoRV32.state_SB_DFFSS_Q_D": {
          "hide_name": 0,
          "bits": [ 1182 ],
          "attributes": {
          }
        },
        "FemtoRV32.state_SB_DFFSS_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 918, 520, 1175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "FemtoRV32.state_SB_DFFSS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1176, 11, 1177, 1178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_array_muxed0": {
          "hide_name": 0,
          "bits": [ 1710, 1709, 1712, 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1693, 1692, 1273, 1707, 1701, 1700, 1699, 1698, 1705, 1704, 1703, 1702, 1691, 1695, 1694, 1706, 1678, 1677, 1676 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:111.15-111.35"
          }
        },
        "builder_array_muxed1": {
          "hide_name": 0,
          "bits": [ 1719, 1717, 1715, 1416, 1422, 1428, 1434, 1923, 1922, 1448, 1305, 1918, 1316, 1913, 1326, 1910, 1908, 1906, 1344, 1903, 1358, 1364, 1935, 1933, 1931, 1382, 1928, 1926, 1396, 1916, 1899, 1897 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:112.15-112.35"
          }
        },
        "builder_array_muxed2": {
          "hide_name": 0,
          "bits": [ 1945, 1942, 1939, 1937 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:113.15-113.35"
          }
        },
        "builder_array_muxed3": {
          "hide_name": 0,
          "bits": [ 1293 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:114.15-114.35"
          }
        },
        "builder_array_muxed4": {
          "hide_name": 0,
          "bits": [ 1293 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:115.15-115.35"
          }
        },
        "builder_array_muxed5": {
          "hide_name": 0,
          "bits": [ 1947 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:116.15-116.35"
          }
        },
        "builder_array_muxed6": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:117.15-117.35"
          }
        },
        "builder_array_muxed7": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:118.15-118.35"
          }
        },
        "builder_count": {
          "hide_name": 0,
          "bits": [ 1191, 1192, 1189, 1232, 1229, 1226, 3391, 1214, 1211, 3392, 1204, 1201, 1198, 1187, 3393, 1185, 3394, 3395, 3396, 3397 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:119.15-119.28",
            "unused_bits": "6 9 14 16 17 18 19"
          }
        },
        "builder_count_SB_DFFESR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1188 ],
          "attributes": {
          }
        },
        "builder_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1190 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "builder_count_SB_DFFESR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1193 ],
          "attributes": {
          }
        },
        "builder_count_SB_DFFESR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1194 ],
          "attributes": {
          }
        },
        "builder_count_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1186 ],
          "attributes": {
          }
        },
        "builder_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1195 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "builder_count_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1199 ],
          "attributes": {
          }
        },
        "builder_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1197 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "builder_count_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1202 ],
          "attributes": {
          }
        },
        "builder_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1200 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "builder_count_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1205 ],
          "attributes": {
          }
        },
        "builder_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1203 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "builder_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1206 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "builder_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 1207, "1", 1206 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1208 ],
          "attributes": {
          }
        },
        "builder_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1209 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_count_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1210 ],
          "attributes": {
          }
        },
        "builder_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1212 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "builder_count_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1215 ],
          "attributes": {
          }
        },
        "builder_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1213 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "builder_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1216 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "builder_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 1217, "1", 1216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1218 ],
          "attributes": {
          }
        },
        "builder_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 1220 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_count_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1225 ],
          "attributes": {
          }
        },
        "builder_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1227 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "builder_count_SB_DFFESR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1230 ],
          "attributes": {
          }
        },
        "builder_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1228 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "builder_count_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1233 ],
          "attributes": {
          }
        },
        "builder_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1231 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "builder_count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1184 ],
          "attributes": {
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1234 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 1235 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 1236 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 1238 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 1240 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ "0", 1224, "1", 1238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1223 ],
          "attributes": {
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ "0", 1239, "1", 1236 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1243 ],
          "attributes": {
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ "0", 1237, "1", 1235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1245 ],
          "attributes": {
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_DFFESR_D_Q": {
          "hide_name": 0,
          "bits": [ 1221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1196 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ "0", 1246, "1", 1196 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1237.31-1237.51|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1247 ],
          "attributes": {
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1248 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_I0": {
          "hide_name": 0,
          "bits": [ 1244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 1244, 1209, 1241, 1248 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1242 ],
          "attributes": {
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1222, 1250, 1249, 1253 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1251, 1252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_csrbank0_bus_errors_w": {
          "hide_name": 0,
          "bits": [ 1766, 1767, 1401, 1413, 1419, 1425, 1431, 1437, 1441, 1445, 1302, 1309, 1313, 1319, 1323, 1329, 1333, 1337, 1341, 1347, 1355, 1361, 1367, 1371, 1375, 1379, 1385, 1389, 1393, 1399, 1407, 1411 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:122.15-122.44"
          }
        },
        "builder_csrbank0_reset0_re": {
          "hide_name": 0,
          "bits": [ 1256 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:125.15-125.41"
          }
        },
        "builder_csrbank0_reset0_re_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1265, 1255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_csrbank0_reset0_re_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1259, 1260, 1258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_csrbank0_reset0_re_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1261 ],
          "attributes": {
          }
        },
        "builder_csrbank0_reset0_w": {
          "hide_name": 0,
          "bits": [ 2006, 1785 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:126.15-126.40"
          }
        },
        "builder_csrbank0_scratch0_re": {
          "hide_name": 0,
          "bits": [ 1266 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:129.15-129.43"
          }
        },
        "builder_csrbank0_scratch0_w": {
          "hide_name": 0,
          "bits": [ 1449, 1349, 1402, 3398, 3399, 3400, 3401, 1438, 1442, 3402, 3403, 1310, 3404, 1320, 3405, 1330, 1334, 1338, 3406, 1348, 3407, 3408, 1368, 1372, 1376, 3409, 1386, 1390, 3410, 1400, 1408, 1412 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:130.15-130.42",
            "unused_bits": "3 4 5 6 9 10 12 14 18 20 21 25 28"
          }
        },
        "builder_csrbank1_out0_re": {
          "hide_name": 0,
          "bits": [ 1268 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:134.15-134.39"
          }
        },
        "builder_csrbank1_out0_re_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1267, 1257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_csrbank1_out0_re_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1271, 1272, 1260 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_csrbank1_out0_w": {
          "hide_name": 0,
          "bits": [ 5, 4, 3 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:135.15-135.38"
          }
        },
        "builder_csrbank2_ev_enable0_re": {
          "hide_name": 0,
          "bits": [ 1277 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:139.15-139.45"
          }
        },
        "builder_csrbank2_ev_enable0_re_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1279, 1276 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_csrbank2_ev_enable0_w": {
          "hide_name": 0,
          "bits": [ 2198, 2007 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:140.15-140.44"
          }
        },
        "builder_csrbank2_ev_pending_re": {
          "hide_name": 0,
          "bits": [ 1280 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:143.15-143.45"
          }
        },
        "builder_csrbank2_ev_pending_w": {
          "hide_name": 0,
          "bits": [ 2290, 2082 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:144.15-144.44"
          }
        },
        "builder_csrbank2_ev_status_w": {
          "hide_name": 0,
          "bits": [ 3411, 1467 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:148.15-148.43",
            "unused_bits": "0 "
          }
        },
        "builder_csrbank3_en0_re": {
          "hide_name": 0,
          "bits": [ 1283 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:168.15-168.38"
          }
        },
        "builder_csrbank3_en0_w": {
          "hide_name": 0,
          "bits": [ 2803 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:169.15-169.37"
          }
        },
        "builder_csrbank3_ev_enable0_re": {
          "hide_name": 0,
          "bits": [ 1285 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:172.15-172.45"
          }
        },
        "builder_csrbank3_ev_enable0_w": {
          "hide_name": 0,
          "bits": [ 2804 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:173.15-173.44"
          }
        },
        "builder_csrbank3_ev_pending_re": {
          "hide_name": 0,
          "bits": [ 1287 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:176.15-176.45"
          }
        },
        "builder_csrbank3_ev_pending_w": {
          "hide_name": 0,
          "bits": [ 2988 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:177.15-177.44"
          }
        },
        "builder_csrbank3_load0_re": {
          "hide_name": 0,
          "bits": [ 1288 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:184.15-184.40"
          }
        },
        "builder_csrbank3_load0_w": {
          "hide_name": 0,
          "bits": [ 2817, 1542, 1606, 1623, 1630, 1636, 1641, 1647, 1653, 1659, 1483, 1489, 1495, 1502, 1508, 1513, 1520, 1526, 1532, 1537, 1549, 1556, 2819, 1566, 1572, 1577, 1583, 1590, 1595, 1601, 1613, 1619 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:185.15-185.39"
          }
        },
        "builder_csrbank3_reload0_re": {
          "hide_name": 0,
          "bits": [ 1289 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:188.15-188.42"
          }
        },
        "builder_csrbank3_reload0_w": {
          "hide_name": 0,
          "bits": [ 2824, 1539, 1603, 1621, 1627, 1633, 1639, 1645, 1651, 1657, 1481, 1487, 1493, 1499, 1505, 1511, 1517, 1523, 1529, 1535, 1547, 1553, 1559, 1563, 1569, 1575, 1581, 1587, 1593, 1599, 1611, 1617 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:189.15-189.41"
          }
        },
        "builder_csrbank3_update_value0_re": {
          "hide_name": 0,
          "bits": [ 1291 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:193.15-193.48"
          }
        },
        "builder_csrbank3_update_value0_w": {
          "hide_name": 0,
          "bits": [ 2826 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:194.15-194.47"
          }
        },
        "builder_csrbank3_value_w": {
          "hide_name": 0,
          "bits": [ 2986, 1541, 1605, 1624, 1629, 1635, 1642, 1648, 1654, 1660, 1484, 1490, 1496, 1501, 1507, 1514, 1519, 1525, 1531, 1538, 1550, 1555, 2987, 1565, 1571, 1578, 1584, 1589, 1596, 1602, 1614, 1620 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:198.15-198.39"
          }
        },
        "builder_femtorv_state": {
          "hide_name": 0,
          "bits": [ 1293 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:205.15-205.36"
          }
        },
        "builder_femtorv_state_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1292 ],
          "attributes": {
          }
        },
        "builder_femtorv_state_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1295 ],
          "attributes": {
          }
        },
        "builder_grant": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:206.15-206.28"
          }
        },
        "builder_interface0_ack": {
          "hide_name": 0,
          "bits": [ 1306 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:207.15-207.37"
          }
        },
        "builder_interface0_adr": {
          "hide_name": 0,
          "bits": [ 1710, 1709, 1712, 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1693, 1692, 1273, 1707, 1701, 1700, 1699, 1698, 1705, 1704, 1703, 1702, 1691, 1695, 1694, 1706, 1678, 1677, 1676 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:208.15-208.37"
          }
        },
        "builder_interface0_bank_bus_dat_r": {
          "hide_name": 0,
          "bits": [ 1297, 1299, 1352, 1404, 1418, 1424, 1430, 1436, 1440, 1444, 1301, 1308, 1312, 1318, 1322, 1328, 1332, 1336, 1340, 1346, 1354, 1360, 1366, 1370, 1374, 1378, 1384, 1388, 1392, 1398, 1406, 1410 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:210.15-210.48"
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1300 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_10_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1302, 1303, 1265, 1281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1304 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1307 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1311 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_12_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1313, 1314, 1265, 1281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1315 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1317 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1321 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_14_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1323, 1324, 1265, 1281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1325 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1327 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 1331 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 1335 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 1339 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_18_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1341, 1342, 1265, 1281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1343 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 1345 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1298 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 1353 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_20_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1355, 1356, 1265, 1281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1357 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 1359 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_21_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1361, 1362, 1265, 1281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1363 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 1365 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 1369 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 1373 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 1377 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_25_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1379, 1380, 1265, 1281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1381 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 1383 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 1387 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 1391 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_28_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1393, 1394, 1265, 1281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1395 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 1397 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1351 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 1405 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_31_D": {
          "hide_name": 0,
          "bits": [ 1409 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1403 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1413, 1414, 1265, 1281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1415 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1417 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1419, 1420, 1265, 1281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1421 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1423 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_5_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1425, 1426, 1265, 1281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1427 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1429 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_6_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1431, 1432, 1265, 1281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1433 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1435 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1439 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1443 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_9_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1445, 1446, 1265, 1281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1447 ],
          "attributes": {
          }
        },
        "builder_interface0_bank_bus_dat_r_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1296 ],
          "attributes": {
          }
        },
        "builder_interface0_bte": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:214.15-214.37"
          }
        },
        "builder_interface0_cti": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:215.15-215.37"
          }
        },
        "builder_interface0_dat_w": {
          "hide_name": 0,
          "bits": [ 1719, 1717, 1715, 1416, 1422, 1428, 1434, 1923, 1922, 1448, 1305, 1918, 1316, 1913, 1326, 1910, 1908, 1906, 1344, 1903, 1358, 1364, 1935, 1933, 1931, 1382, 1928, 1926, 1396, 1916, 1899, 1897 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:218.15-218.39"
          }
        },
        "builder_interface0_err": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:219.15-219.37"
          }
        },
        "builder_interface0_sel": {
          "hide_name": 0,
          "bits": [ 1945, 1942, 1939, 1937 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:220.15-220.37"
          }
        },
        "builder_interface0_stb": {
          "hide_name": 0,
          "bits": [ 1293 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:221.15-221.37"
          }
        },
        "builder_interface0_we": {
          "hide_name": 0,
          "bits": [ 1947 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:222.15-222.36"
          }
        },
        "builder_interface1_bank_bus_dat_r": {
          "hide_name": 0,
          "bits": [ 1453, 1452, 1451, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:225.15-225.48"
          }
        },
        "builder_interface1_bank_bus_dat_r_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 1270 ],
          "attributes": {
          }
        },
        "builder_interface2_bank_bus_dat_r": {
          "hide_name": 0,
          "bits": [ 1466, 1471, 1473, 1455, 1458, 1460, 1462, 1464, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:234.15-234.48"
          }
        },
        "builder_interface2_bank_bus_dat_r_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1457 ],
          "attributes": {
          }
        },
        "builder_interface2_bank_bus_dat_r_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1459 ],
          "attributes": {
          }
        },
        "builder_interface2_bank_bus_dat_r_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1461 ],
          "attributes": {
          }
        },
        "builder_interface2_bank_bus_dat_r_SB_DFFSR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1463 ],
          "attributes": {
          }
        },
        "builder_interface2_bank_bus_dat_r_SB_DFFSR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1465 ],
          "attributes": {
          }
        },
        "builder_interface2_bank_bus_dat_r_SB_DFFSR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1470 ],
          "attributes": {
          }
        },
        "builder_interface2_bank_bus_dat_r_SB_DFFSR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1472 ],
          "attributes": {
          }
        },
        "builder_interface2_bank_bus_dat_r_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1454 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r": {
          "hide_name": 0,
          "bits": [ 1475, 1478, 1544, 1608, 1626, 1632, 1638, 1644, 1650, 1656, 1480, 1486, 1492, 1498, 1504, 1510, 1516, 1522, 1528, 1534, 1546, 1552, 1558, 1562, 1568, 1574, 1580, 1586, 1592, 1598, 1610, 1616 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:239.15-239.48"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1479 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1481, 1265, 1482 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1485 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1487, 1265, 1488 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1491 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1493, 1265, 1494 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1497 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1499, 1265, 1500 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1503 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1505, 1265, 1506 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1509 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1511, 1265, 1512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 1515 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1517, 1265, 1518 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 1521 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1523, 1265, 1524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 1527 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1529, 1265, 1530 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 1533 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_19_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1535, 1265, 1536 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1477 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1539, 1265, 1540 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 1545 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_20_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1547, 1265, 1548 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 1551 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_21_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1553, 1265, 1554 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 1557 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 1561 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_23_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1563, 1265, 1564 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 1567 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_24_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1569, 1265, 1570 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 1573 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_25_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1575, 1265, 1576 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 1579 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_26_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1581, 1265, 1582 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 1585 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_27_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1587, 1265, 1588 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 1591 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_28_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1593, 1265, 1594 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 1597 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_29_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1599, 1265, 1600 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1543 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1603, 1265, 1604 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 1609 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_30_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1611, 1265, 1612 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_31_D": {
          "hide_name": 0,
          "bits": [ 1615 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_31_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1617, 1265, 1618 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1607 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1621, 1265, 1622 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1625 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1627, 1265, 1628 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1631 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1633, 1265, 1634 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1637 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1639, 1265, 1640 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1643 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1645, 1265, 1646 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1649 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1651, 1265, 1652 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1655 ],
          "attributes": {
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1657, 1265, 1658 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_interface3_bank_bus_dat_r_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1474 ],
          "attributes": {
          }
        },
        "builder_regs0": {
          "hide_name": 0,
          "bits": [ 1661 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:244.15-244.28"
          }
        },
        "builder_regs1": {
          "hide_name": 0,
          "bits": [ 1662 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:245.15-245.28"
          }
        },
        "builder_request": {
          "hide_name": 0,
          "bits": [ 1293 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:246.15-246.30"
          }
        },
        "builder_rs232phyrx_state": {
          "hide_name": 0,
          "bits": [ 1664 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:248.15-248.39"
          }
        },
        "builder_rs232phyrx_state_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1663 ],
          "attributes": {
          }
        },
        "builder_rs232phyrx_state_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1665 ],
          "attributes": {
          }
        },
        "builder_rs232phytx_state": {
          "hide_name": 0,
          "bits": [ 1667 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:250.15-250.39"
          }
        },
        "builder_rs232phytx_state_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1666 ],
          "attributes": {
          }
        },
        "builder_rs232phytx_state_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1670 ],
          "attributes": {
          }
        },
        "builder_shared_adr": {
          "hide_name": 0,
          "bits": [ 1710, 1709, 1712, 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1693, 1692, 1273, 1707, 1701, 1700, 1699, 1698, 1705, 1704, 1703, 1702, 1691, 1695, 1694, 1706, 1678, 1677, 1676 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:252.15-252.33"
          }
        },
        "builder_shared_bte": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:253.15-253.33"
          }
        },
        "builder_shared_cti": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:254.15-254.33"
          }
        },
        "builder_shared_cyc": {
          "hide_name": 0,
          "bits": [ 1293 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:255.15-255.33"
          }
        },
        "builder_shared_dat_w": {
          "hide_name": 0,
          "bits": [ 1719, 1717, 1715, 1416, 1422, 1428, 1434, 1923, 1922, 1448, 1305, 1918, 1316, 1913, 1326, 1910, 1908, 1906, 1344, 1903, 1358, 1364, 1935, 1933, 1931, 1382, 1928, 1926, 1396, 1916, 1899, 1897 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:257.15-257.35"
          }
        },
        "builder_shared_err": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:258.15-258.33"
          }
        },
        "builder_shared_sel": {
          "hide_name": 0,
          "bits": [ 1945, 1942, 1939, 1937 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:259.15-259.33"
          }
        },
        "builder_shared_stb": {
          "hide_name": 0,
          "bits": [ 1293 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:260.15-260.33"
          }
        },
        "builder_shared_we": {
          "hide_name": 0,
          "bits": [ 1947 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:261.15-261.32"
          }
        },
        "builder_slave_sel_r": {
          "hide_name": 0,
          "bits": [ 1684, 1674, 1672 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:263.15-263.34"
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1293, 1673 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1676, 1677, 1678, 1679 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1293, 1986, 1683 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1685, 1679 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1676, 1274, 1262, 1686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1293, 1671 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1691, 1273, 1689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1263, 1680, 1681, 1682 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1696, 1697 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_slave_sel_r_SB_DFF_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1680, 1689, 1690, 1682 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_wishbone2csr_state": {
          "hide_name": 0,
          "bits": [ 1306 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:267.15-267.41"
          }
        },
        "builder_wishbone2csr_state_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1306, 1708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "builder_wishbone2csr_state_SB_DFFSR_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1271, 1260, 1269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "clk12": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "keep": "true",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:23.26-23.31"
          }
        },
        "led_blue": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:24.26-24.34"
          }
        },
        "led_blue_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1714 ],
          "attributes": {
          }
        },
        "led_green": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:25.26-25.35"
          }
        },
        "led_green_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1716 ],
          "attributes": {
          }
        },
        "led_red": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:26.26-26.33"
          }
        },
        "led_red_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1718 ],
          "attributes": {
          }
        },
        "main_minimalsoc_adapted_interface_adr": {
          "hide_name": 0,
          "bits": [ 1710, 1709, 1712, 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1693, 1692, 1273, 1707, 1701, 1700, 1699, 1698, 1705, 1704, 1703, 1702, 1691, 1695, 1694, 1706, 1678, 1677, 1676 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:269.15-269.52"
          }
        },
        "main_minimalsoc_adapted_interface_bte": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:270.15-270.52"
          }
        },
        "main_minimalsoc_adapted_interface_cti": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:271.15-271.52"
          }
        },
        "main_minimalsoc_adapted_interface_cyc": {
          "hide_name": 0,
          "bits": [ 1293 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:272.15-272.52"
          }
        },
        "main_minimalsoc_adapted_interface_dat_w": {
          "hide_name": 0,
          "bits": [ 1719, 1717, 1715, 1416, 1422, 1428, 1434, 1923, 1922, 1448, 1305, 1918, 1316, 1913, 1326, 1910, 1908, 1906, 1344, 1903, 1358, 1364, 1935, 1933, 1931, 1382, 1928, 1926, 1396, 1916, 1899, 1897 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:274.15-274.54"
          }
        },
        "main_minimalsoc_adapted_interface_err": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:275.15-275.52"
          }
        },
        "main_minimalsoc_adapted_interface_sel": {
          "hide_name": 0,
          "bits": [ 1945, 1942, 1939, 1937 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:276.15-276.52"
          }
        },
        "main_minimalsoc_adapted_interface_stb": {
          "hide_name": 0,
          "bits": [ 1293 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:277.15-277.52"
          }
        },
        "main_minimalsoc_adapted_interface_we": {
          "hide_name": 0,
          "bits": [ 1947 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:278.15-278.51"
          }
        },
        "main_minimalsoc_bus_errors": {
          "hide_name": 0,
          "bits": [ 1766, 1767, 1401, 1413, 1419, 1425, 1431, 1437, 1441, 1445, 1302, 1309, 1313, 1319, 1323, 1329, 1333, 1337, 1341, 1347, 1355, 1361, 1367, 1371, 1375, 1379, 1385, 1389, 1393, 1399, 1407, 1411 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:280.15-280.41"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1723 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1724 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1726 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1725 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1728 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1727 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1730 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1729 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1732 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1731 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1734 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1733 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 1736 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1735 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 1738 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1737 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 1740 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1739 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 1742 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_19_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1741 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1722 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1744 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 1747 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_20_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1743 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 1749 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_21_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1748 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 1751 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_22_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1750 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 1753 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_23_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1752 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 1755 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_24_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1754 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 1757 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_25_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1756 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 1759 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_26_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1758 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 1761 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_27_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1760 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 1763 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_28_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1762 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 1765 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_29_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1764 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1746 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1745 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 1770 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 1771 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1769 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1768 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1773 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1772 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1775 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1774 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1777 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1776 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1779 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1778 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1781 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1780 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1783 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1782 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1720 ],
          "attributes": {
          }
        },
        "main_minimalsoc_bus_errors_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1784 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244.44-1244.77|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_bus_errors_status": {
          "hide_name": 0,
          "bits": [ 1766, 1767, 1401, 1413, 1419, 1425, 1431, 1437, 1441, 1445, 1302, 1309, 1313, 1319, 1323, 1329, 1333, 1337, 1341, 1347, 1355, 1361, 1367, 1371, 1375, 1379, 1385, 1389, 1393, 1399, 1407, 1411 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:282.15-282.48"
          }
        },
        "main_minimalsoc_cpu_rst": {
          "hide_name": 0,
          "bits": [ 1785 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:284.15-284.38"
          }
        },
        "main_minimalsoc_cpu_rst_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1349, 1265, 1350 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_enable_storage": {
          "hide_name": 0,
          "bits": [ 2198, 2007 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:286.15-286.45"
          }
        },
        "main_minimalsoc_idbus_adr": {
          "hide_name": 0,
          "bits": [ "x", "x", 1710, 1709, 1712, 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1693, 1692, 1273, 1707, 1701, 1700, 1699, 1698, 1705, 1704, 1703, 1702, 1691, 1695, 1694, 1706, 1678, 1677, 1676 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:288.15-288.40"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1788 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 15, 1176, 1174, 1789 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1790 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1792 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 21, 1176, 1174, 1793 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1791 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1795 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 26, 1176, 1174, 1796 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1794 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1798 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 121, 1176, 1174, 1799 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1797 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1801 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 127, 1176, 1174, 1802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1800 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1804 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 143, 1176, 1174, 1805 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1803 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 1807 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 161, 1176, 1174, 1808 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1806 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 1810 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 196, 1176, 1174, 1811 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1809 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 1813 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 212, 1176, 1174, 1814 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1812 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 1816 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_19_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 214, 1176, 1174, 1817 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1815 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1787 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 13, 1176, 1174, 1819 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1820 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 1823 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_20_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 268, 1176, 1174, 1824 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1818 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 1826 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_21_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 306, 1176, 1174, 1827 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1825 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 1829 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_22_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 311, 1176, 1174, 1830 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1828 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 1832 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_23_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 324, 1176, 1174, 1834 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1831 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 1836 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_24_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 391, 1176, 1174, 1838 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1835 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 1840 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_25_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 393, 1176, 1174, 1842 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1839 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 1844 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_26_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 403, 1176, 1174, 1845 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1843 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 1848 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_27_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 426, 1176, 1174, 1849 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 418, 1847, 1846 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1846 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 1852 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_28_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 460, 1176, 1174, 1853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 440, 1851, 1850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1850 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 1856 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 461, 1176, 1174, 1857 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 491, 1855, 1854 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1854 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1858 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 518, 1860, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 172, 173, 1861 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 495, 1859, 1858 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 955, 889, 879 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1864, 1865, 893, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1866, 1867 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1822 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 284, 1176, 1174, 1872 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1821 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1874 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 286, 1176, 1174, 1875 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1873 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1877 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 526, 1176, 1174, 1878 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1876 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1880 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 531, 1176, 1174, 1881 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1879 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1883 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 538, 1176, 1174, 1884 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1882 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1886 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 612, 1176, 1174, 1887 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1885 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1889 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 618, 1176, 1174, 1890 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1888 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1892 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 624, 1176, 1174, 1893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1891 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1786 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 10, 1176, 1174, 1894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_adr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1895 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/femtorv32_quark.v:212.43-213.62|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_idbus_adr_next_value0": {
          "hide_name": 0,
          "bits": [ "x", "x", 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 3365, 3366 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:289.15-289.52",
            "unused_bits": "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "main_minimalsoc_idbus_bte": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:291.15-291.40"
          }
        },
        "main_minimalsoc_idbus_cti": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:292.15-292.40"
          }
        },
        "main_minimalsoc_idbus_cyc": {
          "hide_name": 0,
          "bits": [ 1293 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:293.15-293.40"
          }
        },
        "main_minimalsoc_idbus_dat_w": {
          "hide_name": 0,
          "bits": [ 1719, 1717, 1715, 1416, 1422, 1428, 1434, 1923, 1922, 1448, 1305, 1918, 1316, 1913, 1326, 1910, 1908, 1906, 1344, 1903, 1358, 1364, 1935, 1933, 1931, 1382, 1928, 1926, 1396, 1916, 1899, 1897 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:295.15-295.42"
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1900 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1901 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1902 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1904 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1905 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1907 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 642, 1861, 955, 1909 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 660, 1861, 955, 1911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 651, 1861, 955, 1912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 650, 1861, 955, 1914 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1898 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 950, 1861, 955, 1917 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 565, 1861, 955, 1919 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 552, 1861, 955, 1920 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 580, 1861, 955, 1921 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1915 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1924 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1925 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1927 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1929 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1930 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1932 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1934 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_dat_w_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1896 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_dat_w_next_value1": {
          "hide_name": 0,
          "bits": [ 773, 770, 755, 766, 769, 414, 368, 380, 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:296.15-296.54",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "main_minimalsoc_idbus_err": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:298.15-298.40"
          }
        },
        "main_minimalsoc_idbus_sel": {
          "hide_name": 0,
          "bits": [ 1945, 1942, 1939, 1937 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:299.15-299.40"
          }
        },
        "main_minimalsoc_idbus_sel_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1938 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_sel_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1941 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_sel_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1944 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_sel_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1936 ],
          "attributes": {
          }
        },
        "main_minimalsoc_idbus_sel_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1943, 175, 965 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_stb": {
          "hide_name": 0,
          "bits": [ 1293 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:302.15-302.40"
          }
        },
        "main_minimalsoc_idbus_we": {
          "hide_name": 0,
          "bits": [ 1947 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:303.15-303.39"
          }
        },
        "main_minimalsoc_idbus_we_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 172, 1940, 955, 1943 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_we_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 1947, 1948, 1269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_we_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1257, 1278 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_we_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1949, 1264 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_we_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1711, 1713, 1950 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_we_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1254, 1282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_we_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1991, 1675 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_we_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1942, 1951 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_we_next_value_ce3": {
          "hide_name": 0,
          "bits": [ 1946 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:305.15-305.54"
          }
        },
        "main_minimalsoc_idbus_we_next_value_ce3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 589, 1183 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_we_next_value_ce3_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 172, 280, 889, 177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_idbus_we_next_value_ce3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 238, 172, 1956 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_mbus_addr": {
          "hide_name": 0,
          "bits": [ "x", "x", 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 3365, 3366 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:308.15-308.40",
            "unused_bits": "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "main_minimalsoc_mbus_rdata1": {
          "hide_name": 0,
          "bits": [ 1979, 1978, 1976, 1975, 1974, 1973, 1972, 1864, 1971, 1970, 1969, 1968, 1966, 1965, 1964, 895, 1963, 1962, 1961, 1960, 1959, 1958, 1984, 1862, 1983, 1982, 1981, 1980, 1977, 1967, 1957, 891 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:311.15-311.42"
          }
        },
        "main_minimalsoc_mbus_wdata": {
          "hide_name": 0,
          "bits": [ 773, 770, 755, 766, 769, 414, 368, 380, 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:314.15-314.41",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "main_minimalsoc_minimalsoc_adr": {
          "hide_name": 0,
          "bits": [ 1710, 1709, 1712, 1711, 1841, 1837, 1833 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:316.15-316.45"
          }
        },
        "main_minimalsoc_minimalsoc_adr_burst": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:317.15-317.51"
          }
        },
        "main_minimalsoc_minimalsoc_dat_r": {
          "hide_name": 0,
          "bits": [ 2412, 2419, 2597, 2603, 2625, 2629, 2651, "0", 2672, 2676, 2697, 2702, 2723, 2727, 2748, "0", 2770, 2775, 2795, 2800, 2457, 2462, 2483, "0", 2506, 2512, 2533, 2538, 2559, 2565, 2586, "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:318.15-318.47"
          }
        },
        "main_minimalsoc_minimalsoc_ram_bus_ack": {
          "hide_name": 0,
          "bits": [ 1986 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:319.15-319.53"
          }
        },
        "main_minimalsoc_minimalsoc_ram_bus_ack_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1985 ],
          "attributes": {
          }
        },
        "main_minimalsoc_minimalsoc_ram_bus_adr": {
          "hide_name": 0,
          "bits": [ 1710, 1709, 1712, 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1693, 1692, 1273, 1707, 1701, 1700, 1699, 1698, 1705, 1704, 1703, 1702, 1691, 1695, 1694, 1706, 1678, 1677, 1676 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:320.15-320.53"
          }
        },
        "main_minimalsoc_minimalsoc_ram_bus_bte": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:321.15-321.53"
          }
        },
        "main_minimalsoc_minimalsoc_ram_bus_cti": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:322.15-322.53"
          }
        },
        "main_minimalsoc_minimalsoc_ram_bus_dat_r": {
          "hide_name": 0,
          "bits": [ 2412, 2419, 2597, 2603, 2625, 2629, 2651, "0", 2672, 2676, 2697, 2702, 2723, 2727, 2748, "0", 2770, 2775, 2795, 2800, 2457, 2462, 2483, "0", 2506, 2512, 2533, 2538, 2559, 2565, 2586, "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:324.15-324.55"
          }
        },
        "main_minimalsoc_minimalsoc_ram_bus_dat_w": {
          "hide_name": 0,
          "bits": [ 1719, 1717, 1715, 1416, 1422, 1428, 1434, 1923, 1922, 1448, 1305, 1918, 1316, 1913, 1326, 1910, 1908, 1906, 1344, 1903, 1358, 1364, 1935, 1933, 1931, 1382, 1928, 1926, 1396, 1916, 1899, 1897 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:325.15-325.55"
          }
        },
        "main_minimalsoc_minimalsoc_ram_bus_err": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:326.15-326.53"
          }
        },
        "main_minimalsoc_minimalsoc_ram_bus_sel": {
          "hide_name": 0,
          "bits": [ 1945, 1942, 1939, 1937 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:327.15-327.53"
          }
        },
        "main_minimalsoc_minimalsoc_ram_bus_stb": {
          "hide_name": 0,
          "bits": [ 1293 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:328.15-328.53"
          }
        },
        "main_minimalsoc_minimalsoc_ram_bus_we": {
          "hide_name": 0,
          "bits": [ 1947 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:329.15-329.52"
          }
        },
        "main_minimalsoc_pending_r": {
          "hide_name": 0,
          "bits": [ 1988, 1987 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:330.15-330.40"
          }
        },
        "main_minimalsoc_pending_re": {
          "hide_name": 0,
          "bits": [ 1989 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:331.15-331.41"
          }
        },
        "main_minimalsoc_pending_status": {
          "hide_name": 0,
          "bits": [ 2290, 2082 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:332.15-332.45"
          }
        },
        "main_minimalsoc_ram_adr": {
          "hide_name": 0,
          "bits": [ 1710, 1709, 1712, 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:334.15-334.38"
          }
        },
        "main_minimalsoc_ram_adr_burst": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:335.15-335.44"
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack": {
          "hide_name": 0,
          "bits": [ 1991 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:336.15-336.50"
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1990 ],
          "attributes": {
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_I3": {
          "hide_name": 0,
          "bits": [ 1986, 1306, 1991, 1992 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1862, 1863, 893, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_I3_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 1995, 1996, 1992 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2001, 2002, 2003, 2004 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1997, 1998, 1999, 2000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1721 ],
          "attributes": {
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 1293, 1993 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1992, 893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_ack_SB_LUT4_I2_1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1294, 1177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_adr": {
          "hide_name": 0,
          "bits": [ 1710, 1709, 1712, 1711, 1841, 1837, 1833, 1688, 1687, 1262, 1274, 1693, 1692, 1273, 1707, 1701, 1700, 1699, 1698, 1705, 1704, 1703, 1702, 1691, 1695, 1694, 1706, 1678, 1677, 1676 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:337.15-337.50"
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_bte": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:338.15-338.50"
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_cti": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:339.15-339.50"
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_dat_w": {
          "hide_name": 0,
          "bits": [ 1719, 1717, 1715, 1416, 1422, 1428, 1434, 1923, 1922, 1448, 1305, 1918, 1316, 1913, 1326, 1910, 1908, 1906, 1344, 1903, 1358, 1364, 1935, 1933, 1931, 1382, 1928, 1926, 1396, 1916, 1899, 1897 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:342.15-342.52"
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_err": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:343.15-343.50"
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_sel": {
          "hide_name": 0,
          "bits": [ 1945, 1942, 1939, 1937 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:344.15-344.50"
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_stb": {
          "hide_name": 0,
          "bits": [ 1293 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:345.15-345.50"
          }
        },
        "main_minimalsoc_ram_bus_ram_bus_we": {
          "hide_name": 0,
          "bits": [ 1947 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:346.15-346.49"
          }
        },
        "main_minimalsoc_ram_dat_w": {
          "hide_name": 0,
          "bits": [ 1719, 1717, 1715, 1416, 1422, 1428, 1434, 1923, 1922, 1448, 1305, 1918, 1316, 1913, 1326, 1910, 1908, 1906, 1344, 1903, 1358, 1364, 1935, 1933, 1931, 1382, 1928, 1926, 1396, 1916, 1899, 1897 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:348.15-348.40"
          }
        },
        "main_minimalsoc_reset_re": {
          "hide_name": 0,
          "bits": [ 2005 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:351.15-351.39"
          }
        },
        "main_minimalsoc_reset_re_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 520, 11, 40, 521 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_reset_storage": {
          "hide_name": 0,
          "bits": [ 2006, 1785 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:352.15-352.44"
          }
        },
        "main_minimalsoc_reset_storage_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1449, 1265, 1450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_rx0": {
          "hide_name": 0,
          "bits": [ 1467 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:353.15-353.34"
          }
        },
        "main_minimalsoc_rx1": {
          "hide_name": 0,
          "bits": [ 2082 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:354.15-354.34"
          }
        },
        "main_minimalsoc_rx2": {
          "hide_name": 0,
          "bits": [ 2007 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:355.15-355.34"
          }
        },
        "main_minimalsoc_rx2_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 2007, 1275, 2008 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_rx_count": {
          "hide_name": 0,
          "bits": [ 2016, 2017, 2014, 2011 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:357.15-357.39"
          }
        },
        "main_minimalsoc_rx_count_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2013 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2015 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:738.69-738.100|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_count_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2018 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_count_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2019 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2009 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2020 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:738.69-738.100|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_count_rs232phyrx_next_value_ce0": {
          "hide_name": 0,
          "bits": [ 2010 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:359.15-359.65"
          }
        },
        "main_minimalsoc_rx_data": {
          "hide_name": 0,
          "bits": [ 2030, 2029, 2028, 2027, 2026, 2025, 2024, 2023 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:360.15-360.38"
          }
        },
        "main_minimalsoc_rx_data_rs232phyrx_next_value_ce1": {
          "hide_name": 0,
          "bits": [ 2022 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:362.15-362.64"
          }
        },
        "main_minimalsoc_rx_enable": {
          "hide_name": 0,
          "bits": [ 1664 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:363.15-363.40"
          }
        },
        "main_minimalsoc_rx_fifo_consume": {
          "hide_name": 0,
          "bits": [ 2037, 2038, 2035, 2033 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:364.15-364.46"
          }
        },
        "main_minimalsoc_rx_fifo_consume_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2034 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_fifo_consume_SB_DFFE_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2036 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1344.45-1344.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_fifo_consume_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2039 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_fifo_consume_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2040 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_fifo_consume_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2031 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_fifo_consume_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2041 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1344.45-1344.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_fifo_do_read": {
          "hide_name": 0,
          "bits": [ 2032 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:365.15-365.46"
          }
        },
        "main_minimalsoc_rx_fifo_do_read_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2042, 2043, 2044 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_rx_fifo_do_read_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2042, 2044 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_rx_fifo_do_read_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1662, 2047, 2045 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_rx_fifo_fifo_in_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:366.15-366.52"
          }
        },
        "main_minimalsoc_rx_fifo_fifo_in_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:367.15-367.51"
          }
        },
        "main_minimalsoc_rx_fifo_level0": {
          "hide_name": 0,
          "bits": [ 2051, 2050, 2049, 2048, 2042 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:372.15-372.45"
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2054 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2055, 2056, 2057 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2058 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1348.48-1348.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2061 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2062, 2063, 2057 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2064 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1352.48-1352.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2060 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1348.48-1348.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2065 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2066 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2052 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2067, 2042, 2057, 2068 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1352.48-1352.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2069 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1348.48-1348.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2068 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1352.48-1352.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 2059 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1352.48-1352.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_fifo_level0_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 2053 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_fifo_produce": {
          "hide_name": 0,
          "bits": [ 2075, 2076, 2073, 2071 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:374.15-374.46"
          }
        },
        "main_minimalsoc_rx_fifo_produce_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2072 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_fifo_produce_SB_DFFE_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2074 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1341.45-1341.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_fifo_produce_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2077 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_fifo_produce_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2078 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_fifo_produce_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2070 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_fifo_produce_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2079 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1341.45-1341.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_fifo_rdport_adr": {
          "hide_name": 0,
          "bits": [ 2037, 2038, 2035, 2033 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:375.15-375.49"
          }
        },
        "main_minimalsoc_rx_fifo_rdport_dat_r": {
          "hide_name": 0,
          "bits": [ 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, "x", "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:376.15-376.51",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "main_minimalsoc_rx_fifo_rdport_re": {
          "hide_name": 0,
          "bits": [ 2032 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:377.15-377.48"
          }
        },
        "main_minimalsoc_rx_fifo_readable": {
          "hide_name": 0,
          "bits": [ 1467 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:379.15-379.47"
          }
        },
        "main_minimalsoc_rx_fifo_readable_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 2080 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_fifo_replace": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:380.15-380.46"
          }
        },
        "main_minimalsoc_rx_fifo_sink_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:381.15-381.49"
          }
        },
        "main_minimalsoc_rx_fifo_sink_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:382.15-382.48"
          }
        },
        "main_minimalsoc_rx_fifo_source_valid": {
          "hide_name": 0,
          "bits": [ 1467 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:390.15-390.51"
          }
        },
        "main_minimalsoc_rx_fifo_syncfifo_din": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:391.15-391.51"
          }
        },
        "main_minimalsoc_rx_fifo_syncfifo_dout": {
          "hide_name": 0,
          "bits": [ 3420, 3421, 3422, 3423, 3424, 3425, 3426, 3427, "x", "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:392.15-392.52",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "main_minimalsoc_rx_fifo_wrport_adr": {
          "hide_name": 0,
          "bits": [ 2075, 2076, 2073, 2071 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:397.15-397.49"
          }
        },
        "main_minimalsoc_rx_fifo_wrport_dat_w": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:399.15-399.51"
          }
        },
        "main_minimalsoc_rx_fifo_wrport_we": {
          "hide_name": 0,
          "bits": [ 2057 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:400.15-400.48"
          }
        },
        "main_minimalsoc_rx_pending": {
          "hide_name": 0,
          "bits": [ 2082 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:401.15-401.41"
          }
        },
        "main_minimalsoc_rx_pending_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 2081 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_pending_SB_DFFESS_Q_S": {
          "hide_name": 0,
          "bits": [ 1987, 1989, 2083 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_rx_pending_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1467, 1290, 2085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_rx_phase": {
          "hide_name": 0,
          "bits": [ "0", 2148, 2149, 2146, 2143, 2140, 2137, 2134, 2131, 2128, 2121, 2118, 2115, 2112, 2109, 2106, 2103, 2100, 2097, 2094, 2091, 2171, 2168, 2165, 2162, 2159, 2156, 2153, 2124, 2089, 2087, 2175 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:402.15-402.39"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 2090 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2092 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 2095 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2093 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 2098 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2096 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 2101 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2099 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 2104 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2102 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 2107 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2105 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 2110 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2108 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 2113 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2111 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 2116 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2114 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 2119 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_19_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2117 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2088 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2122 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 2126 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_20_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2120 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 2129 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_21_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2127 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 2132 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_22_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2130 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 2135 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_23_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2133 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 2138 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_24_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2136 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 2141 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_25_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2139 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 2144 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_26_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2142 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 2147 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_27_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2145 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 2150 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 2151 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2125 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2123 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2154 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2152 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2157 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2155 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2160 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2158 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2163 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2161 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2166 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2164 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 2169 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2167 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 2172 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2170 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2086 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2173 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSS_Q_D": {
          "hide_name": 0,
          "bits": [ 2174 ],
          "attributes": {
          }
        },
        "main_minimalsoc_rx_phase_SB_DFFSS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2176 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_rx": {
          "hide_name": 0,
          "bits": [ 1662 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:403.15-403.36"
          }
        },
        "main_minimalsoc_rx_rx_d": {
          "hide_name": 0,
          "bits": [ 2177 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:404.15-404.38"
          }
        },
        "main_minimalsoc_rx_source_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:405.15-405.46"
          }
        },
        "main_minimalsoc_rx_source_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:406.15-406.45"
          }
        },
        "main_minimalsoc_rx_status": {
          "hide_name": 0,
          "bits": [ 1467 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:410.15-410.40"
          }
        },
        "main_minimalsoc_rx_tick": {
          "hide_name": 0,
          "bits": [ 2021 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:411.15-411.38"
          }
        },
        "main_minimalsoc_rx_tick_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2178 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1288.65-1288.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_rx_tick_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2012, 2046 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_rx_trigger": {
          "hide_name": 0,
          "bits": [ 1467 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:412.15-412.41"
          }
        },
        "main_minimalsoc_rx_trigger_d": {
          "hide_name": 0,
          "bits": [ 2179 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:413.15-413.43"
          }
        },
        "main_minimalsoc_scratch_storage": {
          "hide_name": 0,
          "bits": [ 1449, 1349, 1402, 3398, 3399, 3400, 3401, 1438, 1442, 3402, 3403, 1310, 3404, 1320, 3405, 1330, 1334, 1338, 3406, 1348, 3407, 3408, 1368, 1372, 1376, 3409, 1386, 1390, 3410, 1400, 1408, 1412 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:425.15-425.46",
            "unused_bits": "3 4 5 6 9 10 12 14 18 20 21 25 28"
          }
        },
        "main_minimalsoc_serial_tx_rs232phytx_next_value_ce1": {
          "hide_name": 0,
          "bits": [ 2197 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:427.15-427.66"
          }
        },
        "main_minimalsoc_status_status": {
          "hide_name": 0,
          "bits": [ 3411, 1467 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:430.15-430.44",
            "unused_bits": "0 "
          }
        },
        "main_minimalsoc_tx0": {
          "hide_name": 0,
          "bits": [ 3411 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:432.15-432.34",
            "unused_bits": "0 "
          }
        },
        "main_minimalsoc_tx1": {
          "hide_name": 0,
          "bits": [ 2290 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:433.15-433.34"
          }
        },
        "main_minimalsoc_tx2": {
          "hide_name": 0,
          "bits": [ 2198 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:434.15-434.34"
          }
        },
        "main_minimalsoc_tx2_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 1275, 1276 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_tx2_SB_LUT4_I0_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2203, 2202, 1269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_tx2_SB_LUT4_I0_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_I1": {
          "hide_name": 0,
          "bits": [ 1712, 1259 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_tx2_SB_LUT4_I0_I1_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2804, 2988, 1286, 1284 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_tx2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1467, 1281, 1468, 1469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_tx_count": {
          "hide_name": 0,
          "bits": [ 2211, 2212, 2209, 2206 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:436.15-436.39"
          }
        },
        "main_minimalsoc_tx_count_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2208 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2210 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:699.69-699.100|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_count_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2213 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_count_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2214 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 2205 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_count_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2215 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:699.69-699.100|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_count_rs232phytx_next_value_ce0": {
          "hide_name": 0,
          "bits": [ 2197 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:438.15-438.65"
          }
        },
        "main_minimalsoc_tx_data": {
          "hide_name": 0,
          "bits": [ 2238, 2235, 2232, 2229, 2226, 2223, 2220, 2218 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:439.15-439.38"
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2219 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2222 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2225 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2228 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2231 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2234 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2237 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_data_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2216 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_data_rs232phytx_next_value_ce2": {
          "hide_name": 0,
          "bits": [ 2217 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:441.15-441.64"
          }
        },
        "main_minimalsoc_tx_enable": {
          "hide_name": 0,
          "bits": [ 1667 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:442.15-442.40"
          }
        },
        "main_minimalsoc_tx_fifo_consume": {
          "hide_name": 0,
          "bits": [ 2248, 2249, 2246, 2244 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:443.15-443.46"
          }
        },
        "main_minimalsoc_tx_fifo_consume_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2245 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_fifo_consume_SB_DFFE_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2247 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1322.45-1322.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_fifo_consume_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2250 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_fifo_consume_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2251 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_fifo_consume_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2242 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_fifo_consume_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2252 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1322.45-1322.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_fifo_do_read": {
          "hide_name": 0,
          "bits": [ 2243 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:444.15-444.46"
          }
        },
        "main_minimalsoc_tx_fifo_do_read_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2253, 2254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_tx_fifo_do_read_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2204, 1254, 1276 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_tx_fifo_do_read_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1668, 2253, 2254, 1669 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_tx_fifo_do_read_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2207, 2259 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_tx_fifo_fifo_in_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:445.15-445.52"
          }
        },
        "main_minimalsoc_tx_fifo_fifo_in_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:446.15-446.51"
          }
        },
        "main_minimalsoc_tx_fifo_level0": {
          "hide_name": 0,
          "bits": [ 2258, 2257, 2256, 2255, 2253 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:451.15-451.45"
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2262 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2263, 2264, 2265 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2266 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1326.48-1326.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2269 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2270, 2271, 2265 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2272 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1330.48-1330.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2268 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1326.48-1326.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2273 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2274 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2260 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2275, 2253, 2265, 2276 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1330.48-1330.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2277 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1326.48-1326.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2276 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1330.48-1330.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 2267 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1330.48-1330.85|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_fifo_level0_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 2261 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_fifo_produce": {
          "hide_name": 0,
          "bits": [ 2283, 2284, 2281, 2279 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:453.15-453.46"
          }
        },
        "main_minimalsoc_tx_fifo_produce_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2280 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_fifo_produce_SB_DFFE_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2282 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1319.45-1319.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_fifo_produce_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2285 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_fifo_produce_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2286 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_fifo_produce_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2278 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_fifo_produce_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2287 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1319.45-1319.83|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_fifo_rdport_adr": {
          "hide_name": 0,
          "bits": [ 2248, 2249, 2246, 2244 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:454.15-454.49"
          }
        },
        "main_minimalsoc_tx_fifo_rdport_dat_r": {
          "hide_name": 0,
          "bits": [ 3428, 3429, 3430, 3431, 3432, 3433, 3434, 3435, "x", "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:455.15-455.51",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "main_minimalsoc_tx_fifo_rdport_re": {
          "hide_name": 0,
          "bits": [ 2243 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:456.15-456.48"
          }
        },
        "main_minimalsoc_tx_fifo_readable": {
          "hide_name": 0,
          "bits": [ 1668 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:458.15-458.47"
          }
        },
        "main_minimalsoc_tx_fifo_readable_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 2288 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_fifo_replace": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:459.15-459.46"
          }
        },
        "main_minimalsoc_tx_fifo_sink_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:460.15-460.49"
          }
        },
        "main_minimalsoc_tx_fifo_sink_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:461.15-461.48"
          }
        },
        "main_minimalsoc_tx_fifo_sink_ready": {
          "hide_name": 0,
          "bits": [ 3411 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:463.15-463.49",
            "unused_bits": "0 "
          }
        },
        "main_minimalsoc_tx_fifo_source_valid": {
          "hide_name": 0,
          "bits": [ 1668 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:469.15-469.51"
          }
        },
        "main_minimalsoc_tx_fifo_syncfifo_din": {
          "hide_name": 0,
          "bits": [ 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:470.15-470.51",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "main_minimalsoc_tx_fifo_syncfifo_dout": {
          "hide_name": 0,
          "bits": [ 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451, "x", "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:471.15-471.52",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "main_minimalsoc_tx_fifo_syncfifo_writable": {
          "hide_name": 0,
          "bits": [ 3411 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:475.15-475.56",
            "unused_bits": "0 "
          }
        },
        "main_minimalsoc_tx_fifo_wrport_adr": {
          "hide_name": 0,
          "bits": [ 2283, 2284, 2281, 2279 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:476.15-476.49"
          }
        },
        "main_minimalsoc_tx_fifo_wrport_dat_w": {
          "hide_name": 0,
          "bits": [ 3452, 3453, 3454, 3455, 3456, 3457, 3458, 3459, "0", "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:478.15-478.51",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "main_minimalsoc_tx_fifo_wrport_we": {
          "hide_name": 0,
          "bits": [ 2265 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:479.15-479.48"
          }
        },
        "main_minimalsoc_tx_pending": {
          "hide_name": 0,
          "bits": [ 2290 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:480.15-480.41"
          }
        },
        "main_minimalsoc_tx_pending_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 2289 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_pending_SB_DFFESS_Q_S": {
          "hide_name": 0,
          "bits": [ 1988, 1989, 2291 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_tx_pending_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 2290, 1279, 2292 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_tx_pending_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2198, 1275, 2199, 2200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_tx_phase": {
          "hide_name": 0,
          "bits": [ "0", 2335, 2336, 2333, 2330, 2327, 2325, 2322, 2320, 2317, 2315, 2312, 2309, 2307, 2304, 2301, 2369, 2366, 2364, 2361, 2379, 2376, 2359, 2356, 2353, 2351, 2348, 2345, 2342, 2339, 2299, 2297 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481.15-481.39"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 2300 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2302 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 2305 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2303 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 2308 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2310 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 2313 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2311 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 2316 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2318 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 2321 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2323 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 2326 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2328 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 2331 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2329 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 2334 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2332 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2298 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2337 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2340 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2338 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2343 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2341 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2346 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2344 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2349 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2347 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2352 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2354 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2357 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2355 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 2360 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2362 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2367 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2296 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2370 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_10_D": {
          "hide_name": 0,
          "bits": [ 2373 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_11_D": {
          "hide_name": 0,
          "bits": [ 2374 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2372 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2358 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2377 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2375 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2380 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2378 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2381 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2363 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2382 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2368 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2383 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2306 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2384 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2314 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_8_D": {
          "hide_name": 0,
          "bits": [ 2385 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2319 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_9_D": {
          "hide_name": 0,
          "bits": [ 2386 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2324 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_D": {
          "hide_name": 0,
          "bits": [ 2371 ],
          "attributes": {
          }
        },
        "main_minimalsoc_tx_phase_SB_DFFSS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2350 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_sink_valid": {
          "hide_name": 0,
          "bits": [ 1668 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:486.15-486.44"
          }
        },
        "main_minimalsoc_tx_status": {
          "hide_name": 0,
          "bits": [ 3411 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:487.15-487.40",
            "unused_bits": "0 "
          }
        },
        "main_minimalsoc_tx_tick": {
          "hide_name": 0,
          "bits": [ 2196 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:488.15-488.38"
          }
        },
        "main_minimalsoc_tx_tick_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2387 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1273.65-1273.104|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_minimalsoc_tx_tick_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2229, 2207, 2233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_minimalsoc_tx_trigger": {
          "hide_name": 0,
          "bits": [ 3411 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:489.15-489.41",
            "unused_bits": "0 "
          }
        },
        "main_minimalsoc_tx_trigger_d": {
          "hide_name": 0,
          "bits": [ 2392 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:490.15-490.43"
          }
        },
        "main_minimalsoc_uart_sink_first": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:497.15-497.46"
          }
        },
        "main_minimalsoc_uart_sink_last": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:498.15-498.45"
          }
        },
        "main_minimalsoc_uart_source_valid": {
          "hide_name": 0,
          "bits": [ 1668 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:506.15-506.48"
          }
        },
        "main_ram.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 2415, 1674, 1870, 2404 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 1674, 2409, 1870, 2396 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.0_RDATA_1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1979, 2410, 893, 2411 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.0_RDATA_1_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 172, 955, 956, 957 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.0_RDATA_1_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1684, 2412, 2413, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.0_RDATA_1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1868, 2414 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "main_ram.0.0_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1978, 2416, 893, 2417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 955, 964, 868, 998 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1962, 893, 2418, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2419, 1684, 2420, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.0_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1868, 2421 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 1955 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "main_ram.0.10_RDATA": {
          "hide_name": 0,
          "bits": [ 2460, 1674, 2455, 2449 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.10_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2454, 1674, 2455, 2441 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.10_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2457, 1684, 2456 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.10_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1546, 1354, 1868, 2458 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.10_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "main_ram.0.10_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2462, 1684, 2461, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.10_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1958, 2464, 893, 2463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.10_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 955, 964, 862 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.11_RDATA": {
          "hide_name": 0,
          "bits": [ 2486, 1674, 2455, 2476 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.11_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2481, 1674, 2455, 2468 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.11_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2483, 1684, 2482 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.11_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1558, 1366, 1868, 2484 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.11_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "main_ram.0.11_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1562, 1370, 1868, 1994 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.12_RDATA": {
          "hide_name": 0,
          "bits": [ 2510, 1674, 2504, 2498 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.12_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2503, 1674, 2504, 2490 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.12_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2506, 1684, 2505, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.12_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1983, 2508, 893, 2507 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.12_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 955, 878, 888 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.12_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "main_ram.0.12_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2512, 1684, 2511, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.12_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1982, 2514, 893, 2513 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.12_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 172, 280, 604, 177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.12_WCLKE": {
          "hide_name": 0,
          "bits": [ 1952 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "main_ram.0.13_RDATA": {
          "hide_name": 0,
          "bits": [ 2536, 1674, 2504, 2526 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.13_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2531, 1674, 2504, 2518 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.13_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2533, 1684, 2532 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.13_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1580, 1384, 1868, 2534 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.13_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1981, 893, 2535, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.13_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 172, 280, 887, 177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.13_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "main_ram.0.13_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2538, 1684, 2537 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.13_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1388, 1586, 1868, 2539 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.13_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1980, 893, 2540, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.14_RDATA": {
          "hide_name": 0,
          "bits": [ 2563, 1674, 2504, 2552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.14_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2557, 1674, 2504, 2544 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.14_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2559, 1684, 2558, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.14_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1977, 2561, 893, 2560 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.14_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 955, 873, 885 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.14_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "main_ram.0.14_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2565, 1684, 2564 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.14_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1598, 1398, 1868, 2566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.14_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1967, 893, 2567, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.15_RDATA": {
          "hide_name": 0,
          "bits": [ 2590, 1674, 2504, 2579 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.15_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2584, 1674, 2504, 2571 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.15_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2586, 1684, 2585, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.15_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1957, 2588, 893, 2587 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.15_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 955, 871, 861 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.15_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "main_ram.0.15_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1616, 1410, 1868, 2591 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.1_RDATA": {
          "hide_name": 0,
          "bits": [ 2599, 1674, 1870, 2433 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.1_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2592, 1674, 1870, 2425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.1_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2594, 2593 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1976, 2595, 893, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 172, 955, 884, 2596 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.1_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2597, 1684, 1868, 2598 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.1_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "main_ram.0.1_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1975, 2600, 893, 2601 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 955, 964, 864, 897 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 172, 897, 2602 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.1_RDATA_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2603, 1684, 2604, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.2_RDATA": {
          "hide_name": 0,
          "bits": [ 2627, 1674, 1870, 2616 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.2_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2621, 1674, 1870, 2608 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.2_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1974, 2622, 893, 2623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 955, 964, 863, 883 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 172, 883, 2624 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 280, 457, 933, 936 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1959, 893, 2459, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.2_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2625, 1684, 2626, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.2_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "main_ram.0.2_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2629, 1684, 2628, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1973, 2631, 893, 2630 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.2_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 172, 955, 882, 2632 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.3_RDATA": {
          "hide_name": 0,
          "bits": [ 1869, 1674, 1870, 1871 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.3_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2648, 1674, 1870, 2636 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.3_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1972, 2649, 893, 2650 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 955, 964, 890, 881 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1984, 893, 2485, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.3_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2651, 1684, 2652, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.3_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 1871, 2644, 2645, 2646, 2647 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "main_ram.0.4_RDATA": {
          "hide_name": 0,
          "bits": [ 2674, 1674, 2670, 2664 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.4_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2669, 1674, 2670, 2656 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.4_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2672, 1684, 2671 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.4_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1650, 1440, 1868, 2673 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.4_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1971, 893, 2509, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.4_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "main_ram.0.4_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2676, 1684, 2675 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.4_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1656, 1444, 1868, 2677 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.4_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1970, 893, 2678, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.4_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 955, 877, 604 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.4_WCLKE": {
          "hide_name": 0,
          "bits": [ 1954 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "main_ram.0.5_RDATA": {
          "hide_name": 0,
          "bits": [ 2700, 1674, 2670, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.5_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2695, 1674, 2670, 2682 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.5_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2697, 1684, 2696 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.5_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1480, 1301, 1868, 2698 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.5_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1969, 893, 2699, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.5_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 955, 887, 876 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.5_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2679, 2680, 2681, 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "main_ram.0.5_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2702, 1684, 2701, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.5_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1968, 2704, 893, 2703 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.5_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 955, 886, 875 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.6_RDATA": {
          "hide_name": 0,
          "bits": [ 2725, 1674, 2670, 2716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.6_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2721, 1674, 2670, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.6_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2723, 1684, 2722 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.6_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1492, 1312, 1868, 2724 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.6_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1966, 893, 2562, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.6_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "main_ram.0.6_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2727, 1684, 2726, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.6_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1965, 2729, 893, 2728 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.6_RDATA_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 955, 874, 872 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.7_RDATA": {
          "hide_name": 0,
          "bits": [ 2750, 1674, 2670, 2741 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.7_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2746, 1674, 2670, 2733 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.7_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2748, 1684, 2747 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.7_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1322, 1504, 1868, 2749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.7_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1964, 893, 2589, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.7_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2730, 2731, 2732, 2733, 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "main_ram.0.7_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1328, 1510, 1868, 2751 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.8_RDATA": {
          "hide_name": 0,
          "bits": [ 2773, 1674, 2455, 2763 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.8_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2768, 1674, 2455, 2755 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.8_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2770, 1684, 2769 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.8_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1516, 1332, 1868, 2771 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.8_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1963, 893, 2772, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.8_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 955, 964, 870 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.8_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2765, 2766, 2767 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "main_ram.0.8_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2775, 1684, 2774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.8_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1336, 1522, 1868, 2776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.8_WCLKE": {
          "hide_name": 0,
          "bits": [ 1953 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "main_ram.0.9_RDATA": {
          "hide_name": 0,
          "bits": [ 2798, 1674, 2455, 2788 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.9_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2793, 1674, 2455, 2780 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.9_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2795, 1684, 2794 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.9_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1528, 1340, 1868, 2796 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.9_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1961, 893, 2797, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.9_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 172, 280, 866, 177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.9_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 1 2 4 5 6 7 8 9 10 12 13 14 15"
          }
        },
        "main_ram.0.9_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2800, 1684, 2799 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.9_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1346, 1534, 1868, 2801 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.9_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1960, 893, 2802, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_ram.0.9_RDATA_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 172, 280, 864, 177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_storage": {
          "hide_name": 0,
          "bits": [ 5, 4, 3 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:508.15-508.27"
          }
        },
        "main_timer0_en_storage": {
          "hide_name": 0,
          "bits": [ 2803 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:510.15-510.37"
          }
        },
        "main_timer0_enable_storage": {
          "hide_name": 0,
          "bits": [ 2804 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:512.15-512.41"
          }
        },
        "main_timer0_load_storage": {
          "hide_name": 0,
          "bits": [ 2817, 1542, 1606, 1623, 1630, 1636, 1641, 1647, 1653, 1659, 1483, 1489, 1495, 1502, 1508, 1513, 1520, 1526, 1532, 1537, 1549, 1556, 2819, 1566, 1572, 1577, 1583, 1590, 1595, 1601, 1613, 1619 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:515.15-515.39"
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 2805 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 2806 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 2194 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 2807 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 2195 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 2182 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 2183 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 2808 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 2184 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 2809 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2181 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 2185 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 2810 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 2811 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 2186 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 2812 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 2813 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 2814 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 2815 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2188 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2816 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2189 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2190 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2818 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2191 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 2192 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 2193 ],
          "attributes": {
          }
        },
        "main_timer0_load_storage_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2180 ],
          "attributes": {
          }
        },
        "main_timer0_pending_r": {
          "hide_name": 0,
          "bits": [ 2820 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:516.15-516.36"
          }
        },
        "main_timer0_pending_re": {
          "hide_name": 0,
          "bits": [ 2821 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:517.15-517.37"
          }
        },
        "main_timer0_pending_status": {
          "hide_name": 0,
          "bits": [ 2988 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:518.15-518.41"
          }
        },
        "main_timer0_reload_storage": {
          "hide_name": 0,
          "bits": [ 2824, 1539, 1603, 1621, 1627, 1633, 1639, 1645, 1651, 1657, 1481, 1487, 1493, 1499, 1505, 1511, 1517, 1523, 1529, 1535, 1547, 1553, 1559, 1563, 1569, 1575, 1581, 1587, 1593, 1599, 1611, 1617 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:521.15-521.41"
          }
        },
        "main_timer0_update_value_re": {
          "hide_name": 0,
          "bits": [ 2825 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:525.15-525.42"
          }
        },
        "main_timer0_update_value_storage": {
          "hide_name": 0,
          "bits": [ 2826 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:526.15-526.47"
          }
        },
        "main_timer0_value": {
          "hide_name": 0,
          "bits": [ 2939, 2940, 2935, 2930, 2925, 2920, 2915, 2910, 2905, 2900, 2895, 2885, 2880, 2875, 2870, 2865, 2860, 2855, 2850, 2845, 2840, 2834, 2980, 2975, 2970, 2965, 2960, 2955, 2945, 2890, 2832, 2830 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:527.15-527.32"
          }
        },
        "main_timer0_value_SB_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 2833 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1556, 2803, 2835 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1553, 2836, 2837 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2838 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 2841 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1549, 2803, 2842 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1547, 2836, 2843 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2839 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 2846 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1537, 2803, 2847 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1535, 2836, 2848 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2844 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 2851 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1532, 2803, 2852 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1529, 2836, 2853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2849 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 2856 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1526, 2803, 2857 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1523, 2836, 2858 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2854 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 2861 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1520, 2803, 2862 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1517, 2863, 2836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2859 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 2866 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1513, 2803, 2867 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1511, 2868, 2836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2864 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 2871 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1508, 2803, 2872 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1505, 2873, 2836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2869 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 2876 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1502, 2803, 2877 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1499, 2878, 2836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2874 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 2881 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_19_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1495, 2803, 2882 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1493, 2883, 2836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2879 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2831 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1613, 2803, 2886 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1611, 2836, 2887 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 2891 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_20_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1489, 2803, 2892 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1487, 2893, 2836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2884 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 2896 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_21_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1483, 2803, 2897 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1481, 2898, 2836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2894 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 2901 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_22_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1659, 2803, 2902 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1657, 2903, 2836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2899 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_23_D": {
          "hide_name": 0,
          "bits": [ 2906 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_23_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1653, 2803, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1651, 2908, 2836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2904 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_24_D": {
          "hide_name": 0,
          "bits": [ 2911 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_24_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1647, 2803, 2912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1645, 2913, 2836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2909 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_25_D": {
          "hide_name": 0,
          "bits": [ 2916 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_25_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1641, 2803, 2917 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1639, 2918, 2836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2914 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_26_D": {
          "hide_name": 0,
          "bits": [ 2921 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_26_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1636, 2803, 2922 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1633, 2923, 2836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2919 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_27_D": {
          "hide_name": 0,
          "bits": [ 2926 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_27_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1630, 2803, 2927 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1627, 2928, 2836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2924 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_28_D": {
          "hide_name": 0,
          "bits": [ 2931 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_28_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1623, 2803, 2932 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1621, 2933, 2836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2929 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_29_D": {
          "hide_name": 0,
          "bits": [ 2936 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_29_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1606, 2803, 2937 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1603, 2938, 2836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2934 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2889 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1601, 2803, 2941 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1599, 2836, 2942 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2943 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_30_D": {
          "hide_name": 0,
          "bits": [ 2947 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_30_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1542, 2803, 2948 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1539, 2949, 2836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_31_D": {
          "hide_name": 0,
          "bits": [ 2950 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_31_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2817, 2803, 2951 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2946 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1595, 2803, 2952 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1593, 2836, 2953 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2944 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2956 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1590, 2803, 2957 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1587, 2836, 2958 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2954 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2961 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1583, 2803, 2962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1581, 2836, 2963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2959 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2966 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1577, 2803, 2967 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1575, 2836, 2968 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2964 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2971 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1572, 2803, 2972 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1569, 2836, 2973 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2969 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 2976 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1566, 2803, 2977 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1563, 2836, 2978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2974 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 2981 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2819, 2803, 2982 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1559, 2836, 2983 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2979 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2829 ],
          "attributes": {
          }
        },
        "main_timer0_value_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1619, 2803, 2984 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_value_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2985 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 2888 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1359.35-1359.59|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "main_timer0_value_status": {
          "hide_name": 0,
          "bits": [ 2986, 1541, 1605, 1624, 1629, 1635, 1642, 1648, 1654, 1660, 1484, 1490, 1496, 1501, 1507, 1514, 1519, 1525, 1531, 1538, 1550, 1555, 2987, 1565, 1571, 1578, 1584, 1589, 1596, 1602, 1614, 1620 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:529.15-529.39"
          }
        },
        "main_timer0_zero1": {
          "hide_name": 0,
          "bits": [ 2988 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:532.15-532.32"
          }
        },
        "main_timer0_zero2": {
          "hide_name": 0,
          "bits": [ 2804 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:533.15-533.32"
          }
        },
        "main_timer0_zero_pending": {
          "hide_name": 0,
          "bits": [ 2988 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:535.15-535.39"
          }
        },
        "main_timer0_zero_pending_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 2823 ],
          "attributes": {
          }
        },
        "main_timer0_zero_pending_SB_DFFESS_Q_S": {
          "hide_name": 0,
          "bits": [ 2821, 2820, 2822 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_zero_pending_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2824, 1265, 2989, 2990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_zero_pending_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2826, 1290, 2827, 2828 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_zero_trigger_d": {
          "hide_name": 0,
          "bits": [ 2991 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:538.15-538.41"
          }
        },
        "main_timer0_zero_trigger_d_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2991, 2836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_zero_trigger_d_SB_DFF_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2895, 2900, 2992, 2993 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_zero_trigger_d_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2960, 2965, 2997, 2998 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_zero_trigger_d_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2850, 2855, 2860, 3000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_zero_trigger_d_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2955, 2970, 2845, 2999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_zero_trigger_d_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2994, 2995, 2996 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "main_timer0_zero_trigger_d_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 2885, 2905, 3001 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0": {
          "hide_name": 0,
          "bits": [ 2412, 2419, 2597, 2603, 2625, 2629, 2651, "0", 2672, 2676, 2697, 2702, 2723, 2727, 2748, "0", 2770, 2775, 2795, 2800, 2457, 2462, 2483, "0", 2506, 2512, 2533, 2538, 2559, 2565, 2586, "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1587.12-1587.20"
          }
        },
        "rom_dat0_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3003 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFFSR_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1841, 3007, 3005 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3013, 3012, 3008 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3016 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFFSR_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1837, 1841, 3018, 3010 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 3023 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFFSR_Q_3_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1687, 1688, 1833, 3024 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFFSR_Q_3_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3024, 3025, 3026 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3028, 3029, 3030, 3031 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1837, 3032, 3131, 3038 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1837, 3032, 3033, 3034 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1841, 3027 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFFSR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 3040 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFFSR_Q_4_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3041, 3042 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3043, 1713, 1269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 1711, 1712, 1713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 1456 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1476 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1541, 1542, 1279, 1254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1837, 3046, 3048, 3050 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3002 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFFSR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1837, 1711, 3029, 3027 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1711, 3013, 3029, 3051 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 3058 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFF_Q_10_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1833, 2201, 3059, 3060 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1710, 3062 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1841, 3066, 3065 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1837, 3068, 3067, 3070 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3071, 3027, 3044 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 3074 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 3078 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFF_Q_12_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1833, 3079, 3080 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 3081 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFF_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1833, 1271, 3028, 3082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 3085 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFF_Q_14_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1833, 1709, 3086 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3017, 3075, 3076, 3077 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1833, 3013, 3091, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1837, 3093, 3046, 3065 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_14_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1833, 3086, 3087, 3088 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 3100 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1833, 3079, 3101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1837, 3102, 3083, 3103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3104, 3047, 3010, 3105 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1711, 1712, 1259, 3047 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1711, 1709, 3035, 3106 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 3109, 3112, 3107 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 3024, 3110, 3111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O": {
          "hide_name": 0,
          "bits": [ 1711, 3039, 3021, 3115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 1837, 3116, 3115, 3117 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1833, 3114, 3118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3017, 3053, 3054, 3055 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1837, 3097, 3098, 3099 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3113, 3105, 3120 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3021, 3083, 3084 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1841, 3122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1837, 1841, 3039, 3121 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1841, 3123, 3065 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 3124 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFF_Q_16_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1711, 3089, 3090 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1833, 3069, 3090, 3125 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1833, 3126, 3127, 3128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1711, 3129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1841, 3036, 3131, 3132 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1711, 3017, 3129, 3130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 3134 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFF_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1833, 1712, 1271, 3135 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 3138 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFF_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1833, 3073, 3139 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 3140 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFF_Q_19_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1711, 3035, 1271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_19_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1712, 2203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2803, 2836, 1281, 1275 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_19_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1833, 3035, 2203, 3141 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3024, 3142, 3108, 3143 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3057 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFF_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1841, 1711, 3039, 3144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 1711, 3039 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1711, 3113, 3079, 3146 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1837, 3045, 3147 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1837, 1841, 3014, 3015 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1833, 3028, 3144, 3145 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1837, 1841, 3071, 3108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 3150 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFF_Q_21_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1833, 1712, 1710, 3151 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 3152 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1837, 3156, 3153, 3069 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I1": {
          "hide_name": 0,
          "bits": [ 1712, 3156, 1271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3049, 3004, 3015 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1841, 3158 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 1833, 3159, 3157, 3163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1837, 3160, 3161, 3162 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1711, 3024, 3029, 3155 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3089, 3165, 3164, 3166 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3013, 3094, 3095, 3096 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1711, 1712, 3052 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_22_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1833, 3153, 3154 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3148 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFF_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1711, 3061, 3017, 3033 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1833, 3061, 3168 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 3169 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFF_Q_3_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1841, 1711, 3069, 3021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_3_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1833, 3069, 3170, 3063 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3030, 3079 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3013, 3062, 3063, 3064 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3113, 3072, 3133 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1711, 3022 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 3171 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 3172 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 3173 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1833, 2201, 3174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1837, 3175, 3176 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3178, 3065 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1841, 3136, 3006, 3137 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 3024, 3178, 3179, 3180 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3030, 3039, 3180, 3063 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1833, 3073, 3181 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3149, 3183, 1833, 3028 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1833, 2201, 3182, 3064 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3017, 3018, 3019, 3020 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1841, 3177, 3119, 3167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3167, 3090 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1841, 3184, 3037, 3185 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 3186 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFF_Q_8_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1711, 3073 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_8_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1841, 1711, 1712, 2201 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1559, 1265, 1560 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1833, 3073, 2201, 3187 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 3188 ],
          "attributes": {
          }
        },
        "rom_dat0_SB_DFF_Q_9_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1837, 3189, 3190, 3191 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1833, 1711, 3192, 3011 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3009, 3010, 3011 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rom_dat0_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3056 ],
          "attributes": {
          }
        },
        "serial_rx": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:27.26-27.35"
          }
        },
        "serial_tx": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:28.26-28.35"
          }
        },
        "serial_tx_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 2388 ],
          "attributes": {
          }
        },
        "storage.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 3231, 2390, 2241, 3207 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 3222, 2390, 2241, 3205 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2226, 2207, 2230 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 3223, 2390, 2241, 3203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2220, 2207, 2224 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 3224, 2390, 2241, 3201 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2232, 2207, 2236 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 3225, 2390, 2241, 3199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_4_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2218, 2207, 2221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2389, 2390, 2241, 2391 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_5_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 3226 ],
          "attributes": {
          }
        },
        "storage.0.0_RDATA_5_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3227, 3228 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_6": {
          "hide_name": 0,
          "bits": [ 3194, 3201, 2391, 3205, 3196, 3203, 3199, 3207, 3195, 3202, 3198, 3206, 3197, 3204, 3200, 3208 ],
          "attributes": {
            "unused_bits": "8 9 10 11 12 13 14 15"
          }
        },
        "storage.0.0_RDATA_7": {
          "hide_name": 0,
          "bits": [ 3229, 2390, 2241, 3196 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_7_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2223, 2207, 2227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_8": {
          "hide_name": 0,
          "bits": [ 3194, 3201, 2391, 3205, 3196, 3203, 3199, 3207, 3195, 3202 ],
          "attributes": {
            "unused_bits": "8 9"
          }
        },
        "storage.0.0_RDATA_9": {
          "hide_name": 0,
          "bits": [ 3230, 2390, 2241, 3194 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_9_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2235, 2207, 2239 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_RDATA_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2207, 2240 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_WADDR": {
          "hide_name": 0,
          "bits": [ 2244, 3212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_WADDR_1": {
          "hide_name": 0,
          "bits": [ 2244, 2249, 3212, 3210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_WADDR_2": {
          "hide_name": 0,
          "bits": [ 2248, 3209 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_WADDR_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2246, 3211, 3233, 3232 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 3213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_WCLKE_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 2248, 3209, 3213, 3234 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage.0.0_WCLKE_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3193, 3193, 3193, "1", 3193, "1", 3193, "1", 3193, 3193, 3193, "1", 3193, "1", 3193, "1" ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "storage.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 3221 ],
          "attributes": {
          }
        },
        "storage.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 3217 ],
          "attributes": {
          }
        },
        "storage.0.0_WDATA_2": {
          "hide_name": 0,
          "bits": [ 3219 ],
          "attributes": {
          }
        },
        "storage.0.0_WDATA_3": {
          "hide_name": 0,
          "bits": [ 3215 ],
          "attributes": {
          }
        },
        "storage.0.0_WDATA_4": {
          "hide_name": 0,
          "bits": [ 3220 ],
          "attributes": {
          }
        },
        "storage.0.0_WDATA_5": {
          "hide_name": 0,
          "bits": [ 3216 ],
          "attributes": {
          }
        },
        "storage.0.0_WDATA_6": {
          "hide_name": 0,
          "bits": [ 3218 ],
          "attributes": {
          }
        },
        "storage.0.0_WDATA_7": {
          "hide_name": 0,
          "bits": [ 3214 ],
          "attributes": {
          }
        },
        "storage.0.0_WDATA_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2187 ],
          "attributes": {
          }
        },
        "storage_1.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 3273, 2294, 3249, 1254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 3264, 2294, 3247, 1254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 3265, 2294, 3245, 1254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 3266, 2294, 3243, 1254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_RDATA_3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2082, 1279, 2084 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 3267, 2294, 3241, 1254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_RDATA_5": {
          "hide_name": 0,
          "bits": [ 3268, 2294, 3239, 1254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2295, 3243, 3239, 3247, 3237, 3245, 3241, 3249, 3236, 3244, 3240, 3248, 3238, 3246, 3242, 3250 ],
          "attributes": {
            "unused_bits": "8 9 10 11 12 13 14 15"
          }
        },
        "storage_1.0.0_RDATA_7": {
          "hide_name": 0,
          "bits": [ 3269, 2294, 3237, 1254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_RDATA_8": {
          "hide_name": 0,
          "bits": [ 2295, 3243, 3239, 3247, 3237, 3245, 3241, 3249, 3236, 3244 ],
          "attributes": {
            "unused_bits": "8 9"
          }
        },
        "storage_1.0.0_RDATA_9": {
          "hide_name": 0,
          "bits": [ 2293, 2294, 2295, 1254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_RDATA_9_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 3270 ],
          "attributes": {
          }
        },
        "storage_1.0.0_WADDR": {
          "hide_name": 0,
          "bits": [ 2038, 3252, 3274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_WADDR_1": {
          "hide_name": 0,
          "bits": [ 2033, 2037, 3254, 3251 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 3255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_WCLKE_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 2033, 3254, 3255, 3275 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_WCLKE_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2035, 3253, 3271, 3272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "storage_1.0.0_WCLKE_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3235, 3235, 3235, "1", 3235, "1", 3235, "1", 3235, 3235, 3235, "1", 3235, "1", 3235, "1" ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "storage_1.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 3263 ],
          "attributes": {
          }
        },
        "storage_1.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 3259 ],
          "attributes": {
          }
        },
        "storage_1.0.0_WDATA_2": {
          "hide_name": 0,
          "bits": [ 3261 ],
          "attributes": {
          }
        },
        "storage_1.0.0_WDATA_3": {
          "hide_name": 0,
          "bits": [ 3257 ],
          "attributes": {
          }
        },
        "storage_1.0.0_WDATA_4": {
          "hide_name": 0,
          "bits": [ 3262 ],
          "attributes": {
          }
        },
        "storage_1.0.0_WDATA_5": {
          "hide_name": 0,
          "bits": [ 3258 ],
          "attributes": {
          }
        },
        "storage_1.0.0_WDATA_6": {
          "hide_name": 0,
          "bits": [ 3260 ],
          "attributes": {
          }
        },
        "storage_1.0.0_WDATA_7": {
          "hide_name": 0,
          "bits": [ 3256 ],
          "attributes": {
          }
        },
        "storage_1_dat1": {
          "hide_name": 0,
          "bits": [ 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, "x", "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1645.11-1645.25",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "storage_dat1": {
          "hide_name": 0,
          "bits": [ 3468, 3469, 3470, 3471, 3472, 3473, 3474, 3475, "x", "x" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1624.11-1624.23",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "sys_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:539.15-539.22"
          }
        },
        "sys_rst": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:540.15-540.22"
          }
        }
      }
    }
  }
}
