Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bf7dc0d85a604cb68149d0f606b42dbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot v_Calc_behav xil_defaultlib.v_Calc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [D:/VIVADO_Projects/Calc_/Calc_.srcs/sources_1/new/design_2.v:39]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 10 for port DIGIT [D:/VIVADO_Projects/Calc_/Calc_.srcs/sources_1/new/design_2.v:63]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
