# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 661 \
    name outputfm_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_0 \
    op interface \
    ports { outputfm_0_address0 { O 10 vector } outputfm_0_ce0 { O 1 bit } outputfm_0_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 662 \
    name outputfm_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_1 \
    op interface \
    ports { outputfm_1_address0 { O 10 vector } outputfm_1_ce0 { O 1 bit } outputfm_1_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 663 \
    name outputfm_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_10 \
    op interface \
    ports { outputfm_10_address0 { O 10 vector } outputfm_10_ce0 { O 1 bit } outputfm_10_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 664 \
    name outputfm_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_11 \
    op interface \
    ports { outputfm_11_address0 { O 10 vector } outputfm_11_ce0 { O 1 bit } outputfm_11_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 665 \
    name outputfm_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_12 \
    op interface \
    ports { outputfm_12_address0 { O 10 vector } outputfm_12_ce0 { O 1 bit } outputfm_12_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 666 \
    name outputfm_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_13 \
    op interface \
    ports { outputfm_13_address0 { O 10 vector } outputfm_13_ce0 { O 1 bit } outputfm_13_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 667 \
    name outputfm_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_14 \
    op interface \
    ports { outputfm_14_address0 { O 10 vector } outputfm_14_ce0 { O 1 bit } outputfm_14_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 668 \
    name outputfm_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_15 \
    op interface \
    ports { outputfm_15_address0 { O 10 vector } outputfm_15_ce0 { O 1 bit } outputfm_15_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 669 \
    name outputfm_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_16 \
    op interface \
    ports { outputfm_16_address0 { O 10 vector } outputfm_16_ce0 { O 1 bit } outputfm_16_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 670 \
    name outputfm_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_17 \
    op interface \
    ports { outputfm_17_address0 { O 10 vector } outputfm_17_ce0 { O 1 bit } outputfm_17_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 671 \
    name outputfm_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_18 \
    op interface \
    ports { outputfm_18_address0 { O 10 vector } outputfm_18_ce0 { O 1 bit } outputfm_18_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 672 \
    name outputfm_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_19 \
    op interface \
    ports { outputfm_19_address0 { O 10 vector } outputfm_19_ce0 { O 1 bit } outputfm_19_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 673 \
    name outputfm_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_2 \
    op interface \
    ports { outputfm_2_address0 { O 10 vector } outputfm_2_ce0 { O 1 bit } outputfm_2_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 674 \
    name outputfm_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_20 \
    op interface \
    ports { outputfm_20_address0 { O 10 vector } outputfm_20_ce0 { O 1 bit } outputfm_20_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 675 \
    name outputfm_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_21 \
    op interface \
    ports { outputfm_21_address0 { O 10 vector } outputfm_21_ce0 { O 1 bit } outputfm_21_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 676 \
    name outputfm_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_22 \
    op interface \
    ports { outputfm_22_address0 { O 10 vector } outputfm_22_ce0 { O 1 bit } outputfm_22_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 677 \
    name outputfm_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_23 \
    op interface \
    ports { outputfm_23_address0 { O 10 vector } outputfm_23_ce0 { O 1 bit } outputfm_23_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 678 \
    name outputfm_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_24 \
    op interface \
    ports { outputfm_24_address0 { O 10 vector } outputfm_24_ce0 { O 1 bit } outputfm_24_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 679 \
    name outputfm_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_25 \
    op interface \
    ports { outputfm_25_address0 { O 10 vector } outputfm_25_ce0 { O 1 bit } outputfm_25_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 680 \
    name outputfm_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_26 \
    op interface \
    ports { outputfm_26_address0 { O 10 vector } outputfm_26_ce0 { O 1 bit } outputfm_26_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 681 \
    name outputfm_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_27 \
    op interface \
    ports { outputfm_27_address0 { O 10 vector } outputfm_27_ce0 { O 1 bit } outputfm_27_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 682 \
    name outputfm_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_3 \
    op interface \
    ports { outputfm_3_address0 { O 10 vector } outputfm_3_ce0 { O 1 bit } outputfm_3_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 683 \
    name outputfm_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_4 \
    op interface \
    ports { outputfm_4_address0 { O 10 vector } outputfm_4_ce0 { O 1 bit } outputfm_4_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 684 \
    name outputfm_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_5 \
    op interface \
    ports { outputfm_5_address0 { O 10 vector } outputfm_5_ce0 { O 1 bit } outputfm_5_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 685 \
    name outputfm_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_6 \
    op interface \
    ports { outputfm_6_address0 { O 10 vector } outputfm_6_ce0 { O 1 bit } outputfm_6_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 686 \
    name outputfm_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_7 \
    op interface \
    ports { outputfm_7_address0 { O 10 vector } outputfm_7_ce0 { O 1 bit } outputfm_7_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 687 \
    name outputfm_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_8 \
    op interface \
    ports { outputfm_8_address0 { O 10 vector } outputfm_8_ce0 { O 1 bit } outputfm_8_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 688 \
    name outputfm_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename outputfm_9 \
    op interface \
    ports { outputfm_9_address0 { O 10 vector } outputfm_9_ce0 { O 1 bit } outputfm_9_q0 { I 27 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'outputfm_9'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 650 \
    name curr_layer_out_w \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curr_layer_out_w \
    op interface \
    ports { curr_layer_out_w_dout { I 32 vector } curr_layer_out_w_empty_n { I 1 bit } curr_layer_out_w_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 651 \
    name curr_layer_out_h \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curr_layer_out_h \
    op interface \
    ports { curr_layer_out_h_dout { I 32 vector } curr_layer_out_h_empty_n { I 1 bit } curr_layer_out_h_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 652 \
    name curr_layer_out_ch \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curr_layer_out_ch \
    op interface \
    ports { curr_layer_out_ch_dout { I 32 vector } curr_layer_out_ch_empty_n { I 1 bit } curr_layer_out_ch_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 653 \
    name out_r \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_r \
    op interface \
    ports { m_axi_out_r_AWVALID { O 1 bit } m_axi_out_r_AWREADY { I 1 bit } m_axi_out_r_AWADDR { O 32 vector } m_axi_out_r_AWID { O 1 vector } m_axi_out_r_AWLEN { O 32 vector } m_axi_out_r_AWSIZE { O 3 vector } m_axi_out_r_AWBURST { O 2 vector } m_axi_out_r_AWLOCK { O 2 vector } m_axi_out_r_AWCACHE { O 4 vector } m_axi_out_r_AWPROT { O 3 vector } m_axi_out_r_AWQOS { O 4 vector } m_axi_out_r_AWREGION { O 4 vector } m_axi_out_r_AWUSER { O 1 vector } m_axi_out_r_WVALID { O 1 bit } m_axi_out_r_WREADY { I 1 bit } m_axi_out_r_WDATA { O 8 vector } m_axi_out_r_WSTRB { O 1 vector } m_axi_out_r_WLAST { O 1 bit } m_axi_out_r_WID { O 1 vector } m_axi_out_r_WUSER { O 1 vector } m_axi_out_r_ARVALID { O 1 bit } m_axi_out_r_ARREADY { I 1 bit } m_axi_out_r_ARADDR { O 32 vector } m_axi_out_r_ARID { O 1 vector } m_axi_out_r_ARLEN { O 32 vector } m_axi_out_r_ARSIZE { O 3 vector } m_axi_out_r_ARBURST { O 2 vector } m_axi_out_r_ARLOCK { O 2 vector } m_axi_out_r_ARCACHE { O 4 vector } m_axi_out_r_ARPROT { O 3 vector } m_axi_out_r_ARQOS { O 4 vector } m_axi_out_r_ARREGION { O 4 vector } m_axi_out_r_ARUSER { O 1 vector } m_axi_out_r_RVALID { I 1 bit } m_axi_out_r_RREADY { O 1 bit } m_axi_out_r_RDATA { I 8 vector } m_axi_out_r_RLAST { I 1 bit } m_axi_out_r_RID { I 1 vector } m_axi_out_r_RUSER { I 1 vector } m_axi_out_r_RRESP { I 2 vector } m_axi_out_r_BVALID { I 1 bit } m_axi_out_r_BREADY { O 1 bit } m_axi_out_r_BRESP { I 2 vector } m_axi_out_r_BID { I 1 vector } m_axi_out_r_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 654 \
    name out_offset \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_offset \
    op interface \
    ports { out_offset_dout { I 32 vector } out_offset_empty_n { I 1 bit } out_offset_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 655 \
    name to_r \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_to_r \
    op interface \
    ports { to_r_dout { I 32 vector } to_r_empty_n { I 1 bit } to_r_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 656 \
    name row \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_row \
    op interface \
    ports { row_dout { I 32 vector } row_empty_n { I 1 bit } row_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 657 \
    name col \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_col \
    op interface \
    ports { col_dout { I 32 vector } col_empty_n { I 1 bit } col_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 658 \
    name output_offset \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_offset \
    op interface \
    ports { output_offset_dout { I 32 vector } output_offset_empty_n { I 1 bit } output_offset_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 659 \
    name quantized_multiplier \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_quantized_multiplier \
    op interface \
    ports { quantized_multiplier_dout { I 32 vector } quantized_multiplier_empty_n { I 1 bit } quantized_multiplier_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 660 \
    name right_shift \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_right_shift \
    op interface \
    ports { right_shift_dout { I 32 vector } right_shift_empty_n { I 1 bit } right_shift_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 689 \
    name rounding \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rounding \
    op interface \
    ports { rounding { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


