AND_Gate: 
datapath__8: 
ALU_MUX: 
logic__1: 
logic__2: 
reg__22: 
reg__1: 
reg__15: 
reg: 
ALU_CONTROL: 
THREE_ONE_MUX: 
MEM: 
MEM_WB: 
logic__15: 
datapath: 
ADDER: 
datapath__3: 
MUX: 
reg__6: 
case__4: 
datapath__4: 
reg__13: 
INSTR_MEM: 
reg__3: 
reg__9: 
reg__7: 
ALU: 
reg__5: 
muxpart__1: 
logic__21: 
INCR: 
datapath__10: 
case__10: 
reg__18: 
S_EXTEND: 
datapath__6: 
REG: 
reg__20: 
case__5: 
case__13: 
case__3: 
reg__17: 
FORWARDING_UNIT: 
WB: 
reg__16: 
reg__19: 
reg__4: 
logic: 
muxpart__2: 
CONTROL: 
datapath__9: 
D_MEM: 
ID_EX: 
case__12: 
I_EXECUTE: 
pla: 
reg__23: 
I_DECODE: 
reg__11: 
logic__14: 
BOTTOM_MUX: 
case: 
reg__10: 
reg__14: 
case__2: 
logic__4: 
EX_MEM: 
logic__5: 
datapath__5: 
IF_ID: 
datapath__7: 
case__9: 
logic__18: 
PC: 
case__7: 
logic__9: 
logic__27: 
reg__8: 
muxpart: 
datapath__1: 
reg__21: 
case__6: 
reg__2: 
logic__7: 
case__1: 
datapath__2: 
case__11: 
I_FETCH: 
reg__12: 
PIPELINE: 
logic__3: 
logic__13: 
