

================================================================
== Vivado HLS Report for 'quantize_activation'
================================================================
* Date:           Fri Dec  6 23:48:57 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_64th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.690 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      158|      158| 1.580 us | 1.580 us |  158|  158|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- QUANTIZE_ACTIVATION_LOOP_2  |       69|       69|         3|          -|          -|    23|    no    |
        |- QUANTIZE_ACTIVATION_LOOP_3  |       36|       36|         6|          -|          -|     6|    no    |
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 56 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [24 x i38]* %input_0_V, i64 0, i64 0" [./layer.h:86]   --->   Operation 62 'getelementptr' 'input_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (2.32ns)   --->   "%p_Val2_s = load i38* %input_0_V_addr, align 8" [./layer.h:86]   --->   Operation 63 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 6.46>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str1843)" [./layer.h:83]   --->   Operation 64 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/2] (2.32ns)   --->   "%p_Val2_s = load i38* %input_0_V_addr, align 8" [./layer.h:86]   --->   Operation 65 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %p_Val2_s, i32 37)" [./layer.h:33->./layer.h:86]   --->   Operation 66 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.79ns)   --->   "%sub_ln703 = sub i38 0, %p_Val2_s" [./layer.h:33->./layer.h:86]   --->   Operation 67 'sub' 'sub_ln703' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.34ns)   --->   "%p_Val2_13 = select i1 %tmp_72, i38 %sub_ln703, i38 %p_Val2_s" [./layer.h:33->./layer.h:86]   --->   Operation 68 'select' 'p_Val2_13' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:87]   --->   Operation 69 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 8.28>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%max_val_V_0_0 = phi i38 [ %p_Val2_13, %QUANTIZE_ACTIVATION_LOOP_1_begin ], [ %p_Val2_16, %._crit_edge.0 ]"   --->   Operation 70 'phi' 'max_val_V_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%j_0_0 = phi i5 [ 1, %QUANTIZE_ACTIVATION_LOOP_1_begin ], [ %add_ln87, %._crit_edge.0 ]" [./layer.h:87]   --->   Operation 71 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.36ns)   --->   "%icmp_ln87 = icmp eq i5 %j_0_0, -8" [./layer.h:87]   --->   Operation 72 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 23, i64 23, i64 23)"   --->   Operation 73 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0, label %._crit_edge.0" [./layer.h:87]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i5 %j_0_0 to i64" [./layer.h:88]   --->   Operation 75 'zext' 'zext_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%input_0_V_addr_5 = getelementptr [24 x i38]* %input_0_V, i64 0, i64 %zext_ln88" [./layer.h:88]   --->   Operation 76 'getelementptr' 'input_0_V_addr_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (2.32ns)   --->   "%p_Val2_14 = load i38* %input_0_V_addr_5, align 8" [./layer.h:88]   --->   Operation 77 'load' 'p_Val2_14' <Predicate = (!icmp_ln87)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_3 : Operation 78 [1/1] (1.78ns)   --->   "%add_ln87 = add i5 %j_0_0, 1" [./layer.h:87]   --->   Operation 78 'add' 'add_ln87' <Predicate = (!icmp_ln87)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i38 %max_val_V_0_0 to i37" [./layer.h:87]   --->   Operation 79 'trunc' 'trunc_ln87' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (2.51ns)   --->   "%icmp_ln1494_32 = icmp sgt i38 %max_val_V_0_0, 10" [./layer.h:60->./layer.h:89]   --->   Operation 80 'icmp' 'icmp_ln1494_32' <Predicate = (icmp_ln87)> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.23ns)   --->   "%select_ln60 = select i1 %icmp_ln1494_32, i37 %trunc_ln87, i37 10" [./layer.h:60->./layer.h:89]   --->   Operation 81 'select' 'select_ln60' <Predicate = (icmp_ln87)> <Delay = 1.23> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i37 %select_ln60 to i47" [./layer.h:90]   --->   Operation 82 'zext' 'zext_ln1148' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 83 [51/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 83 'udiv' 'udiv_ln1148' <Predicate = (icmp_ln87)> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.46>
ST_4 : Operation 84 [1/2] (2.32ns)   --->   "%p_Val2_14 = load i38* %input_0_V_addr_5, align 8" [./layer.h:88]   --->   Operation 84 'load' 'p_Val2_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %p_Val2_14, i32 37)" [./layer.h:33->./layer.h:88]   --->   Operation 85 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (2.79ns)   --->   "%sub_ln703_37 = sub i38 0, %p_Val2_14" [./layer.h:33->./layer.h:88]   --->   Operation 86 'sub' 'sub_ln703_37' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.34ns)   --->   "%p_Val2_15 = select i1 %tmp_73, i38 %sub_ln703_37, i38 %p_Val2_14" [./layer.h:33->./layer.h:88]   --->   Operation 87 'select' 'p_Val2_15' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.86>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str1844) nounwind" [./layer.h:88]   --->   Operation 88 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (2.51ns)   --->   "%icmp_ln1494 = icmp sgt i38 %p_Val2_15, %max_val_V_0_0" [./layer.h:88]   --->   Operation 89 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (1.34ns)   --->   "%p_Val2_16 = select i1 %icmp_ln1494, i38 %p_Val2_15, i38 %max_val_V_0_0" [./layer.h:88]   --->   Operation 90 'select' 'p_Val2_16' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:87]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 4.53>
ST_6 : Operation 92 [50/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 92 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 4> <Delay = 4.53>
ST_7 : Operation 93 [49/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 93 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 4.53>
ST_8 : Operation 94 [48/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 94 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 4.53>
ST_9 : Operation 95 [47/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 95 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 4.53>
ST_10 : Operation 96 [46/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 96 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 4.53>
ST_11 : Operation 97 [45/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 97 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 4.53>
ST_12 : Operation 98 [44/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 98 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 4.53>
ST_13 : Operation 99 [43/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 99 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 4.53>
ST_14 : Operation 100 [42/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 100 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 4.53>
ST_15 : Operation 101 [41/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 101 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 4.53>
ST_16 : Operation 102 [40/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 102 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 4.53>
ST_17 : Operation 103 [39/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 103 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 4.53>
ST_18 : Operation 104 [38/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 104 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 4.53>
ST_19 : Operation 105 [37/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 105 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 4.53>
ST_20 : Operation 106 [36/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 106 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 4.53>
ST_21 : Operation 107 [35/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 107 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 4.53>
ST_22 : Operation 108 [34/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 108 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 4.53>
ST_23 : Operation 109 [33/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 109 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 4.53>
ST_24 : Operation 110 [32/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 110 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 4.53>
ST_25 : Operation 111 [31/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 111 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 4.53>
ST_26 : Operation 112 [30/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 112 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 4.53>
ST_27 : Operation 113 [29/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 113 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 4.53>
ST_28 : Operation 114 [28/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 114 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 4.53>
ST_29 : Operation 115 [27/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 115 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 4.53>
ST_30 : Operation 116 [26/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 116 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 4.53>
ST_31 : Operation 117 [25/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 117 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 4.53>
ST_32 : Operation 118 [24/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 118 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 30> <Delay = 4.53>
ST_33 : Operation 119 [23/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 119 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 31> <Delay = 4.53>
ST_34 : Operation 120 [22/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 120 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 32> <Delay = 4.53>
ST_35 : Operation 121 [21/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 121 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 33> <Delay = 4.53>
ST_36 : Operation 122 [20/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 122 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 34> <Delay = 4.53>
ST_37 : Operation 123 [19/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 123 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 35> <Delay = 4.53>
ST_38 : Operation 124 [18/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 124 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 36> <Delay = 4.53>
ST_39 : Operation 125 [17/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 125 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 37> <Delay = 4.53>
ST_40 : Operation 126 [16/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 126 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 38> <Delay = 4.53>
ST_41 : Operation 127 [15/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 127 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 39> <Delay = 4.53>
ST_42 : Operation 128 [14/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 128 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 40> <Delay = 4.53>
ST_43 : Operation 129 [13/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 129 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 41> <Delay = 4.53>
ST_44 : Operation 130 [12/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 130 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 42> <Delay = 4.53>
ST_45 : Operation 131 [11/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 131 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 43> <Delay = 4.53>
ST_46 : Operation 132 [10/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 132 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 44> <Delay = 4.53>
ST_47 : Operation 133 [9/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 133 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 45> <Delay = 4.53>
ST_48 : Operation 134 [8/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 134 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 46> <Delay = 4.53>
ST_49 : Operation 135 [7/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 135 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 47> <Delay = 4.53>
ST_50 : Operation 136 [6/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 136 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 48> <Delay = 4.53>
ST_51 : Operation 137 [5/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 137 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 49> <Delay = 4.53>
ST_52 : Operation 138 [4/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 138 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 50> <Delay = 4.53>
ST_53 : Operation 139 [3/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 139 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 51> <Delay = 4.53>
ST_54 : Operation 140 [2/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 140 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 52> <Delay = 4.53>
ST_55 : Operation 141 [1/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 141 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i47 %udiv_ln1148 to i38" [./layer.h:90]   --->   Operation 142 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i38 %trunc_ln703 to i58" [./layer.h:94]   --->   Operation 143 'sext' 'sext_ln94' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 144 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:94]   --->   Operation 144 'br' <Predicate = true> <Delay = 1.76>

State 56 <SV = 53> <Delay = 2.32>
ST_56 : Operation 145 [1/1] (0.00ns)   --->   "%jo_0_0 = phi i3 [ 0, %_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0 ], [ %add_ln94, %_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0_ifconv ]" [./layer.h:94]   --->   Operation 145 'phi' 'jo_0_0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 146 [1/1] (1.13ns)   --->   "%icmp_ln94 = icmp eq i3 %jo_0_0, -2" [./layer.h:94]   --->   Operation 146 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 147 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 147 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 148 [1/1] (1.65ns)   --->   "%add_ln94 = add i3 %jo_0_0, 1" [./layer.h:94]   --->   Operation 148 'add' 'add_ln94' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln94, label %QUANTIZE_ACTIVATION_LOOP_1_end, label %_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0.0_ifconv" [./layer.h:94]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %jo_0_0, i2 0)" [./layer.h:98]   --->   Operation 150 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_56 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i5 %shl_ln to i64" [./layer.h:98]   --->   Operation 151 'zext' 'zext_ln98' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_56 : Operation 152 [1/1] (0.00ns)   --->   "%input_0_V_addr_6 = getelementptr [24 x i38]* %input_0_V, i64 0, i64 %zext_ln98" [./layer.h:98]   --->   Operation 152 'getelementptr' 'input_0_V_addr_6' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_56 : Operation 153 [2/2] (2.32ns)   --->   "%input_0_V_load = load i38* %input_0_V_addr_6, align 8" [./layer.h:98]   --->   Operation 153 'load' 'input_0_V_load' <Predicate = (!icmp_ln94)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 154 [1/1] (0.00ns)   --->   "%or_ln98 = or i5 %shl_ln, 1" [./layer.h:98]   --->   Operation 154 'or' 'or_ln98' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_56 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i5 %or_ln98 to i64" [./layer.h:98]   --->   Operation 155 'zext' 'zext_ln98_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_56 : Operation 156 [1/1] (0.00ns)   --->   "%input_0_V_addr_7 = getelementptr [24 x i38]* %input_0_V, i64 0, i64 %zext_ln98_1" [./layer.h:98]   --->   Operation 156 'getelementptr' 'input_0_V_addr_7' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_56 : Operation 157 [2/2] (2.32ns)   --->   "%input_0_V_load_5 = load i38* %input_0_V_addr_7, align 8" [./layer.h:98]   --->   Operation 157 'load' 'input_0_V_load_5' <Predicate = (!icmp_ln94)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_56 : Operation 158 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str1843, i32 %tmp)" [./layer.h:104]   --->   Operation 158 'specregionend' 'empty' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_56 : Operation 159 [1/1] (0.00ns)   --->   "ret i38 %trunc_ln703" [./layer.h:105]   --->   Operation 159 'ret' <Predicate = (icmp_ln94)> <Delay = 0.00>

State 57 <SV = 54> <Delay = 2.32>
ST_57 : Operation 160 [1/2] (2.32ns)   --->   "%input_0_V_load = load i38* %input_0_V_addr_6, align 8" [./layer.h:98]   --->   Operation 160 'load' 'input_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_57 : Operation 161 [1/2] (2.32ns)   --->   "%input_0_V_load_5 = load i38* %input_0_V_addr_7, align 8" [./layer.h:98]   --->   Operation 161 'load' 'input_0_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_57 : Operation 162 [1/1] (0.00ns)   --->   "%or_ln98_1 = or i5 %shl_ln, 2" [./layer.h:98]   --->   Operation 162 'or' 'or_ln98_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i5 %or_ln98_1 to i64" [./layer.h:98]   --->   Operation 163 'zext' 'zext_ln98_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 164 [1/1] (0.00ns)   --->   "%input_0_V_addr_8 = getelementptr [24 x i38]* %input_0_V, i64 0, i64 %zext_ln98_2" [./layer.h:98]   --->   Operation 164 'getelementptr' 'input_0_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 165 [2/2] (2.32ns)   --->   "%input_0_V_load_6 = load i38* %input_0_V_addr_8, align 8" [./layer.h:98]   --->   Operation 165 'load' 'input_0_V_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_57 : Operation 166 [1/1] (0.00ns)   --->   "%or_ln98_2 = or i5 %shl_ln, 3" [./layer.h:98]   --->   Operation 166 'or' 'or_ln98_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln98_3 = zext i5 %or_ln98_2 to i64" [./layer.h:98]   --->   Operation 167 'zext' 'zext_ln98_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 168 [1/1] (0.00ns)   --->   "%input_0_V_addr_9 = getelementptr [24 x i38]* %input_0_V, i64 0, i64 %zext_ln98_3" [./layer.h:98]   --->   Operation 168 'getelementptr' 'input_0_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 169 [2/2] (2.32ns)   --->   "%input_0_V_load_7 = load i38* %input_0_V_addr_9, align 8" [./layer.h:98]   --->   Operation 169 'load' 'input_0_V_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>

State 58 <SV = 55> <Delay = 8.69>
ST_58 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i38 %input_0_V_load to i58" [./layer.h:98]   --->   Operation 170 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 171 [1/1] (8.69ns)   --->   "%mul_ln1118 = mul i58 %sext_ln1118, %sext_ln94" [./layer.h:98]   --->   Operation 171 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 172 [1/1] (0.00ns)   --->   "%p_Val2_9 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %mul_ln1118, i32 20, i32 57)" [./layer.h:98]   --->   Operation 172 'partselect' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i38 %input_0_V_load_5 to i58" [./layer.h:98]   --->   Operation 173 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 174 [1/1] (8.69ns)   --->   "%mul_ln1118_1 = mul i58 %sext_ln1118_3, %sext_ln94" [./layer.h:98]   --->   Operation 174 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 175 [1/1] (0.00ns)   --->   "%p_Val2_17 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %mul_ln1118_1, i32 20, i32 57)" [./layer.h:98]   --->   Operation 175 'partselect' 'p_Val2_17' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 176 [1/2] (2.32ns)   --->   "%input_0_V_load_6 = load i38* %input_0_V_addr_8, align 8" [./layer.h:98]   --->   Operation 176 'load' 'input_0_V_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_58 : Operation 177 [1/2] (2.32ns)   --->   "%input_0_V_load_7 = load i38* %input_0_V_addr_9, align 8" [./layer.h:98]   --->   Operation 177 'load' 'input_0_V_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>

State 59 <SV = 56> <Delay = 8.69>
ST_59 : Operation 178 [1/1] (2.51ns)   --->   "%icmp_ln1494_33 = icmp sgt i38 %p_Val2_9, 0" [./layer.h:67->./layer.h:98]   --->   Operation 178 'icmp' 'icmp_ln1494_33' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln67)   --->   "%select_ln67 = select i1 %icmp_ln1494_33, i38 524288, i38 -524288" [./layer.h:67->./layer.h:98]   --->   Operation 179 'select' 'select_ln67' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 180 [1/1] (2.79ns) (out node of the LUT)   --->   "%add_ln67 = add i38 %select_ln67, %p_Val2_9" [./layer.h:67->./layer.h:98]   --->   Operation 180 'add' 'add_ln67' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 181 [1/1] (0.00ns)   --->   "%p_Result_s = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %add_ln67, i32 20, i32 37)" [./layer.h:98]   --->   Operation 181 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %add_ln67, i32 37)" [./layer.h:98]   --->   Operation 182 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i38 %add_ln67 to i20" [./layer.h:98]   --->   Operation 183 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 184 [1/1] (2.44ns)   --->   "%icmp_ln851 = icmp eq i20 %trunc_ln851, 0" [./layer.h:98]   --->   Operation 184 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 185 [1/1] (2.13ns)   --->   "%add_ln700 = add i18 1, %p_Result_s" [./layer.h:98]   --->   Operation 185 'add' 'add_ln700' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i18 %p_Result_s, i18 %add_ln700" [./layer.h:98]   --->   Operation 186 'select' 'select_ln851' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 187 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %tmp_74, i18 %select_ln851, i18 %p_Result_s" [./layer.h:98]   --->   Operation 187 'select' 'select_ln850' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_75 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %select_ln850, i32 7, i32 17)" [./layer.h:99]   --->   Operation 188 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 189 [1/1] (2.51ns)   --->   "%icmp_ln1494_34 = icmp sgt i38 %p_Val2_17, 0" [./layer.h:67->./layer.h:98]   --->   Operation 189 'icmp' 'icmp_ln1494_34' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_1)   --->   "%select_ln67_1 = select i1 %icmp_ln1494_34, i38 524288, i38 -524288" [./layer.h:67->./layer.h:98]   --->   Operation 190 'select' 'select_ln67_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 191 [1/1] (2.79ns) (out node of the LUT)   --->   "%add_ln67_1 = add i38 %select_ln67_1, %p_Val2_17" [./layer.h:67->./layer.h:98]   --->   Operation 191 'add' 'add_ln67_1' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_0_0_1 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %add_ln67_1, i32 20, i32 37)" [./layer.h:98]   --->   Operation 192 'partselect' 'p_Result_0_0_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_1)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %add_ln67_1, i32 37)" [./layer.h:98]   --->   Operation 193 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln851_1 = trunc i38 %add_ln67_1 to i20" [./layer.h:98]   --->   Operation 194 'trunc' 'trunc_ln851_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 195 [1/1] (2.44ns)   --->   "%icmp_ln851_1 = icmp eq i20 %trunc_ln851_1, 0" [./layer.h:98]   --->   Operation 195 'icmp' 'icmp_ln851_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 196 [1/1] (2.13ns)   --->   "%add_ln700_1 = add i18 1, %p_Result_0_0_1" [./layer.h:98]   --->   Operation 196 'add' 'add_ln700_1' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_1)   --->   "%select_ln851_1 = select i1 %icmp_ln851_1, i18 %p_Result_0_0_1, i18 %add_ln700_1" [./layer.h:98]   --->   Operation 197 'select' 'select_ln851_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 198 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_1 = select i1 %tmp_76, i18 %select_ln851_1, i18 %p_Result_0_0_1" [./layer.h:98]   --->   Operation 198 'select' 'select_ln850_1' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_77 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %select_ln850_1, i32 7, i32 17)" [./layer.h:99]   --->   Operation 199 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i38 %input_0_V_load_6 to i58" [./layer.h:98]   --->   Operation 200 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 201 [1/1] (8.69ns)   --->   "%mul_ln1118_2 = mul i58 %sext_ln1118_4, %sext_ln94" [./layer.h:98]   --->   Operation 201 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 202 [1/1] (0.00ns)   --->   "%p_Val2_18 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %mul_ln1118_2, i32 20, i32 57)" [./layer.h:98]   --->   Operation 202 'partselect' 'p_Val2_18' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i38 %input_0_V_load_7 to i58" [./layer.h:98]   --->   Operation 203 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 204 [1/1] (8.69ns)   --->   "%mul_ln1118_3 = mul i58 %sext_ln1118_5, %sext_ln94" [./layer.h:98]   --->   Operation 204 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 205 [1/1] (0.00ns)   --->   "%p_Val2_19 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %mul_ln1118_3, i32 20, i32 57)" [./layer.h:98]   --->   Operation 205 'partselect' 'p_Val2_19' <Predicate = true> <Delay = 0.00>

State 60 <SV = 57> <Delay = 8.51>
ST_60 : Operation 206 [1/1] (2.43ns)   --->   "%icmp_ln887 = icmp slt i18 %select_ln850, -128" [./layer.h:99]   --->   Operation 206 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 207 [1/1] (1.88ns)   --->   "%icmp_ln895 = icmp sgt i11 %tmp_75, 0" [./layer.h:99]   --->   Operation 207 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_1)   --->   "%trunc_ln99 = trunc i18 %select_ln850 to i8" [./layer.h:99]   --->   Operation 208 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_1)   --->   "%select_ln887 = select i1 %icmp_ln887, i8 -128, i8 127" [./layer.h:99]   --->   Operation 209 'select' 'select_ln887' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_1)   --->   "%or_ln887 = or i1 %icmp_ln887, %icmp_ln895" [./layer.h:99]   --->   Operation 210 'or' 'or_ln887' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 211 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln887_1 = select i1 %or_ln887, i8 %select_ln887, i8 %trunc_ln99" [./layer.h:99]   --->   Operation 211 'select' 'select_ln887_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 212 [1/1] (2.43ns)   --->   "%icmp_ln887_1 = icmp slt i18 %select_ln850_1, -128" [./layer.h:99]   --->   Operation 212 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 213 [1/1] (1.88ns)   --->   "%icmp_ln895_1 = icmp sgt i11 %tmp_77, 0" [./layer.h:99]   --->   Operation 213 'icmp' 'icmp_ln895_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_3)   --->   "%trunc_ln99_1 = trunc i18 %select_ln850_1 to i8" [./layer.h:99]   --->   Operation 214 'trunc' 'trunc_ln99_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_3)   --->   "%select_ln887_2 = select i1 %icmp_ln887_1, i8 -128, i8 127" [./layer.h:99]   --->   Operation 215 'select' 'select_ln887_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_3)   --->   "%or_ln887_1 = or i1 %icmp_ln887_1, %icmp_ln895_1" [./layer.h:99]   --->   Operation 216 'or' 'or_ln887_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 217 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln887_3 = select i1 %or_ln887_1, i8 %select_ln887_2, i8 %trunc_ln99_1" [./layer.h:99]   --->   Operation 217 'select' 'select_ln887_3' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 218 [1/1] (2.51ns)   --->   "%icmp_ln1494_35 = icmp sgt i38 %p_Val2_18, 0" [./layer.h:67->./layer.h:98]   --->   Operation 218 'icmp' 'icmp_ln1494_35' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_2)   --->   "%select_ln67_2 = select i1 %icmp_ln1494_35, i38 524288, i38 -524288" [./layer.h:67->./layer.h:98]   --->   Operation 219 'select' 'select_ln67_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 220 [1/1] (2.79ns) (out node of the LUT)   --->   "%add_ln67_2 = add i38 %select_ln67_2, %p_Val2_18" [./layer.h:67->./layer.h:98]   --->   Operation 220 'add' 'add_ln67_2' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 221 [1/1] (0.00ns)   --->   "%p_Result_0_0_2 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %add_ln67_2, i32 20, i32 37)" [./layer.h:98]   --->   Operation 221 'partselect' 'p_Result_0_0_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_2)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %add_ln67_2, i32 37)" [./layer.h:98]   --->   Operation 222 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln851_2 = trunc i38 %add_ln67_2 to i20" [./layer.h:98]   --->   Operation 223 'trunc' 'trunc_ln851_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 224 [1/1] (2.44ns)   --->   "%icmp_ln851_2 = icmp eq i20 %trunc_ln851_2, 0" [./layer.h:98]   --->   Operation 224 'icmp' 'icmp_ln851_2' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 225 [1/1] (2.13ns)   --->   "%add_ln700_2 = add i18 1, %p_Result_0_0_2" [./layer.h:98]   --->   Operation 225 'add' 'add_ln700_2' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_2)   --->   "%select_ln851_2 = select i1 %icmp_ln851_2, i18 %p_Result_0_0_2, i18 %add_ln700_2" [./layer.h:98]   --->   Operation 226 'select' 'select_ln851_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 227 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_2 = select i1 %tmp_78, i18 %select_ln851_2, i18 %p_Result_0_0_2" [./layer.h:98]   --->   Operation 227 'select' 'select_ln850_2' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_79 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %select_ln850_2, i32 7, i32 17)" [./layer.h:99]   --->   Operation 228 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 229 [1/1] (2.51ns)   --->   "%icmp_ln1494_36 = icmp sgt i38 %p_Val2_19, 0" [./layer.h:67->./layer.h:98]   --->   Operation 229 'icmp' 'icmp_ln1494_36' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_3)   --->   "%select_ln67_3 = select i1 %icmp_ln1494_36, i38 524288, i38 -524288" [./layer.h:67->./layer.h:98]   --->   Operation 230 'select' 'select_ln67_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 231 [1/1] (2.79ns) (out node of the LUT)   --->   "%add_ln67_3 = add i38 %select_ln67_3, %p_Val2_19" [./layer.h:67->./layer.h:98]   --->   Operation 231 'add' 'add_ln67_3' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 232 [1/1] (0.00ns)   --->   "%p_Result_0_0_3 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %add_ln67_3, i32 20, i32 37)" [./layer.h:98]   --->   Operation 232 'partselect' 'p_Result_0_0_3' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_3)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %add_ln67_3, i32 37)" [./layer.h:98]   --->   Operation 233 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln851_3 = trunc i38 %add_ln67_3 to i20" [./layer.h:98]   --->   Operation 234 'trunc' 'trunc_ln851_3' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 235 [1/1] (2.44ns)   --->   "%icmp_ln851_3 = icmp eq i20 %trunc_ln851_3, 0" [./layer.h:98]   --->   Operation 235 'icmp' 'icmp_ln851_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 236 [1/1] (2.13ns)   --->   "%add_ln700_3 = add i18 1, %p_Result_0_0_3" [./layer.h:98]   --->   Operation 236 'add' 'add_ln700_3' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_3)   --->   "%select_ln851_3 = select i1 %icmp_ln851_3, i18 %p_Result_0_0_3, i18 %add_ln700_3" [./layer.h:98]   --->   Operation 237 'select' 'select_ln851_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 238 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_3 = select i1 %tmp_80, i18 %select_ln851_3, i18 %p_Result_0_0_3" [./layer.h:98]   --->   Operation 238 'select' 'select_ln850_3' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_81 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %select_ln850_3, i32 7, i32 17)" [./layer.h:99]   --->   Operation 239 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>

State 61 <SV = 58> <Delay = 6.00>
ST_61 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str1845) nounwind" [./layer.h:94]   --->   Operation 240 'specloopname' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i3 %jo_0_0 to i64" [./layer.h:100]   --->   Operation 241 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 242 [1/1] (0.00ns)   --->   "%output_states_0_0_s = getelementptr [6 x i8]* %output_states_0_0_V, i64 0, i64 %zext_ln100" [./layer.h:100]   --->   Operation 242 'getelementptr' 'output_states_0_0_s' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 243 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_0_0_s, align 1" [./layer.h:100]   --->   Operation 243 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_61 : Operation 244 [1/1] (0.00ns)   --->   "%output_states_1_0_s = getelementptr [6 x i8]* %output_states_1_0_V, i64 0, i64 %zext_ln100" [./layer.h:100]   --->   Operation 244 'getelementptr' 'output_states_1_0_s' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 245 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_1_0_s, align 1" [./layer.h:100]   --->   Operation 245 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_61 : Operation 246 [1/1] (2.43ns)   --->   "%icmp_ln887_2 = icmp slt i18 %select_ln850_2, -128" [./layer.h:99]   --->   Operation 246 'icmp' 'icmp_ln887_2' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 247 [1/1] (1.88ns)   --->   "%icmp_ln895_2 = icmp sgt i11 %tmp_79, 0" [./layer.h:99]   --->   Operation 247 'icmp' 'icmp_ln895_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_5)   --->   "%trunc_ln99_2 = trunc i18 %select_ln850_2 to i8" [./layer.h:99]   --->   Operation 248 'trunc' 'trunc_ln99_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_5)   --->   "%select_ln887_4 = select i1 %icmp_ln887_2, i8 -128, i8 127" [./layer.h:99]   --->   Operation 249 'select' 'select_ln887_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_5)   --->   "%or_ln887_2 = or i1 %icmp_ln887_2, %icmp_ln895_2" [./layer.h:99]   --->   Operation 250 'or' 'or_ln887_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 251 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln887_5 = select i1 %or_ln887_2, i8 %select_ln887_4, i8 %trunc_ln99_2" [./layer.h:99]   --->   Operation 251 'select' 'select_ln887_5' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 252 [1/1] (0.00ns)   --->   "%output_states_2_0_s = getelementptr [6 x i8]* %output_states_2_0_V, i64 0, i64 %zext_ln100" [./layer.h:100]   --->   Operation 252 'getelementptr' 'output_states_2_0_s' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 253 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_2_0_s, align 1" [./layer.h:100]   --->   Operation 253 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_61 : Operation 254 [1/1] (2.43ns)   --->   "%icmp_ln887_3 = icmp slt i18 %select_ln850_3, -128" [./layer.h:99]   --->   Operation 254 'icmp' 'icmp_ln887_3' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 255 [1/1] (1.88ns)   --->   "%icmp_ln895_3 = icmp sgt i11 %tmp_81, 0" [./layer.h:99]   --->   Operation 255 'icmp' 'icmp_ln895_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_7)   --->   "%trunc_ln99_3 = trunc i18 %select_ln850_3 to i8" [./layer.h:99]   --->   Operation 256 'trunc' 'trunc_ln99_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_7)   --->   "%select_ln887_6 = select i1 %icmp_ln887_3, i8 -128, i8 127" [./layer.h:99]   --->   Operation 257 'select' 'select_ln887_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_7)   --->   "%or_ln887_3 = or i1 %icmp_ln887_3, %icmp_ln895_3" [./layer.h:99]   --->   Operation 258 'or' 'or_ln887_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 259 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln887_7 = select i1 %or_ln887_3, i8 %select_ln887_6, i8 %trunc_ln99_3" [./layer.h:99]   --->   Operation 259 'select' 'select_ln887_7' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 260 [1/1] (0.00ns)   --->   "%output_states_3_0_s = getelementptr [6 x i8]* %output_states_3_0_V, i64 0, i64 %zext_ln100" [./layer.h:100]   --->   Operation 260 'getelementptr' 'output_states_3_0_s' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 261 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_3_0_s, align 1" [./layer.h:100]   --->   Operation 261 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_61 : Operation 262 [1/1] (0.00ns)   --->   "br label %0" [./layer.h:94]   --->   Operation 262 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('input_0_V_addr', ./layer.h:86) [7]  (0 ns)
	'load' operation ('__Val2__', ./layer.h:86) on array 'input_0_V' [8]  (2.32 ns)

 <State 2>: 6.46ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./layer.h:86) on array 'input_0_V' [8]  (2.32 ns)
	'sub' operation ('sub_ln703', ./layer.h:33->./layer.h:86) [10]  (2.8 ns)
	'select' operation ('__Val2__', ./layer.h:33->./layer.h:86) [11]  (1.35 ns)

 <State 3>: 8.29ns
The critical path consists of the following:
	'phi' operation ('__Val2__') with incoming values : ('__Val2__', ./layer.h:33->./layer.h:86) ('__Val2__', ./layer.h:88) [14]  (0 ns)
	'icmp' operation ('icmp_ln1494_32', ./layer.h:60->./layer.h:89) [33]  (2.52 ns)
	'select' operation ('select_ln60', ./layer.h:60->./layer.h:89) [34]  (1.24 ns)
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 4>: 6.46ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./layer.h:88) on array 'input_0_V' [23]  (2.32 ns)
	'sub' operation ('sub_ln703_37', ./layer.h:33->./layer.h:88) [25]  (2.8 ns)
	'select' operation ('__Val2__', ./layer.h:33->./layer.h:88) [26]  (1.35 ns)

 <State 5>: 3.86ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494', ./layer.h:88) [27]  (2.52 ns)
	'select' operation ('__Val2__', ./layer.h:88) [28]  (1.35 ns)

 <State 6>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 7>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 8>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 9>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 10>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 11>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 12>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 13>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 14>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 15>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 16>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 17>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 18>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 19>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 20>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 21>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 22>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 23>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 24>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 25>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 26>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 27>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 28>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 29>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 30>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 31>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 32>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 33>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 34>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 35>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 36>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 37>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 38>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 39>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 40>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 41>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 42>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 43>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 44>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 45>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 46>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 47>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 48>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 49>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 50>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 51>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 52>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 53>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 54>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 55>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [36]  (4.53 ns)

 <State 56>: 2.32ns
The critical path consists of the following:
	'phi' operation ('jo_0_0', ./layer.h:94) with incoming values : ('add_ln94', ./layer.h:94) [41]  (0 ns)
	'getelementptr' operation ('input_0_V_addr_6', ./layer.h:98) [51]  (0 ns)
	'load' operation ('input_0_V_load', ./layer.h:98) on array 'input_0_V' [52]  (2.32 ns)

 <State 57>: 2.32ns
The critical path consists of the following:
	'load' operation ('input_0_V_load', ./layer.h:98) on array 'input_0_V' [52]  (2.32 ns)

 <State 58>: 8.69ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', ./layer.h:98) [54]  (8.69 ns)

 <State 59>: 8.69ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_2', ./layer.h:98) [106]  (8.69 ns)

 <State 60>: 8.51ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494_35', ./layer.h:67->./layer.h:98) [108]  (2.52 ns)
	'select' operation ('select_ln67_2', ./layer.h:67->./layer.h:98) [109]  (0 ns)
	'add' operation ('add_ln67_2', ./layer.h:67->./layer.h:98) [110]  (2.8 ns)
	'icmp' operation ('icmp_ln851_2', ./layer.h:98) [114]  (2.44 ns)
	'select' operation ('select_ln851_2', ./layer.h:98) [116]  (0 ns)
	'select' operation ('select_ln850_2', ./layer.h:98) [117]  (0.756 ns)

 <State 61>: 6ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln887_2', ./layer.h:99) [118]  (2.43 ns)
	'select' operation ('select_ln887_4', ./layer.h:99) [122]  (0 ns)
	'select' operation ('select_ln887_5', ./layer.h:99) [124]  (1.25 ns)
	'store' operation ('store_ln100', ./layer.h:100) of variable 'select_ln887_5', ./layer.h:99 on array 'output_states_2_0_V' [126]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
