# EE-2230
Logic Design Laboratory

## Course Information
* Course Number : EE-2230
* Course Title : Logic Design Laboratory
* Instructor : Prof. Hsi-Pin Ma
* Year : 2018 Spring

## Lab
### Lab1 : Verilog HDL
* 1-1 - Full Adder
* 1-2 - Single Digit Decimal Adder
* 1-3 (Bonus) - 3-to-8-line Decoder
### Lab2 : FPGA Emulation
* 2-1 - Full Adder (Same as 1-1)
* 2-2 - BCD to 7-Segment Display Decoder
* 2-3 (Bonus) - 4-bit Unsigned Number Comparator
### Lab3 : Counters
* Prelab - 4-bit Synchronous Binary Up Counter
* 3-1 - Frequency Divider (1/2<sup>27</sup> f)
* 3-2 - Frequency Divider (1 Hz)
* 3-3 - 4-bit Synchronous Binary Up Counter (Same as Prelab3)
* 3-4 - Single Digit BCD Up Counter
* 3-5 (Bonus) - 30s Count Down Timer
### Lab4 : Shift Registers
* Prelab - Ring Counter
* 4-1 - Ring Counter (Same as Prelab4)
* 4-2 - Ring Counter (with Randomly Initialize)
* 4-3 - NTHUEE
* 4-4 (Bonus) - Functional/Arithmetic/Barrel Shifter
### Lab5 : Timers
* Prelab - Pause/Start Function
* 5-1 - 30s Down Counter with Pause Function
* 5-2 - 30s Down Counter with Pause Function (with only One Button)
* 5-3 (Bonus) - Multi-Function Timer
### Lab6 : Electronic Clock I (Time Display)
* 6-1 - 24-hour
* 6-2 - Date
* 6-3 (Bonus) - Leap Year
### Lab7 : Electronic Clock II (Multi-functions)
* 7-1 - Stopwatch
* 7-2 - Timer
* 7-3 (Bonus) - Stopwatch & Timer
### Lab8 : Speaker
* 8-1 - Audio-data Parallel-to-Serial Module
* 8-2 - Speaker Control
### Lab9 : Keyboard (Calculator)
* 9-1 - Keyboard
* 9-2 - Single Digit Decimal Adder
* 9-3 - Two-Digit Decimal Adder/Subtractor/Multiplier
* 9-4 - "Caps"
### Lab10 : Electronic Organ
* 10-1 : Notes
* 10-2 : Electronic Organ
* 10-3 (Bo : Double Tones by Separate Left and Right Channels
### Lab11 : VGA
* 11-1 : VGA
* 11-2 : Calculator
* 11-3 : TETRIS (Uncompleted!!!)
