{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616834629265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616834629265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 27 09:43:49 2021 " "Processing started: Sat Mar 27 09:43:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616834629265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616834629265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alumcu -c alumcu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alumcu -c alumcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616834629265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616834630013 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616834630013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alumcu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alumcu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alumcu-behavior " "Found design unit 1: alumcu-behavior" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616834647909 ""} { "Info" "ISGN_ENTITY_NAME" "1 alumcu " "Found entity 1: alumcu" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616834647909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616834647909 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alumcu " "Elaborating entity \"alumcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616834647972 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Wreg alumcu.vhd(35) " "VHDL Process Statement warning at alumcu.vhd(35): signal \"Wreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616834647987 "|alumcu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fileRegister alumcu.vhd(35) " "VHDL Process Statement warning at alumcu.vhd(35): signal \"fileRegister\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616834647987 "|alumcu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Wreg alumcu.vhd(38) " "VHDL Process Statement warning at alumcu.vhd(38): signal \"Wreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616834647987 "|alumcu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fileRegister alumcu.vhd(38) " "VHDL Process Statement warning at alumcu.vhd(38): signal \"fileRegister\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616834647987 "|alumcu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Wreg alumcu.vhd(44) " "VHDL Process Statement warning at alumcu.vhd(44): signal \"Wreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616834647987 "|alumcu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fileRegister alumcu.vhd(44) " "VHDL Process Statement warning at alumcu.vhd(44): signal \"fileRegister\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616834647987 "|alumcu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Wreg alumcu.vhd(47) " "VHDL Process Statement warning at alumcu.vhd(47): signal \"Wreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616834647987 "|alumcu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fileRegister alumcu.vhd(47) " "VHDL Process Statement warning at alumcu.vhd(47): signal \"fileRegister\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616834647987 "|alumcu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fileRegister alumcu.vhd(58) " "VHDL Process Statement warning at alumcu.vhd(58): signal \"fileRegister\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616834647987 "|alumcu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fileRegister alumcu.vhd(61) " "VHDL Process Statement warning at alumcu.vhd(61): signal \"fileRegister\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616834647987 "|alumcu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Wreg alumcu.vhd(25) " "VHDL Process Statement warning at alumcu.vhd(25): inferring latch(es) for signal or variable \"Wreg\", which holds its previous value in one or more paths through the process" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616834647987 "|alumcu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fileRegister alumcu.vhd(25) " "VHDL Process Statement warning at alumcu.vhd(25): inferring latch(es) for signal or variable \"fileRegister\", which holds its previous value in one or more paths through the process" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616834647987 "|alumcu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluOut alumcu.vhd(25) " "VHDL Process Statement warning at alumcu.vhd(25): inferring latch(es) for signal or variable \"aluOut\", which holds its previous value in one or more paths through the process" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616834647987 "|alumcu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[0\] alumcu.vhd(25) " "Inferred latch for \"aluOut\[0\]\" at alumcu.vhd(25)" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616834647987 "|alumcu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[1\] alumcu.vhd(25) " "Inferred latch for \"aluOut\[1\]\" at alumcu.vhd(25)" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616834647987 "|alumcu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[2\] alumcu.vhd(25) " "Inferred latch for \"aluOut\[2\]\" at alumcu.vhd(25)" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616834647987 "|alumcu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[3\] alumcu.vhd(25) " "Inferred latch for \"aluOut\[3\]\" at alumcu.vhd(25)" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616834647987 "|alumcu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[4\] alumcu.vhd(25) " "Inferred latch for \"aluOut\[4\]\" at alumcu.vhd(25)" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616834647987 "|alumcu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[5\] alumcu.vhd(25) " "Inferred latch for \"aluOut\[5\]\" at alumcu.vhd(25)" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616834647987 "|alumcu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[6\] alumcu.vhd(25) " "Inferred latch for \"aluOut\[6\]\" at alumcu.vhd(25)" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616834647987 "|alumcu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[7\] alumcu.vhd(25) " "Inferred latch for \"aluOut\[7\]\" at alumcu.vhd(25)" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616834647987 "|alumcu"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "aluOut\[0\] GND " "Pin \"aluOut\[0\]\" is stuck at GND" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616834648742 "|alumcu|aluOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluOut\[1\] GND " "Pin \"aluOut\[1\]\" is stuck at GND" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616834648742 "|alumcu|aluOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluOut\[2\] GND " "Pin \"aluOut\[2\]\" is stuck at GND" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616834648742 "|alumcu|aluOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluOut\[3\] GND " "Pin \"aluOut\[3\]\" is stuck at GND" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616834648742 "|alumcu|aluOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluOut\[4\] GND " "Pin \"aluOut\[4\]\" is stuck at GND" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616834648742 "|alumcu|aluOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluOut\[5\] GND " "Pin \"aluOut\[5\]\" is stuck at GND" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616834648742 "|alumcu|aluOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluOut\[6\] GND " "Pin \"aluOut\[6\]\" is stuck at GND" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616834648742 "|alumcu|aluOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluOut\[7\] GND " "Pin \"aluOut\[7\]\" is stuck at GND" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616834648742 "|alumcu|aluOut[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616834648742 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616834649159 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616834649159 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[0\] " "No output dependent on input pin \"opcode\[0\]\"" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616834649413 "|alumcu|opcode[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[1\] " "No output dependent on input pin \"opcode\[1\]\"" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616834649413 "|alumcu|opcode[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[2\] " "No output dependent on input pin \"opcode\[2\]\"" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616834649413 "|alumcu|opcode[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[3\] " "No output dependent on input pin \"opcode\[3\]\"" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616834649413 "|alumcu|opcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[4\] " "No output dependent on input pin \"opcode\[4\]\"" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616834649413 "|alumcu|opcode[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[5\] " "No output dependent on input pin \"opcode\[5\]\"" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616834649413 "|alumcu|opcode[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[6\] " "No output dependent on input pin \"opcode\[6\]\"" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616834649413 "|alumcu|opcode[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[7\] " "No output dependent on input pin \"opcode\[7\]\"" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616834649413 "|alumcu|opcode[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[13\] " "No output dependent on input pin \"opcode\[13\]\"" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616834649413 "|alumcu|opcode[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[12\] " "No output dependent on input pin \"opcode\[12\]\"" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616834649413 "|alumcu|opcode[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[11\] " "No output dependent on input pin \"opcode\[11\]\"" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616834649413 "|alumcu|opcode[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[10\] " "No output dependent on input pin \"opcode\[10\]\"" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616834649413 "|alumcu|opcode[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[9\] " "No output dependent on input pin \"opcode\[9\]\"" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616834649413 "|alumcu|opcode[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[8\] " "No output dependent on input pin \"opcode\[8\]\"" {  } { { "alumcu.vhd" "" { Text "C:/dev/labs/lab2/alumcu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616834649413 "|alumcu|opcode[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616834649413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616834649413 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616834649413 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616834649413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616834649475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 27 09:44:09 2021 " "Processing ended: Sat Mar 27 09:44:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616834649475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616834649475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616834649475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616834649475 ""}
