# FIR_filter
system Verilog FIR filter with modular number of delays

## TODO

[] System diagram (@Duncan)
[] GTK Wave plot with an explanation (@Duncan)
[] Describe the context for why this is useful (mention controls, signal processing, etc.) (@Riley)
[] Matlab frequency domain and time domain impulse response (@Riley)
[] Paragraph overview of the code (@Duncan)
[] In-line code documentation (mostly, port descriptions) (@Riley)
[] How to use:
    [] What to expect regarding the asynchronous reset and divided clock (@Riley)
    [] What the makefile does (@Duncan)
    [] What the python script does (csv generation) (@Duncan)

# Context

# Overview

## System Diagram

## Code Overview

# Usage

## Running the testbench

## Examples
