{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702223530482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702223530482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 18:52:10 2023 " "Processing started: Sun Dec 10 18:52:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702223530482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223530482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU32 -c ALU32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU32 -c ALU32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223530482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702223530773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702223530773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.v 2 2 " "Found 2 design units, including 2 entities, in source file alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32 " "Found entity 1: ALU32" {  } { { "ALU32.v" "" { Text "C:/HW2/ALU32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537103 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb " "Found entity 2: tb" {  } { { "ALU32.v" "" { Text "C:/HW2/ALU32.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223537103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 4 4 " "Found 4 design units, including 4 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.v" "" { Text "C:/HW2/ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""} { "Info" "ISGN_ENTITY_NAME" "2 ONE_BIT_ADDER " "Found entity 2: ONE_BIT_ADDER" {  } { { "ADDER.v" "" { Text "C:/HW2/ADDER.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""} { "Info" "ISGN_ENTITY_NAME" "3 FOUR_BIT_ADDER " "Found entity 3: FOUR_BIT_ADDER" {  } { { "ADDER.v" "" { Text "C:/HW2/ADDER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""} { "Info" "ISGN_ENTITY_NAME" "4 THIRTYTWO_BIT_ADDER " "Found entity 4: THIRTYTWO_BIT_ADDER" {  } { { "ADDER.v" "" { Text "C:/HW2/ADDER.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223537118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.v 2 2 " "Found 2 design units, including 2 entities, in source file subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUBTRACTOR " "Found entity 1: SUBTRACTOR" {  } { { "SUBTRACTOR.v" "" { Text "C:/HW2/SUBTRACTOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""} { "Info" "ISGN_ENTITY_NAME" "2 THIRTYTWO_BIT_SUBTRACTOR " "Found entity 2: THIRTYTWO_BIT_SUBTRACTOR" {  } { { "SUBTRACTOR.v" "" { Text "C:/HW2/SUBTRACTOR.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223537118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.v 3 3 " "Found 3 design units, including 3 entities, in source file and32.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND32 " "Found entity 1: AND32" {  } { { "AND32.v" "" { Text "C:/HW2/AND32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""} { "Info" "ISGN_ENTITY_NAME" "2 FOUR_BIT_AND " "Found entity 2: FOUR_BIT_AND" {  } { { "AND32.v" "" { Text "C:/HW2/AND32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""} { "Info" "ISGN_ENTITY_NAME" "3 THIRTYTWO_BIT_AND " "Found entity 3: THIRTYTWO_BIT_AND" {  } { { "AND32.v" "" { Text "C:/HW2/AND32.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223537118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.v 3 3 " "Found 3 design units, including 3 entities, in source file or32.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR32 " "Found entity 1: OR32" {  } { { "OR32.v" "" { Text "C:/HW2/OR32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""} { "Info" "ISGN_ENTITY_NAME" "2 FOUR_BIT_OR " "Found entity 2: FOUR_BIT_OR" {  } { { "OR32.v" "" { Text "C:/HW2/OR32.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""} { "Info" "ISGN_ENTITY_NAME" "3 THIRTYTWO_BIT_OR " "Found entity 3: THIRTYTWO_BIT_OR" {  } { { "OR32.v" "" { Text "C:/HW2/OR32.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223537118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor32.v 3 3 " "Found 3 design units, including 3 entities, in source file nor32.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOR32 " "Found entity 1: NOR32" {  } { { "NOR32.v" "" { Text "C:/HW2/NOR32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""} { "Info" "ISGN_ENTITY_NAME" "2 FOUR_BIT_NOR " "Found entity 2: FOUR_BIT_NOR" {  } { { "NOR32.v" "" { Text "C:/HW2/NOR32.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""} { "Info" "ISGN_ENTITY_NAME" "3 THIRTYTWO_BIT_NOR " "Found entity 3: THIRTYTWO_BIT_NOR" {  } { { "NOR32.v" "" { Text "C:/HW2/NOR32.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223537118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor32.v 3 3 " "Found 3 design units, including 3 entities, in source file xor32.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR32 " "Found entity 1: XOR32" {  } { { "XOR32.v" "" { Text "C:/HW2/XOR32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""} { "Info" "ISGN_ENTITY_NAME" "2 FOUR_BIT_XOR " "Found entity 2: FOUR_BIT_XOR" {  } { { "XOR32.v" "" { Text "C:/HW2/XOR32.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""} { "Info" "ISGN_ENTITY_NAME" "3 THIRTYTWO_BIT_XOR " "Found entity 3: THIRTYTWO_BIT_XOR" {  } { { "XOR32.v" "" { Text "C:/HW2/XOR32.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223537118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slt32.v 2 2 " "Found 2 design units, including 2 entities, in source file slt32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SLT32 " "Found entity 1: SLT32" {  } { { "SLT32.v" "" { Text "C:/HW2/SLT32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""} { "Info" "ISGN_ENTITY_NAME" "2 ONE_TO_THIRTYTWO_EXTENDER_WITH_LSB " "Found entity 2: ONE_TO_THIRTYTWO_EXTENDER_WITH_LSB" {  } { { "SLT32.v" "" { Text "C:/HW2/SLT32.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223537118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.v 2 2 " "Found 2 design units, including 2 entities, in source file mux32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32 " "Found entity 1: MUX32" {  } { { "MUX32.v" "" { Text "C:/HW2/MUX32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""} { "Info" "ISGN_ENTITY_NAME" "2 EIGHT_BIT_MUX " "Found entity 2: EIGHT_BIT_MUX" {  } { { "MUX32.v" "" { Text "C:/HW2/MUX32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223537118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_to_32_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file one_to_32_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_TO_32_EXTENDER " "Found entity 1: ONE_TO_32_EXTENDER" {  } { { "ONE_TO_32_EXTENDER.v" "" { Text "C:/HW2/ONE_TO_32_EXTENDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223537118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.v 1 1 " "Found 1 design units, including 1 entities, in source file mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.v" "" { Text "C:/HW2/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223537118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "mod_dp.v" "" { Text "C:/HW2/mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223537118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "mod_cu.v" "" { Text "C:/HW2/mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702223537118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223537118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done mod.v(30) " "Verilog HDL Implicit Net warning at mod.v(30): created implicit net for \"done\"" {  } { { "mod.v" "" { Text "C:/HW2/mod.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537118 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU32 " "Elaborating entity \"ALU32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702223537150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:a1 " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:a1\"" {  } { { "ALU32.v" "a1" { Text "C:/HW2/ALU32.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "THIRTYTWO_BIT_ADDER ADDER:a1\|THIRTYTWO_BIT_ADDER:adder " "Elaborating entity \"THIRTYTWO_BIT_ADDER\" for hierarchy \"ADDER:a1\|THIRTYTWO_BIT_ADDER:adder\"" {  } { { "ADDER.v" "adder" { Text "C:/HW2/ADDER.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOUR_BIT_ADDER ADDER:a1\|THIRTYTWO_BIT_ADDER:adder\|FOUR_BIT_ADDER:adder0 " "Elaborating entity \"FOUR_BIT_ADDER\" for hierarchy \"ADDER:a1\|THIRTYTWO_BIT_ADDER:adder\|FOUR_BIT_ADDER:adder0\"" {  } { { "ADDER.v" "adder0" { Text "C:/HW2/ADDER.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONE_BIT_ADDER ADDER:a1\|THIRTYTWO_BIT_ADDER:adder\|FOUR_BIT_ADDER:adder0\|ONE_BIT_ADDER:adder0 " "Elaborating entity \"ONE_BIT_ADDER\" for hierarchy \"ADDER:a1\|THIRTYTWO_BIT_ADDER:adder\|FOUR_BIT_ADDER:adder0\|ONE_BIT_ADDER:adder0\"" {  } { { "ADDER.v" "adder0" { Text "C:/HW2/ADDER.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBTRACTOR SUBTRACTOR:a2 " "Elaborating entity \"SUBTRACTOR\" for hierarchy \"SUBTRACTOR:a2\"" {  } { { "ALU32.v" "a2" { Text "C:/HW2/ALU32.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "THIRTYTWO_BIT_SUBTRACTOR SUBTRACTOR:a2\|THIRTYTWO_BIT_SUBTRACTOR:subtractor " "Elaborating entity \"THIRTYTWO_BIT_SUBTRACTOR\" for hierarchy \"SUBTRACTOR:a2\|THIRTYTWO_BIT_SUBTRACTOR:subtractor\"" {  } { { "SUBTRACTOR.v" "subtractor" { Text "C:/HW2/SUBTRACTOR.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONE_TO_32_EXTENDER SUBTRACTOR:a2\|THIRTYTWO_BIT_SUBTRACTOR:subtractor\|ONE_TO_32_EXTENDER:extender " "Elaborating entity \"ONE_TO_32_EXTENDER\" for hierarchy \"SUBTRACTOR:a2\|THIRTYTWO_BIT_SUBTRACTOR:subtractor\|ONE_TO_32_EXTENDER:extender\"" {  } { { "SUBTRACTOR.v" "extender" { Text "C:/HW2/SUBTRACTOR.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR32 SUBTRACTOR:a2\|THIRTYTWO_BIT_SUBTRACTOR:subtractor\|XOR32:t_xor " "Elaborating entity \"XOR32\" for hierarchy \"SUBTRACTOR:a2\|THIRTYTWO_BIT_SUBTRACTOR:subtractor\|XOR32:t_xor\"" {  } { { "SUBTRACTOR.v" "t_xor" { Text "C:/HW2/SUBTRACTOR.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "THIRTYTWO_BIT_XOR SUBTRACTOR:a2\|THIRTYTWO_BIT_SUBTRACTOR:subtractor\|XOR32:t_xor\|THIRTYTWO_BIT_XOR:t_xor " "Elaborating entity \"THIRTYTWO_BIT_XOR\" for hierarchy \"SUBTRACTOR:a2\|THIRTYTWO_BIT_SUBTRACTOR:subtractor\|XOR32:t_xor\|THIRTYTWO_BIT_XOR:t_xor\"" {  } { { "XOR32.v" "t_xor" { Text "C:/HW2/XOR32.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOUR_BIT_XOR SUBTRACTOR:a2\|THIRTYTWO_BIT_SUBTRACTOR:subtractor\|XOR32:t_xor\|THIRTYTWO_BIT_XOR:t_xor\|FOUR_BIT_XOR:xor0 " "Elaborating entity \"FOUR_BIT_XOR\" for hierarchy \"SUBTRACTOR:a2\|THIRTYTWO_BIT_SUBTRACTOR:subtractor\|XOR32:t_xor\|THIRTYTWO_BIT_XOR:t_xor\|FOUR_BIT_XOR:xor0\"" {  } { { "XOR32.v" "xor0" { Text "C:/HW2/XOR32.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND32 AND32:a3 " "Elaborating entity \"AND32\" for hierarchy \"AND32:a3\"" {  } { { "ALU32.v" "a3" { Text "C:/HW2/ALU32.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "THIRTYTWO_BIT_AND AND32:a3\|THIRTYTWO_BIT_AND:t_and " "Elaborating entity \"THIRTYTWO_BIT_AND\" for hierarchy \"AND32:a3\|THIRTYTWO_BIT_AND:t_and\"" {  } { { "AND32.v" "t_and" { Text "C:/HW2/AND32.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOUR_BIT_AND AND32:a3\|THIRTYTWO_BIT_AND:t_and\|FOUR_BIT_AND:and0 " "Elaborating entity \"FOUR_BIT_AND\" for hierarchy \"AND32:a3\|THIRTYTWO_BIT_AND:t_and\|FOUR_BIT_AND:and0\"" {  } { { "AND32.v" "and0" { Text "C:/HW2/AND32.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR32 OR32:a4 " "Elaborating entity \"OR32\" for hierarchy \"OR32:a4\"" {  } { { "ALU32.v" "a4" { Text "C:/HW2/ALU32.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "THIRTYTWO_BIT_OR OR32:a4\|THIRTYTWO_BIT_OR:t_or " "Elaborating entity \"THIRTYTWO_BIT_OR\" for hierarchy \"OR32:a4\|THIRTYTWO_BIT_OR:t_or\"" {  } { { "OR32.v" "t_or" { Text "C:/HW2/OR32.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOUR_BIT_OR OR32:a4\|THIRTYTWO_BIT_OR:t_or\|FOUR_BIT_OR:or0 " "Elaborating entity \"FOUR_BIT_OR\" for hierarchy \"OR32:a4\|THIRTYTWO_BIT_OR:t_or\|FOUR_BIT_OR:or0\"" {  } { { "OR32.v" "or0" { Text "C:/HW2/OR32.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR32 NOR32:a5 " "Elaborating entity \"NOR32\" for hierarchy \"NOR32:a5\"" {  } { { "ALU32.v" "a5" { Text "C:/HW2/ALU32.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "THIRTYTWO_BIT_NOR NOR32:a5\|THIRTYTWO_BIT_NOR:t_nor " "Elaborating entity \"THIRTYTWO_BIT_NOR\" for hierarchy \"NOR32:a5\|THIRTYTWO_BIT_NOR:t_nor\"" {  } { { "NOR32.v" "t_nor" { Text "C:/HW2/NOR32.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOUR_BIT_NOR NOR32:a5\|THIRTYTWO_BIT_NOR:t_nor\|FOUR_BIT_NOR:nor0 " "Elaborating entity \"FOUR_BIT_NOR\" for hierarchy \"NOR32:a5\|THIRTYTWO_BIT_NOR:t_nor\|FOUR_BIT_NOR:nor0\"" {  } { { "NOR32.v" "nor0" { Text "C:/HW2/NOR32.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLT32 SLT32:a7 " "Elaborating entity \"SLT32\" for hierarchy \"SLT32:a7\"" {  } { { "ALU32.v" "a7" { Text "C:/HW2/ALU32.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONE_TO_THIRTYTWO_EXTENDER_WITH_LSB SLT32:a7\|ONE_TO_THIRTYTWO_EXTENDER_WITH_LSB:_extender " "Elaborating entity \"ONE_TO_THIRTYTWO_EXTENDER_WITH_LSB\" for hierarchy \"SLT32:a7\|ONE_TO_THIRTYTWO_EXTENDER_WITH_LSB:_extender\"" {  } { { "SLT32.v" "_extender" { Text "C:/HW2/SLT32.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod mod:a8 " "Elaborating entity \"mod\" for hierarchy \"mod:a8\"" {  } { { "ALU32.v" "a8" { Text "C:/HW2/ALU32.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dp mod:a8\|mod_dp:mod_dp " "Elaborating entity \"mod_dp\" for hierarchy \"mod:a8\|mod_dp:mod_dp\"" {  } { { "mod.v" "mod_dp" { Text "C:/HW2/mod.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32 MUX32:mux " "Elaborating entity \"MUX32\" for hierarchy \"MUX32:mux\"" {  } { { "ALU32.v" "mux" { Text "C:/HW2/ALU32.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EIGHT_BIT_MUX MUX32:mux\|EIGHT_BIT_MUX:m0 " "Elaborating entity \"EIGHT_BIT_MUX\" for hierarchy \"MUX32:mux\|EIGHT_BIT_MUX:m0\"" {  } { { "MUX32.v" "m0" { Text "C:/HW2/MUX32.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223537228 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702223537796 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702223538040 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702223538457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702223538457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "329 " "Implemented 329 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702223538508 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702223538508 ""} { "Info" "ICUT_CUT_TM_LCELLS" "228 " "Implemented 228 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702223538508 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702223538508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702223538521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 18:52:18 2023 " "Processing ended: Sun Dec 10 18:52:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702223538521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702223538521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702223538521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702223538521 ""}
