// Seed: 4216279544
module module_0 (
    input tri0 id_0,
    input tri1 id_1
);
  tri id_3 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1
);
  always @(posedge id_1) id_0 = 1'b0;
  module_0(
      id_1, id_1
  );
  always
    case (1)
      id_1: id_0 = 1;
      default: id_0 = 1 | 1 == 1 & 1 & 1'h0;
    endcase
  assign id_0 = 1 ? 1 << 1 : id_1;
endmodule
module module_2 (
    output uwire id_0,
    output uwire id_1,
    input  wire  id_2
);
  assign id_1 = id_2;
  module_0(
      id_2, id_2
  );
endmodule
