do ./mp1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /home/opt/altera/13.1.web/modelsim_ase/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/opt/altera/13.1.web/modelsim_ase/linux/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/register.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register
# 
# Top level modules:
# 	register
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/nzp_comp.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nzp_comp
# 
# Top level modules:
# 	nzp_comp
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/mux2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/adder.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/mp1.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package mp1_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp1
# 
# Top level modules:
# 	mp1
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/ir.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package ir_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ir
# 
# Top level modules:
# 	ir
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/control.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control
# 
# Top level modules:
# 	control
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# 
# Top level modules:
# 	adj
# 
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/mp1_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mp1_tb
# 
# Top level modules:
# 	mp1_tb
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/memory.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  mp1_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps mp1_tb 
# Loading sv_std.std
# Loading work.mp1_tb
# Loading work.lc3b_types
# Loading work.mp1_sv_unit
# Loading work.mp1
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux2
# Loading work.register
# Loading work.ir_sv_unit
# Loading work.ir
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.adder
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.nzp_comp
# Loading work.plus2
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.control_sv_unit
# Loading work.control
# Loading work.memory
# ** Error: (vsim-3063) /home/gus/work/ece411/mp0/ECE411/mp1/mp1_tb.sv(41): Port 'wmask' not found in the connected module (4th connection).
#         Region: /mp1_tb/memory_unit
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ././mp1_run_msim_rtl_verilog.do PAUSED at line 26
do ./mp1_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/register.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register
# 
# Top level modules:
# 	register
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/nzp_comp.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nzp_comp
# 
# Top level modules:
# 	nzp_comp
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/mux2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/adder.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/mp1.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package mp1_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp1
# 
# Top level modules:
# 	mp1
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/ir.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package ir_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ir
# 
# Top level modules:
# 	ir
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/control.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control
# 
# Top level modules:
# 	control
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# 
# Top level modules:
# 	adj
# 
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/mp1_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mp1_tb
# 
# Top level modules:
# 	mp1_tb
# vlog -sv -work work +incdir+/home/gus/work/ece411/mp0/ECE411/mp1 {/home/gus/work/ece411/mp0/ECE411/mp1/memory.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  mp1_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps mp1_tb 
# Loading sv_std.std
# Loading work.mp1_tb
# Loading work.lc3b_types
# Loading work.mp1_sv_unit
# Loading work.mp1
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux2
# Loading work.register
# Loading work.ir_sv_unit
# Loading work.ir
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.adder
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.nzp_comp
# Loading work.plus2
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.control_sv_unit
# Loading work.control
# Loading work.memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
do ./wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /mp1_tb/clk
# add wave -noupdate /mp1_tb/mem_resp
# add wave -noupdate /mp1_tb/mem_read
# add wave -noupdate /mp1_tb/mem_write
# add wave -noupdate -radix hexadecimal /mp1_tb/mem_byte_enable
# add wave -noupdate -radix hexadecimal /mp1_tb/mem_address
# add wave -noupdate -radix hexadecimal /mp1_tb/mem_rdata
# add wave -noupdate -radix hexadecimal /mp1_tb/mem_wdata
# add wave -noupdate -radix hexadecimal -childformat {{{/mp1_tb/dut/data_path/rfile/data[7]} -radix hexadecimal} {{/mp1_tb/dut/data_path/rfile/data[6]} -radix hexadecimal} {{/mp1_tb/dut/data_path/rfile/data[5]} -radix hexadecimal} {{/mp1_tb/dut/data_path/rfile/data[4]} -radix hexadecimal} {{/mp1_tb/dut/data_path/rfile/data[3]} -radix hexadecimal} {{/mp1_tb/dut/data_path/rfile/data[2]} -radix hexadecimal} {{/mp1_tb/dut/data_path/rfile/data[1]} -radix hexadecimal} {{/mp1_tb/dut/data_path/rfile/data[0]} -radix hexadecimal}} -expand -subitemconfig {{/mp1_tb/dut/data_path/rfile/data[7]} {-height 15 -radix hexadecimal} {/mp1_tb/dut/data_path/rfile/data[6]} {-height 15 -radix hexadecimal} {/mp1_tb/dut/data_path/rfile/data[5]} {-height 15 -radix hexadecimal} {/mp1_tb/dut/data_path/rfile/data[4]} {-height 15 -radix hexadecimal} {/mp1_tb/dut/data_path/rfile/data[3]} {-height 15 -radix hexadecimal} {/mp1_tb/dut/data_path/rfile/data[2]} {-height 15 -radix hexadecimal} {/mp1_tb/dut/data_path/rfile/data[1]} {-height 15 -radix hexadecimal} {/mp1_tb/dut/data_path/rfile/data[0]} {-height 15 -radix hexadecimal}} /mp1_tb/dut/data_path/rfile/data
# add wave -noupdate -radix hexadecimal /mp1_tb/dut/data_path/ir_unit/data
# add wave -noupdate -radix hexadecimal /mp1_tb/dut/data_path/ir_unit/src1
# add wave -noupdate -radix hexadecimal /mp1_tb/dut/data_path/ir_unit/src2
# add wave -noupdate /mp1_tb/dut/data_path/ir_unit/dest
# add wave -noupdate /mp1_tb/dut/data_path/ir_unit/opcode
# add wave -noupdate /mp1_tb/dut/data_path/cccomp/br_en
# add wave -noupdate -expand /mp1_tb/dut/data_path/cc/data
# add wave -noupdate {/mp1_tb/dut/data_path/cc/data[1]}
# add wave -noupdate /mp1_tb/dut/data_path/cccomp/n
# add wave -noupdate /mp1_tb/dut/data_path/cccomp/inst_n
# add wave -noupdate /mp1_tb/dut/data_path/cccomp/z
# add wave -noupdate /mp1_tb/dut/data_path/cccomp/inst_z
# add wave -noupdate /mp1_tb/dut/data_path/cccomp/p
# add wave -noupdate /mp1_tb/dut/data_path/cccomp/inst_p
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {17572 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 557
# configure wave -valuecolwidth 71
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {1 us}
restart;run 4000ns
# Loading sv_std.std
# Loading work.mp1_tb
# Loading work.lc3b_types
# Loading work.mp1_sv_unit
# Loading work.mp1
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux2
# Loading work.register
# Loading work.ir_sv_unit
# Loading work.ir
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.adder
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.nzp_comp
# Loading work.plus2
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.control_sv_unit
# Loading work.control
# Loading work.memory
run 4000ns
run 4000ns
run 4000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
add wave -position insertpoint  \
sim:/mp1_tb/memory_unit/mem
restart;run 20000ns
# Loading sv_std.std
# Loading work.mp1_tb
# Loading work.lc3b_types
# Loading work.mp1_sv_unit
# Loading work.mp1
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.mux2
# Loading work.register
# Loading work.ir_sv_unit
# Loading work.ir
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.adder
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.nzp_comp
# Loading work.plus2
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.control_sv_unit
# Loading work.control
# Loading work.memory
run 100ns
# Window cannot be closed because the modal window "Quit Vsim" is still open.
# Window cannot be closed because the modal window "Quit Vsim" is still open.
# Window cannot be closed because the modal window "Quit Vsim" is still open.
# Window cannot be closed because the modal window "Quit Vsim" is still open.
# Window cannot be closed because the modal window "Quit Vsim" is still open.
# Window cannot be closed because the modal window "Quit Vsim" is still open.
# Window cannot be closed because the modal window "Quit Vsim" is still open.
# ** Warning: (vish-3116) Problem reading symbols from linux-gate.so.1.
# No such file or directory. (errno = ENOENT)
