--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1046 paths analyzed, 232 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.195ns.
--------------------------------------------------------------------------------
Slack:                  14.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_doilose_q (FF)
  Destination:          M_lose_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.504ns (Levels of Logic = 1)
  Clock Path Skew:      -0.656ns (0.635 - 1.291)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_doilose_q to M_lose_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X6Y1.Q4       Tickq                 1.778   M_doilose_q
                                                       M_doilose_q
    SLICE_X6Y30.A5       net (fanout=1)        2.377   M_doilose_q
    SLICE_X6Y30.CLK      Tas                   0.349   M_lose_q
                                                       M_lose_q_glue_set
                                                       M_lose_q
    -------------------------------------------------  ---------------------------
    Total                                      4.504ns (2.127ns logic, 2.377ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack:                  14.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_doilose_q (FF)
  Destination:          M_redcount_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.376ns (Levels of Logic = 1)
  Clock Path Skew:      -0.656ns (0.635 - 1.291)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_doilose_q to M_redcount_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X6Y1.Q4       Tickq                 1.778   M_doilose_q
                                                       M_doilose_q
    SLICE_X6Y30.A5       net (fanout=1)        2.377   M_doilose_q
    SLICE_X6Y30.CLK      Tas                   0.221   M_lose_q
                                                       M_redcount_q_glue_set
                                                       M_redcount_q
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (1.999ns logic, 2.377ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack:                  15.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_1 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.250ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.724 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_1 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.AQ       Tcko                  0.430   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_1
    SLICE_X7Y34.A3       net (fanout=8)        1.024   M_dec_ctr_digits[9]
    SLICE_X7Y34.A        Tilo                  0.259   N6
                                                       Reset_OR_DriverANDClockEnable_SW0
    SLICE_X6Y34.D1       net (fanout=1)        1.391   N0
    SLICE_X6Y34.D        Tilo                  0.235   M_dec_ctr_digits[14]
                                                       Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.B1       net (fanout=4)        0.562   Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.CLK      Tas                   0.349   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (1.273ns logic, 2.977ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  15.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.097ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.724 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.DQ       Tcko                  0.430   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    SLICE_X7Y34.A6       net (fanout=6)        0.871   M_dec_ctr_digits[11]
    SLICE_X7Y34.A        Tilo                  0.259   N6
                                                       Reset_OR_DriverANDClockEnable_SW0
    SLICE_X6Y34.D1       net (fanout=1)        1.391   N0
    SLICE_X6Y34.D        Tilo                  0.235   M_dec_ctr_digits[14]
                                                       Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.B1       net (fanout=4)        0.562   Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.CLK      Tas                   0.349   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.097ns (1.273ns logic, 2.824ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  15.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_1 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.057ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.724 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_1 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.AQ       Tcko                  0.430   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_1
    SLICE_X7Y34.A3       net (fanout=8)        1.024   M_dec_ctr_digits[9]
    SLICE_X7Y34.A        Tilo                  0.259   N6
                                                       Reset_OR_DriverANDClockEnable_SW0
    SLICE_X6Y34.D1       net (fanout=1)        1.391   N0
    SLICE_X6Y34.D        Tilo                  0.235   M_dec_ctr_digits[14]
                                                       Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.A3       net (fanout=4)        0.369   Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.CLK      Tas                   0.349   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (1.273ns logic, 2.784ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  15.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.067ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.AQ       Tcko                  0.476   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X7Y34.A1       net (fanout=7)        0.795   M_dec_ctr_digits[12]
    SLICE_X7Y34.A        Tilo                  0.259   N6
                                                       Reset_OR_DriverANDClockEnable_SW0
    SLICE_X6Y34.D1       net (fanout=1)        1.391   N0
    SLICE_X6Y34.D        Tilo                  0.235   M_dec_ctr_digits[14]
                                                       Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.B1       net (fanout=4)        0.562   Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.CLK      Tas                   0.349   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.067ns (1.319ns logic, 2.748ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  15.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_1 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.034ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.723 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_1 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.AQ       Tcko                  0.430   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_1
    SLICE_X7Y34.A3       net (fanout=8)        1.024   M_dec_ctr_digits[9]
    SLICE_X7Y34.A        Tilo                  0.259   N6
                                                       Reset_OR_DriverANDClockEnable_SW0
    SLICE_X6Y34.D1       net (fanout=1)        1.391   N0
    SLICE_X6Y34.D        Tilo                  0.235   M_dec_ctr_digits[14]
                                                       Reset_OR_DriverANDClockEnable
    SLICE_X6Y35.C6       net (fanout=4)        0.346   Reset_OR_DriverANDClockEnable
    SLICE_X6Y35.CLK      Tas                   0.349   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.034ns (1.273ns logic, 2.761ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  15.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_2 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.969ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.724 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_2 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.BQ       Tcko                  0.430   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_2
    SLICE_X7Y34.A5       net (fanout=7)        0.743   M_dec_ctr_digits[10]
    SLICE_X7Y34.A        Tilo                  0.259   N6
                                                       Reset_OR_DriverANDClockEnable_SW0
    SLICE_X6Y34.D1       net (fanout=1)        1.391   N0
    SLICE_X6Y34.D        Tilo                  0.235   M_dec_ctr_digits[14]
                                                       Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.B1       net (fanout=4)        0.562   Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.CLK      Tas                   0.349   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.969ns (1.273ns logic, 2.696ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  16.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.904ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.724 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.DQ       Tcko                  0.430   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    SLICE_X7Y34.A6       net (fanout=6)        0.871   M_dec_ctr_digits[11]
    SLICE_X7Y34.A        Tilo                  0.259   N6
                                                       Reset_OR_DriverANDClockEnable_SW0
    SLICE_X6Y34.D1       net (fanout=1)        1.391   N0
    SLICE_X6Y34.D        Tilo                  0.235   M_dec_ctr_digits[14]
                                                       Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.A3       net (fanout=4)        0.369   Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.CLK      Tas                   0.349   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.904ns (1.273ns logic, 2.631ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  16.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.723 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.DQ       Tcko                  0.430   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    SLICE_X7Y34.A6       net (fanout=6)        0.871   M_dec_ctr_digits[11]
    SLICE_X7Y34.A        Tilo                  0.259   N6
                                                       Reset_OR_DriverANDClockEnable_SW0
    SLICE_X6Y34.D1       net (fanout=1)        1.391   N0
    SLICE_X6Y34.D        Tilo                  0.235   M_dec_ctr_digits[14]
                                                       Reset_OR_DriverANDClockEnable
    SLICE_X6Y35.C6       net (fanout=4)        0.346   Reset_OR_DriverANDClockEnable
    SLICE_X6Y35.CLK      Tas                   0.349   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (1.273ns logic, 2.608ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  16.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.873ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.725 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.AQ       Tcko                  0.476   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    SLICE_X6Y35.B4       net (fanout=6)        0.927   M_dec_ctr_digits[3]
    SLICE_X6Y35.B        Tilo                  0.235   M_dec_ctr_digits[15]
                                                       Reset_OR_DriverANDClockEnable111
    SLICE_X4Y31.B2       net (fanout=11)       1.056   Reset_OR_DriverANDClockEnable11
    SLICE_X4Y31.B        Tilo                  0.254   M_dec_ctr_digits[7]
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X5Y31.A1       net (fanout=3)        0.552   Reset_OR_DriverANDClockEnable10
    SLICE_X5Y31.CLK      Tas                   0.373   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.873ns (1.338ns logic, 2.535ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  16.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_1 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.850ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.724 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_1 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.AQ       Tcko                  0.430   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_1
    SLICE_X7Y34.A3       net (fanout=8)        1.024   M_dec_ctr_digits[9]
    SLICE_X7Y34.A        Tilo                  0.259   N6
                                                       Reset_OR_DriverANDClockEnable_SW0
    SLICE_X6Y34.D1       net (fanout=1)        1.391   N0
    SLICE_X6Y34.D        Tilo                  0.235   M_dec_ctr_digits[14]
                                                       Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.C6       net (fanout=4)        0.162   Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.CLK      Tas                   0.349   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.850ns (1.273ns logic, 2.577ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  16.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.874ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.AQ       Tcko                  0.476   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X7Y34.A1       net (fanout=7)        0.795   M_dec_ctr_digits[12]
    SLICE_X7Y34.A        Tilo                  0.259   N6
                                                       Reset_OR_DriverANDClockEnable_SW0
    SLICE_X6Y34.D1       net (fanout=1)        1.391   N0
    SLICE_X6Y34.D        Tilo                  0.235   M_dec_ctr_digits[14]
                                                       Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.A3       net (fanout=4)        0.369   Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.CLK      Tas                   0.349   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.874ns (1.319ns logic, 2.555ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  16.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.851ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.AQ       Tcko                  0.476   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X7Y34.A1       net (fanout=7)        0.795   M_dec_ctr_digits[12]
    SLICE_X7Y34.A        Tilo                  0.259   N6
                                                       Reset_OR_DriverANDClockEnable_SW0
    SLICE_X6Y34.D1       net (fanout=1)        1.391   N0
    SLICE_X6Y34.D        Tilo                  0.235   M_dec_ctr_digits[14]
                                                       Reset_OR_DriverANDClockEnable
    SLICE_X6Y35.C6       net (fanout=4)        0.346   Reset_OR_DriverANDClockEnable
    SLICE_X6Y35.CLK      Tas                   0.349   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.319ns logic, 2.532ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  16.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.849ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.CQ       Tcko                  0.476   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    SLICE_X7Y34.A2       net (fanout=5)        0.577   M_dec_ctr_digits[14]
    SLICE_X7Y34.A        Tilo                  0.259   N6
                                                       Reset_OR_DriverANDClockEnable_SW0
    SLICE_X6Y34.D1       net (fanout=1)        1.391   N0
    SLICE_X6Y34.D        Tilo                  0.235   M_dec_ctr_digits[14]
                                                       Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.B1       net (fanout=4)        0.562   Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.CLK      Tas                   0.349   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.849ns (1.319ns logic, 2.530ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  16.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.792ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.725 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.AQ       Tcko                  0.476   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    SLICE_X6Y35.B4       net (fanout=6)        0.927   M_dec_ctr_digits[3]
    SLICE_X6Y35.B        Tilo                  0.235   M_dec_ctr_digits[15]
                                                       Reset_OR_DriverANDClockEnable111
    SLICE_X6Y30.B3       net (fanout=11)       0.906   Reset_OR_DriverANDClockEnable11
    SLICE_X6Y30.B        Tilo                  0.235   M_lose_q
                                                       dec_ctr/dctr_gen_0[2].dctr/_n0026_inv1
    SLICE_X5Y31.D3       net (fanout=3)        0.640   dec_ctr/dctr_gen_0[2].dctr/_n0026_inv
    SLICE_X5Y31.CLK      Tas                   0.373   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.792ns (1.319ns logic, 2.473ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  16.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.810ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    SLICE_X7Y34.A4       net (fanout=6)        0.538   M_dec_ctr_digits[13]
    SLICE_X7Y34.A        Tilo                  0.259   N6
                                                       Reset_OR_DriverANDClockEnable_SW0
    SLICE_X6Y34.D1       net (fanout=1)        1.391   N0
    SLICE_X6Y34.D        Tilo                  0.235   M_dec_ctr_digits[14]
                                                       Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.B1       net (fanout=4)        0.562   Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.CLK      Tas                   0.349   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.810ns (1.319ns logic, 2.491ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  16.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_2 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.776ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.724 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_2 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.BQ       Tcko                  0.430   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_2
    SLICE_X7Y34.A5       net (fanout=7)        0.743   M_dec_ctr_digits[10]
    SLICE_X7Y34.A        Tilo                  0.259   N6
                                                       Reset_OR_DriverANDClockEnable_SW0
    SLICE_X6Y34.D1       net (fanout=1)        1.391   N0
    SLICE_X6Y34.D        Tilo                  0.235   M_dec_ctr_digits[14]
                                                       Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.A3       net (fanout=4)        0.369   Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.CLK      Tas                   0.349   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.776ns (1.273ns logic, 2.503ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.773ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.725 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.AQ       Tcko                  0.476   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    SLICE_X6Y35.B4       net (fanout=6)        0.927   M_dec_ctr_digits[3]
    SLICE_X6Y35.B        Tilo                  0.235   M_dec_ctr_digits[15]
                                                       Reset_OR_DriverANDClockEnable111
    SLICE_X4Y31.B2       net (fanout=11)       1.056   Reset_OR_DriverANDClockEnable11
    SLICE_X4Y31.B        Tilo                  0.254   M_dec_ctr_digits[7]
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X5Y31.D5       net (fanout=3)        0.452   Reset_OR_DriverANDClockEnable10
    SLICE_X5Y31.CLK      Tas                   0.373   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.773ns (1.338ns logic, 2.435ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  16.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_2 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.753ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.723 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_2 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.BQ       Tcko                  0.430   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_2
    SLICE_X7Y34.A5       net (fanout=7)        0.743   M_dec_ctr_digits[10]
    SLICE_X7Y34.A        Tilo                  0.259   N6
                                                       Reset_OR_DriverANDClockEnable_SW0
    SLICE_X6Y34.D1       net (fanout=1)        1.391   N0
    SLICE_X6Y34.D        Tilo                  0.235   M_dec_ctr_digits[14]
                                                       Reset_OR_DriverANDClockEnable
    SLICE_X6Y35.C6       net (fanout=4)        0.346   Reset_OR_DriverANDClockEnable
    SLICE_X6Y35.CLK      Tas                   0.349   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.753ns (1.273ns logic, 2.480ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  16.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.697ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.724 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.DQ       Tcko                  0.430   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    SLICE_X7Y34.A6       net (fanout=6)        0.871   M_dec_ctr_digits[11]
    SLICE_X7Y34.A        Tilo                  0.259   N6
                                                       Reset_OR_DriverANDClockEnable_SW0
    SLICE_X6Y34.D1       net (fanout=1)        1.391   N0
    SLICE_X6Y34.D        Tilo                  0.235   M_dec_ctr_digits[14]
                                                       Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.C6       net (fanout=4)        0.162   Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.CLK      Tas                   0.349   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (1.273ns logic, 2.424ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  16.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_activation_q (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.678ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.725 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_activation_q to dec_ctr/dctr_gen_0[2].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.AQ       Tcko                  0.430   M_activation_q
                                                       M_activation_q
    SLICE_X6Y35.B2       net (fanout=4)        0.778   M_activation_q
    SLICE_X6Y35.B        Tilo                  0.235   M_dec_ctr_digits[15]
                                                       Reset_OR_DriverANDClockEnable111
    SLICE_X4Y31.B2       net (fanout=11)       1.056   Reset_OR_DriverANDClockEnable11
    SLICE_X4Y31.B        Tilo                  0.254   M_dec_ctr_digits[7]
                                                       Reset_OR_DriverANDClockEnable10
    SLICE_X5Y31.A1       net (fanout=3)        0.552   Reset_OR_DriverANDClockEnable10
    SLICE_X5Y31.CLK      Tas                   0.373   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.678ns (1.292ns logic, 2.386ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  16.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.659ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y37.AQ       Tcko                  0.476   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_7
    SLICE_X4Y36.D3       net (fanout=3)        1.010   M_ctr_q_7
    SLICE_X4Y36.COUT     Topcyd                0.312   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       M_ctr_q_7_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y37.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y38.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y39.BMUX     Tcinb                 0.310   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X5Y37.A1       net (fanout=1)        0.983   seg/ctr/Result[17]
    SLICE_X5Y37.CLK      Tas                   0.373   M_ctr_q_15
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (1.657ns logic, 2.002ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack:                  16.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.667ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.AQ       Tcko                  0.476   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X7Y34.A1       net (fanout=7)        0.795   M_dec_ctr_digits[12]
    SLICE_X7Y34.A        Tilo                  0.259   N6
                                                       Reset_OR_DriverANDClockEnable_SW0
    SLICE_X6Y34.D1       net (fanout=1)        1.391   N0
    SLICE_X6Y34.D        Tilo                  0.235   M_dec_ctr_digits[14]
                                                       Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.C6       net (fanout=4)        0.162   Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.CLK      Tas                   0.349   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.667ns (1.319ns logic, 2.348ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  16.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.631ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.725 - 0.755)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.AQ       Tcko                  0.476   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    SLICE_X6Y35.B4       net (fanout=6)        0.927   M_dec_ctr_digits[3]
    SLICE_X6Y35.B        Tilo                  0.235   M_dec_ctr_digits[15]
                                                       Reset_OR_DriverANDClockEnable111
    SLICE_X6Y30.B3       net (fanout=11)       0.906   Reset_OR_DriverANDClockEnable11
    SLICE_X6Y30.B        Tilo                  0.235   M_lose_q
                                                       dec_ctr/dctr_gen_0[2].dctr/_n0026_inv1
    SLICE_X5Y31.A5       net (fanout=3)        0.479   dec_ctr/dctr_gen_0[2].dctr/_n0026_inv
    SLICE_X5Y31.CLK      Tas                   0.373   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.631ns (1.319ns logic, 2.312ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  16.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.656ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.CQ       Tcko                  0.476   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    SLICE_X7Y34.A2       net (fanout=5)        0.577   M_dec_ctr_digits[14]
    SLICE_X7Y34.A        Tilo                  0.259   N6
                                                       Reset_OR_DriverANDClockEnable_SW0
    SLICE_X6Y34.D1       net (fanout=1)        1.391   N0
    SLICE_X6Y34.D        Tilo                  0.235   M_dec_ctr_digits[14]
                                                       Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.A3       net (fanout=4)        0.369   Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.CLK      Tas                   0.349   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.656ns (1.319ns logic, 2.337ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  16.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.626ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.325 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y36.AQ       Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X4Y35.A2       net (fanout=3)        0.765   M_ctr_q_0
    SLICE_X4Y35.COUT     Topcya                0.474   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X4Y36.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X4Y37.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X4Y38.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X4Y39.BMUX     Tcinb                 0.310   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X5Y37.A1       net (fanout=1)        0.983   seg/ctr/Result[17]
    SLICE_X5Y37.CLK      Tas                   0.373   M_ctr_q_15
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.626ns (1.866ns logic, 1.760ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack:                  16.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.633ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.CQ       Tcko                  0.476   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    SLICE_X7Y34.A2       net (fanout=5)        0.577   M_dec_ctr_digits[14]
    SLICE_X7Y34.A        Tilo                  0.259   N6
                                                       Reset_OR_DriverANDClockEnable_SW0
    SLICE_X6Y34.D1       net (fanout=1)        1.391   N0
    SLICE_X6Y34.D        Tilo                  0.235   M_dec_ctr_digits[14]
                                                       Reset_OR_DriverANDClockEnable
    SLICE_X6Y35.C6       net (fanout=4)        0.346   Reset_OR_DriverANDClockEnable
    SLICE_X6Y35.CLK      Tas                   0.349   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.633ns (1.319ns logic, 2.314ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  16.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_activation_q (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.597ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.725 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_activation_q to dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.AQ       Tcko                  0.430   M_activation_q
                                                       M_activation_q
    SLICE_X6Y35.B2       net (fanout=4)        0.778   M_activation_q
    SLICE_X6Y35.B        Tilo                  0.235   M_dec_ctr_digits[15]
                                                       Reset_OR_DriverANDClockEnable111
    SLICE_X6Y30.B3       net (fanout=11)       0.906   Reset_OR_DriverANDClockEnable11
    SLICE_X6Y30.B        Tilo                  0.235   M_lose_q
                                                       dec_ctr/dctr_gen_0[2].dctr/_n0026_inv1
    SLICE_X5Y31.D3       net (fanout=3)        0.640   dec_ctr/dctr_gen_0[2].dctr/_n0026_inv
    SLICE_X5Y31.CLK      Tas                   0.373   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (1.273ns logic, 2.324ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  16.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.617ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.BQ       Tcko                  0.476   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    SLICE_X7Y34.A4       net (fanout=6)        0.538   M_dec_ctr_digits[13]
    SLICE_X7Y34.A        Tilo                  0.259   N6
                                                       Reset_OR_DriverANDClockEnable_SW0
    SLICE_X6Y34.D1       net (fanout=1)        1.391   N0
    SLICE_X6Y34.D        Tilo                  0.235   M_dec_ctr_digits[14]
                                                       Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.A3       net (fanout=4)        0.369   Reset_OR_DriverANDClockEnable
    SLICE_X6Y34.CLK      Tas                   0.349   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.617ns (1.319ns logic, 2.298ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_doilose_q/CLK0
  Logical resource: M_doilose_q/CLK0
  Location pin: ILOGIC_X6Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: M_doilose_q/SR
  Logical resource: M_doilose_q/SR
  Location pin: ILOGIC_X6Y1.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3_1/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3_1/SR
  Location pin: SLICE_X4Y27.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[7]/CLK
  Logical resource: dec_ctr/dctr_gen_0[2].dctr/M_val_q_0/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[7]/CLK
  Logical resource: dec_ctr/dctr_gen_0[1].dctr/M_val_q_3/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[6]/CLK
  Logical resource: dec_ctr/dctr_gen_0[1].dctr/M_val_q_1/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[6]/CLK
  Logical resource: dec_ctr/dctr_gen_0[1].dctr/M_val_q_2/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: M_lose_q/SR
  Logical resource: M_redcount_q/SR
  Location pin: SLICE_X6Y30.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_16/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_18/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_19/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_20/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_21/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_22/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_23/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_value/CLK
  Logical resource: ctr/M_ctr_q_24/CK
  Location pin: SLICE_X6Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_10/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_10/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_10/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_10/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_lose_q/CLK
  Logical resource: M_redcount_q/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_lose_q/CLK
  Logical resource: M_lose_q/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_seven_check_q[0]/CLK
  Logical resource: M_seven_check_q_0/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[4]/CLK
  Logical resource: dec_ctr/dctr_gen_0[0].dctr/M_val_q_3/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[4]/CLK
  Logical resource: dec_ctr/dctr_gen_0[1].dctr/M_val_q_0/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.195|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1046 paths, 0 nets, and 388 connections

Design statistics:
   Minimum period:   5.195ns{1}   (Maximum frequency: 192.493MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 06 23:31:40 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



