SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode no
SET_PREFERENCE devicefamily kintex7
SET_PREFERENCE device xc7k325t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package ffg900
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
SET_PREFERENCE subworkingdirectory /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name mig_7series_64bit_800Mhz
SET_PARAMETER xml_input_file /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/mig_7series_64bit_800Mhz/mig_a.prj
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.0
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.0
SET_CORE_PATH /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0
SET_CORE_DATASHEET /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0/data/docs/ds176_7series_MIS.pdf
