<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>16. AudioADC &mdash; BL616/BL618 Reference Manual  documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/style.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="17. Emac" href="EMAC.html" />
    <link rel="prev" title="15. AudioDAC" href="AudioDAC.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> BL616/BL618 Reference Manual
            <img src="../_static/logo.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="SystemAndMemoryOverview.html">1. System and Memory</a></li>
<li class="toctree-l1"><a class="reference internal" href="ResetAndClock.html">2. Reset and Clock</a></li>
<li class="toctree-l1"><a class="reference internal" href="GLB.html">3. GLB</a></li>
<li class="toctree-l1"><a class="reference internal" href="GPIO.html">4. GPIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="ADC.html">5. ADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DAC.html">6. DAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA.html">7. DMA</a></li>
<li class="toctree-l1"><a class="reference internal" href="IR.html">8. IR</a></li>
<li class="toctree-l1"><a class="reference internal" href="SPI.html">9. SPI</a></li>
<li class="toctree-l1"><a class="reference internal" href="UART.html">10. UART</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2C.html">11. I2C</a></li>
<li class="toctree-l1"><a class="reference internal" href="PWM.html">12. PWM</a></li>
<li class="toctree-l1"><a class="reference internal" href="TIMER.html">13. TIMER</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2S.html">14. I2S</a></li>
<li class="toctree-l1"><a class="reference internal" href="AudioDAC.html">15. AudioDAC</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">16. AudioADC</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#overview">16.1. Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="#features">16.2. Features</a></li>
<li class="toctree-l2"><a class="reference internal" href="#clock-tree">16.3. Clock Tree</a></li>
<li class="toctree-l2"><a class="reference internal" href="#functional-description">16.4. Functional Description</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#selection-of-pdm-left-and-right-channels">16.4.1. Selection of PDM Left and Right Channels</a></li>
<li class="toctree-l3"><a class="reference internal" href="#auadc-interrupt">16.4.2. AUADC Interrupt</a></li>
<li class="toctree-l3"><a class="reference internal" href="#fifo-format-control">16.4.3. FIFO Format Control</a></li>
<li class="toctree-l3"><a class="reference internal" href="#startup-of-fifo-and-dma-transfer">16.4.4. Startup of FIFO and DMA Transfer</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#configuration-process">16.5. Configuration Process</a></li>
<li class="toctree-l2"><a class="reference internal" href="#register-description">16.6. Register description</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#audpdm-top">16.6.1. audpdm_top</a></li>
<li class="toctree-l3"><a class="reference internal" href="#audpdm-itf">16.6.2. audpdm_itf</a></li>
<li class="toctree-l3"><a class="reference internal" href="#pdm-adc-0">16.6.3. pdm_adc_0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#pdm-adc-1">16.6.4. pdm_adc_1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#pdm-dac-0">16.6.5. pdm_dac_0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#pdm-pdm-0">16.6.6. pdm_pdm_0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#pdm-adc-s0">16.6.7. pdm_adc_s0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#audadc-ana-cfg1">16.6.8. audadc_ana_cfg1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#audadc-ana-cfg2">16.6.9. audadc_ana_cfg2</a></li>
<li class="toctree-l3"><a class="reference internal" href="#audadc-cmd">16.6.10. audadc_cmd</a></li>
<li class="toctree-l3"><a class="reference internal" href="#audadc-data">16.6.11. audadc_data</a></li>
<li class="toctree-l3"><a class="reference internal" href="#audadc-rx-fifo-ctrl">16.6.12. audadc_rx_fifo_ctrl</a></li>
<li class="toctree-l3"><a class="reference internal" href="#audadc-rx-fifo-status">16.6.13. audadc_rx_fifo_status</a></li>
<li class="toctree-l3"><a class="reference internal" href="#audadc-rx-fifo-data">16.6.14. audadc_rx_fifo_data</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="EMAC.html">17. Emac</a></li>
<li class="toctree-l1"><a class="reference internal" href="USB.html">18. USB</a></li>
<li class="toctree-l1"><a class="reference internal" href="ISO11898.html">19. ISO11898</a></li>
<li class="toctree-l1"><a class="reference internal" href="Cam.html">20. CAM</a></li>
<li class="toctree-l1"><a class="reference internal" href="MJPEG.html">21. MJPEG</a></li>
<li class="toctree-l1"><a class="reference internal" href="DBI.html">22. DBI</a></li>
<li class="toctree-l1"><a class="reference internal" href="SDH.html">23. SDH</a></li>
<li class="toctree-l1"><a class="reference internal" href="SDIO.html">24. SDIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="LowPower.html">25. LowPower</a></li>
<li class="toctree-l1"><a class="reference internal" href="SEC_ENG.html">26. SEC ENG</a></li>
<li class="toctree-l1"><a class="reference internal" href="version.html">27. Revision history</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">BL616/BL618 Reference Manual</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li><span class="section-number">16. </span>AudioADC</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="audioadc">
<h1><span class="section-number">16. </span>AudioADC<a class="headerlink" href="#audioadc" title="Permalink to this headline"></a></h1>
<section id="overview">
<h2><span class="section-number">16.1. </span>Overview<a class="headerlink" href="#overview" title="Permalink to this headline"></a></h2>
<p>A 16-bit ADC is built in the chip to sample the digital PDM signals or analog signals of the audio.</p>
</section>
<section id="features">
<h2><span class="section-number">16.2. </span>Features<a class="headerlink" href="#features" title="Permalink to this headline"></a></h2>
<ul class="simple">
<li><p>One 16-bit ADC is integrated to support 1 analog mic differential/single-ended input and multiplexed GPIO input.
* Sampling rate: 8k–96k
* Signal to noise ratio (AW): 90 dB &#64; 6 dB gain
* Harmonic distortion + noise: 80dB &#64; 6dB gain
* Analog pre-amplifier gain: 6–42 dB, 3 dB per gear</p></li>
<li><p>Adjustable high-pass filter and independent digital volume control</p></li>
<li><p>Supports digital mic interface, with GPIO input multiplexed</p></li>
<li><p>Supports DC measurement mode with accuracy of 16-bit</p></li>
<li><p>Independent digital volume control</p></li>
<li><p>32-bit FIFO with a depth of 32</p></li>
<li><p>Supports DMA transfer mode</p></li>
</ul>
</section>
<section id="clock-tree">
<h2><span class="section-number">16.3. </span>Clock Tree<a class="headerlink" href="#clock-tree" title="Permalink to this headline"></a></h2>
<p>The user starts the Audio PLL to select the corresponding frequency value. After one frequency division, the user enters the module and selects the division factor through the adc_rate in audpdm_top. The value of this register and the frequency division ratio are shown as follows.</p>
<figure class="align-center" id="id1">
<img alt="../_images/clockTreeADC.svg" src="../_images/clockTreeADC.svg" /><figcaption>
<p><span class="caption-number">Fig. 16.1 </span><span class="caption-text">Block Diagram of Clock</span><a class="headerlink" href="#id1" title="Permalink to this image"></a></p>
</figcaption>
</figure>
</section>
<section id="functional-description">
<h2><span class="section-number">16.4. </span>Functional Description<a class="headerlink" href="#functional-description" title="Permalink to this headline"></a></h2>
<p>The block diagram of AudioADC is shown as follows.</p>
<figure class="align-center" id="id2">
<img alt="../_images/AudioADC_Arc.svg" src="../_images/AudioADC_Arc.svg" /><figcaption>
<p><span class="caption-number">Fig. 16.2 </span><span class="caption-text">Block Diagram of Module</span><a class="headerlink" href="#id2" title="Permalink to this image"></a></p>
</figcaption>
</figure>
<p>The input signal of AUADC can be either a digital PDM signal or an analog signal (determined by pdm_dac_0[12]). When a PDM digital signal is selected, the input enters PDM demodulator and then passes through a filter, and the volume controller enters RX FIFO. When a digital signal is selected, it passes through a PGA, an ADC converter and the corresponding filter and finally enter RX FIFO.</p>
<section id="selection-of-pdm-left-and-right-channels">
<h3><span class="section-number">16.4.1. </span>Selection of PDM Left and Right Channels<a class="headerlink" href="#selection-of-pdm-left-and-right-channels" title="Permalink to this headline"></a></h3>
<p>When the input signal is in the digital PDM format, you can choose to record the left or right channel of PDM through the adc_0_pdm_sel in PDM_PDM_0.</p>
</section>
<section id="auadc-interrupt">
<h3><span class="section-number">16.4.2. </span>AUADC Interrupt<a class="headerlink" href="#auadc-interrupt" title="Permalink to this headline"></a></h3>
<p>AUADC supports the following interrupt control modes:</p>
<ul class="simple">
<li><p>RX FIFO request interrupt</p></li>
<li><p>RX FIFO underrun interrupt</p></li>
<li><p>RX FIFO overrun interrupt</p></li>
</ul>
<p>A RX FIFO request interrupt is generated when RX_DRQ_CNT in RX_FIFO_CTRL is greater than RX_TRG_LEVEL. When the condition is not met, the interrupt flag is cleared automatically.</p>
<p>When there is no data in RX FIFO, but the user enables RX FIFO modulation through RX_CH_EN in RX_FIFO_CTRL, the RX FIFO underrun interrupt is generated.</p>
<p>When the user fills in data that exceeds the maximum depth of RX FIFO, it leads to RX FIFO overflow and cause a RX FIFO overrun interrupt.</p>
</section>
<section id="fifo-format-control">
<h3><span class="section-number">16.4.3. </span>FIFO Format Control<a class="headerlink" href="#fifo-format-control" title="Permalink to this headline"></a></h3>
<p>The register AUADC_RX_FIFO_CTRL can control the format of the audio data to be stored in FIFO.</p>
<p>The FIFO controller supports the following four data storage formats, which are determined by FIFO_CTRL[25:24].</p>
<blockquote>
<div><ul>
<li><p>Mode 0:</p>
<blockquote>
<div><p>DATA[31:0] = {FIFO[15:0],16’h0}</p>
</div></blockquote>
</li>
<li><p>Mode 1:</p>
<blockquote>
<div><p>DATA[31:0] = {8{FIFO[15]},FIFO[15:0],8’h0}</p>
</div></blockquote>
</li>
<li><p>Mode 2:</p>
<blockquote>
<div><p>DATA[31:0] = {12{FIFO[15]},FIFO[15:0],4’h0}</p>
</div></blockquote>
</li>
<li><p>Mode 3:</p>
<blockquote>
<div><p>DATA[31:0] = {16{FIFO[15]},FIFO[15:0]}</p>
</div></blockquote>
</li>
</ul>
</div></blockquote>
<p>Distribution of MSB</p>
<ul>
<li><p>Mode 0:</p>
<p>The MSB of data is 31 bits</p>
</li>
<li><p>Mode 1:</p>
<p>The MSB of data is 23 bits</p>
</li>
<li><p>Mode 2:</p>
<p>The MSB of data is 19 bits</p>
</li>
<li><p>Mode 3:</p>
<p>The MSB of data is 15 bits</p>
</li>
</ul>
<p>If there is no special requirement for the storage format, generally, Mode3 is appropriate. As the maximum resolution of ADC is 16-bit, using 16-bit RAM to store audio can achieve the greatest efficiency. For other formats, the valid 16-bit data is placed in different positions in the 32-bit width, with low bits filled with 0 and high bits filled with sign bits.</p>
</section>
<section id="startup-of-fifo-and-dma-transfer">
<h3><span class="section-number">16.4.4. </span>Startup of FIFO and DMA Transfer<a class="headerlink" href="#startup-of-fifo-and-dma-transfer" title="Permalink to this headline"></a></h3>
<p>The data in FIFO of the PDM module can be transferred by DMA.</p>
<p>The user can obtain the current amount of valid data in FIFO in real time through the register PDM_RX_FIFO_STATUS.</p>
<p>The FIFO count threshold (8/16/32) for initiating DMA request is selected by configuring FIFO_CTRL[15:14], or can be determined by FIFO_CTRL[22:16].</p>
<p>When the count value is greater than the set threshold, and the FIFO of the channel corresponding to PDM_RX_FIFO_CTRL[12:8] is enabled, a DMA transfer is initiated.</p>
<p>When TX FIFO is started, if there is no valid data in TX FIFO, the tx underrun error will be triggered. Therefore, the software configuration sequence must be followed.</p>
</section>
</section>
<section id="configuration-process">
<h2><span class="section-number">16.5. </span>Configuration Process<a class="headerlink" href="#configuration-process" title="Permalink to this headline"></a></h2>
<ol class="arabic simple">
<li><p>For the sampling rate of the recorded audio, select the corresponding sampling rate through audpdm_top[31:28].</p></li>
<li><p>Configure the adc_0_src register of pdm_dac_0 depending on whether the recorded data source is PDM digital signal or analog signal.</p></li>
<li><p>In case of pdm format, select the channel of pdm through the adc_0_pdm_sel in pdm_pdm_0</p></li>
<li><p>Configure the DMA to transfer the RX FIFO data of Audio to the designated area in real time</p></li>
<li><p>Turn on the state machine through the rx_ch_en in audadc_rx_fifo_ctrl to start recording</p></li>
<li><p>Adjust the volume during recording (optional)</p></li>
</ol>
</section>
<section id="register-description">
<h2><span class="section-number">16.6. </span>Register description<a class="headerlink" href="#register-description" title="Permalink to this headline"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 44%" />
<col style="width: 56%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>Name</p></td>
<td><p>Description</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#audpdm-top">audpdm_top</a></p></td>
<td><p>Clock control register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#audpdm-itf">audpdm_itf</a></p></td>
<td><p>Interface control register 1</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#pdm-adc-0">pdm_adc_0</a></p></td>
<td><p>Filter control register 1</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#pdm-adc-1">pdm_adc_1</a></p></td>
<td><p>Filter control register 2</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#pdm-dac-0">pdm_dac_0</a></p></td>
<td><p>Interface control register 2</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#pdm-pdm-0">pdm_pdm_0</a></p></td>
<td><p>pdm control register</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#pdm-adc-s0">pdm_adc_s0</a></p></td>
<td><p>volume control register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#audadc-ana-cfg1">audadc_ana_cfg1</a></p></td>
<td><p>ADC analog control register 1</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#audadc-ana-cfg2">audadc_ana_cfg2</a></p></td>
<td><p>ADC analog control register 2</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#audadc-cmd">audadc_cmd</a></p></td>
<td><p>ADC control register</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#audadc-data">audadc_data</a></p></td>
<td><p>measuring mode control register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#audadc-rx-fifo-ctrl">audadc_rx_fifo_ctrl</a></p></td>
<td><p>fifo control register</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#audadc-rx-fifo-status">audadc_rx_fifo_status</a></p></td>
<td><p>fifo status register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#audadc-rx-fifo-data">audadc_rx_fifo_data</a></p></td>
<td><p>fifo data register</p></td>
</tr>
</tbody>
</table>
<section id="audpdm-top">
<h3><span class="section-number">16.6.1. </span>audpdm_top<a class="headerlink" href="#audpdm-top" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2000ac00</p>
<figure class="align-center">
<img alt="../_images/ausolo_audpdm_top.svg" src="../_images/ausolo_audpdm_top.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:4</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>pdm_itf_inv_sel</p></td>
<td><p>r/w</p></td>
<td><p>1’d0</p></td>
<td><p>invert clk_pdm</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>adc_itf_inv_sel</p></td>
<td><p>r/w</p></td>
<td><p>1’d0</p></td>
<td><p>invert clk_adc</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>audio_ckg_en</p></td>
<td><p>r/w</p></td>
<td><p>1’d0</p></td>
<td><p>enable audio clock generator</p></td>
</tr>
</tbody>
</table>
</section>
<section id="audpdm-itf">
<h3><span class="section-number">16.6.2. </span>audpdm_itf<a class="headerlink" href="#audpdm-itf" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2000ac04</p>
<figure class="align-center">
<img alt="../_images/ausolo_audpdm_itf.svg" src="../_images/ausolo_audpdm_itf.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>30</p></td>
<td><p>adc_itf_en</p></td>
<td><p>r/w</p></td>
<td><p>1’d0</p></td>
<td><p>enable adc to audio dma interface</p></td>
</tr>
<tr class="row-even"><td><p>29:1</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>adc_0_en</p></td>
<td><p>r/w</p></td>
<td><p>1’d0</p></td>
<td><p>enable adc</p></td>
</tr>
</tbody>
</table>
</section>
<section id="pdm-adc-0">
<h3><span class="section-number">16.6.3. </span>pdm_adc_0<a class="headerlink" href="#pdm-adc-0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2000ac08</p>
<figure class="align-center">
<img alt="../_images/ausolo_pdm_adc_0.svg" src="../_images/ausolo_pdm_adc_0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:1</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>adc_0_fir_mode</p></td>
<td><p>r/w</p></td>
<td><p>1’d0</p></td>
<td><p>adc fir mode</p></td>
</tr>
</tbody>
</table>
</section>
<section id="pdm-adc-1">
<h3><span class="section-number">16.6.4. </span>pdm_adc_1<a class="headerlink" href="#pdm-adc-1" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2000ac0c</p>
<figure class="align-center">
<img alt="../_images/ausolo_pdm_adc_1.svg" src="../_images/ausolo_pdm_adc_1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:10</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>9</p></td>
<td><p>adc_0_k2_en</p></td>
<td><p>r/w</p></td>
<td><p>1’d0</p></td>
<td><p>adc ch0 hpf parameter k2 enable</p></td>
</tr>
<tr class="row-even"><td><p>8:5</p></td>
<td><p>adc_0_k2</p></td>
<td><p>r/w</p></td>
<td><p>4’d13</p></td>
<td><p>adc ch0 hpf parameter k2</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>adc_0_k1_en</p></td>
<td><p>r/w</p></td>
<td><p>1’d1</p></td>
<td><p>adc ch0 hpf parameter k1 enable</p></td>
</tr>
<tr class="row-even"><td><p>3:0</p></td>
<td><p>adc_0_k1</p></td>
<td><p>r/w</p></td>
<td><p>4’d8</p></td>
<td><p>adc ch0 hpf parameter k1</p></td>
</tr>
</tbody>
</table>
</section>
<section id="pdm-dac-0">
<h3><span class="section-number">16.6.5. </span>pdm_dac_0<a class="headerlink" href="#pdm-dac-0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2000ac10</p>
<figure class="align-center">
<img alt="../_images/ausolo_pdm_dac_0.svg" src="../_images/ausolo_pdm_dac_0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:13</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>12</p></td>
<td><p>adc_0_src</p></td>
<td><p>r/w</p></td>
<td><p>1’d0</p></td>
<td><p>0:adc mode, 1:pdm mode</p></td>
</tr>
<tr class="row-even"><td><p>11:10</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>9:6</p></td>
<td><p>adc_pdm_l</p></td>
<td><p>r/w</p></td>
<td><p>4’b1010</p></td>
<td><p>pdm low value</p></td>
</tr>
<tr class="row-even"><td><p>5:4</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>3:0</p></td>
<td><p>adc_pdm_h</p></td>
<td><p>r/w</p></td>
<td><p>4’b0110</p></td>
<td><p>pdm high value</p></td>
</tr>
</tbody>
</table>
</section>
<section id="pdm-pdm-0">
<h3><span class="section-number">16.6.6. </span>pdm_pdm_0<a class="headerlink" href="#pdm-pdm-0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2000ac1c</p>
<figure class="align-center">
<img alt="../_images/ausolo_pdm_pdm_0.svg" src="../_images/ausolo_pdm_pdm_0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:6</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>5:3</p></td>
<td><p>adc_0_pdm_sel</p></td>
<td><p>r/w</p></td>
<td><p>3’d0</p></td>
<td><p>adc ch0 source select: 0:pdm_l, 1:pdm_r</p></td>
</tr>
<tr class="row-even"><td><p>2:1</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>pdm_0_en</p></td>
<td><p>r/w</p></td>
<td><p>1’d0</p></td>
<td><p>enable pdm</p></td>
</tr>
</tbody>
</table>
</section>
<section id="pdm-adc-s0">
<h3><span class="section-number">16.6.7. </span>pdm_adc_s0<a class="headerlink" href="#pdm-adc-s0" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2000ac38</p>
<figure class="align-center">
<img alt="../_images/ausolo_pdm_adc_s0.svg" src="../_images/ausolo_pdm_adc_s0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:9</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>8:0</p></td>
<td><p>adc_s0_volume</p></td>
<td><p>r/w</p></td>
<td><p>9’d0</p></td>
<td><p>volume s9.1, -95.5dB ~ +18dB in 0.5dB step</p></td>
</tr>
</tbody>
</table>
</section>
<section id="audadc-ana-cfg1">
<h3><span class="section-number">16.6.8. </span>audadc_ana_cfg1<a class="headerlink" href="#audadc-ana-cfg1" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2000ac60</p>
<figure class="align-center">
<img alt="../_images/ausolo_audadc_ana_cfg1.svg" src="../_images/ausolo_audadc_ana_cfg1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:30</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>29</p></td>
<td rowspan="3"><p>audadc_sel_edge</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’h0</p></td>
<td rowspan="3"><p>ADC output data clock edge</p>
<p>0 = falling edge sent, rising edge recieve</p>
<p>1 = rising edge sent, falling edge recieve</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>28</p></td>
<td rowspan="2"><p>audadc_ckb_en</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’h0</p></td>
<td rowspan="2"><p>AUDADC clock phase control</p>
<p>0 = 0°        1 = 180°</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>27:25</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>24</p></td>
<td rowspan="2"><p>audadc_pga_lp_en</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’h0</p></td>
<td rowspan="2"><p>PGA lowpower funciton</p>
<p>reversed, not realized in circuit</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23:22</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>21:20</p></td>
<td rowspan="3"><p>audadc_ictrl_pga_mic</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>2’h1</p></td>
<td rowspan="3"><p>PGA_OPMIC bias current control</p>
<p>00 = 4uA          01 = 5uA</p>
<p>10 = 6uA          11 = 7uA</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>19:18</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>17:16</p></td>
<td rowspan="3"><p>audadc_ictrl_pga_aaf</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>2’h1</p></td>
<td rowspan="3"><p>PGA_OPAAF bias current control</p>
<p>00 = 4uA          01 = 5uA</p>
<p>10 = 6uA          11 = 7uA</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>15:14</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>13:12</p></td>
<td rowspan="2"><p>audadc_pga_nois_ctrl</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>2’h0</p></td>
<td rowspan="2"><p>PGA noise control when configured to single-ended</p>
<p>not used</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>11:10</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="5"><p>9:8</p></td>
<td rowspan="5"><p>audadc_pga_rhpas_sel</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2’h0</p></td>
<td rowspan="5"><p>PGA high pass filter R control when configured to AC-coupled mode</p>
<p>00 = 480kΩ</p>
<p>01 = 320kΩ</p>
<p>10 = 160kΩ</p>
<p>11 =  4kΩ, fast startup</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="5"><p>6:5</p></td>
<td rowspan="5"><p>audadc_pga_chop_cfg</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2’h3</p></td>
<td rowspan="5"><p>control chopper for opmic&amp;opaaf</p>
<p>00 = opmic off &amp; opaaf off</p>
<p>01 = opmic off &amp; opaaf on</p>
<p>10 = opmic on &amp; opaaf off</p>
<p>11 = opmic on &amp; opaaf on</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>4</p></td>
<td rowspan="2"><p>audadc_pga_chop_en</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’h1</p></td>
<td rowspan="2"><p>PGA chopper control</p>
<p>0 = disable        1 = enable</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="5"><p>3:1</p></td>
<td rowspan="5"><p>audadc_pga_chop_freq</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>3’h4</p></td>
<td rowspan="5"><p>PGA chopper frequency control &#64;Fs=2048k</p>
<p>000 = 8k            001 = 16k</p>
<p>010 = 32k          011 = 64k</p>
<p>100 = 128k       101 = 256k</p>
<p>110 = 512k       111 = 1024k</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>audadc_pga_chop_cksel</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’h0</p></td>
<td rowspan="3"><p>PGA chopper clock source selection</p>
<p>0 = adc clock        1 = synchronized clock from SDM</p>
<p>not used</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="audadc-ana-cfg2">
<h3><span class="section-number">16.6.9. </span>audadc_ana_cfg2<a class="headerlink" href="#audadc-ana-cfg2" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2000ac64</p>
<figure class="align-center">
<img alt="../_images/ausolo_audadc_ana_cfg2.svg" src="../_images/ausolo_audadc_ana_cfg2.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:30</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>29:28</p></td>
<td><p>audadc_reserved</p></td>
<td><p>r/w</p></td>
<td><p>2’h0</p></td>
<td><p>AUDADC reserved register</p></td>
</tr>
<tr class="row-even"><td><p>27:25</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>24</p></td>
<td rowspan="3"><p>audadc_sdm_lp_en</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1’h0</p></td>
<td rowspan="3"><p>SDM lowpower funciton</p>
<p>0 = disable</p>
<p>1 = enable, 0.6 of disable</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>23:22</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>21:20</p></td>
<td rowspan="3"><p>audadc_ictrl_adc</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>2’h1</p></td>
<td rowspan="3"><p>SDM bias current control</p>
<p>00 = 4uA          01 = 5uA</p>
<p>10 = 6uA          11 = 7uA</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>19</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="5"><p>18:16</p></td>
<td rowspan="5"><p>audadc_nctrl_adc1</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>3’h3</p></td>
<td rowspan="5"><p>op number control for first integrator in SDM</p>
<p>000 = 1(12uA)          001 = 2(24uA)</p>
<p>010 = 3(36uA)          011 = 4(48uA)</p>
<p>100 = 5(60uA)          101 = 5(60uA)</p>
<p>110 = 5(60uA)          111 = 5(60uA)</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:14</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>13:12</p></td>
<td rowspan="3"><p>audadc_nctrl_adc2</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>2’h1</p></td>
<td rowspan="3"><p>op number control for second integrator in SDM</p>
<p>00 = 1(12uA)          01 = 2(24uA)</p>
<p>10 = 3(36uA)          11 = 3(36uA)</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>11:9</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>8</p></td>
<td rowspan="2"><p>audadc_dem_en</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’h1</p></td>
<td rowspan="2"><p>dem function control</p>
<p>0 = disable        1 = enable</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>7:6</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>5:4</p></td>
<td rowspan="3"><p>audadc_quan_gain</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>2’h1</p></td>
<td rowspan="3"><p>quantizer gain control for SDM</p>
<p>00 = Vref/14          01 = Vref/12</p>
<p>10 = Vref/10          11 = Vref/8</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="2"><p>3</p></td>
<td rowspan="2"><p>audadc_dither_ena</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’h1</p></td>
<td rowspan="2"><p>dither control</p>
<p>0 = disable        1 = enable</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="3"><p>2:1</p></td>
<td rowspan="3"><p>audadc_dither_sel</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>2’h2</p></td>
<td rowspan="3"><p>dither level control for SDM</p>
<p>00 = 0                      01 = LSB*1/15</p>
<p>10 =  LSB*2/15      11 =  LSB*3/15</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>audadc_dither_order</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’h0</p></td>
<td rowspan="2"><p>dither order control for SDM</p>
<p>0 = 0 order        1 = 1 order</p>
</td>
</tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="audadc-cmd">
<h3><span class="section-number">16.6.10. </span>audadc_cmd<a class="headerlink" href="#audadc-cmd" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2000ac68</p>
<figure class="align-center">
<img alt="../_images/ausolo_audadc_cmd.svg" src="../_images/ausolo_audadc_cmd.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>30</p></td>
<td rowspan="2"><p>audadc_pga_pu</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’h0</p></td>
<td rowspan="2"><p>PGA related circuit enable</p>
<p>0 = disable        1 = enable</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="2"><p>29</p></td>
<td rowspan="2"><p>audadc_sdm_pu</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’h0</p></td>
<td rowspan="2"><p>SDM related circuit enable</p>
<p>0 = disable        1 = enable</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="6"><p>28</p></td>
<td rowspan="6"><p>audadc_conv</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>1’h0</p></td>
<td rowspan="6"><p>SDM conversion start singal</p>
<p>0 = remain resetting status        1 = start conversion</p>
<p>both analog intetrator and measuring digitial decimation filter will be reset when</p>
<p>audadc_conv configured to low. Measuring digital decimation filter need to reset</p>
<p>to same initial condition because it’s feedback configuration for FIR. Audio filter</p>
<p>dont need this resetting.</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>27:26</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="4"><p>25:24</p></td>
<td rowspan="4"><p>audadc_channel_en</p></td>
<td rowspan="4"><p>r/w</p></td>
<td rowspan="4"><p>2’h0</p></td>
<td rowspan="4"><p>channel mux switch enable or disable</p>
<p>MSB controls Positive channel, LSB controls Negative channel</p>
<p>0 = disable, look into each channel will see high impedance</p>
<p>1 = enable, one of eight channel will be choose</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>23</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="5"><p>22:20</p></td>
<td rowspan="5"><p>audadc_channel_selp</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>3’h0</p></td>
<td rowspan="5"><p>Positive channel selection, connected to PGA positive terminal</p>
<p>000 = AIN0          001 = AIN1</p>
<p>010 = AIN2          011 = AIN3</p>
<p>100 = AIN4          101 = AIN5</p>
<p>110 = AIN6          111 = AIN7</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>19</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="5"><p>18:16</p></td>
<td rowspan="5"><p>audadc_channel_seln</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>3’h0</p></td>
<td rowspan="5"><p>Negative channel selection, connected to PGA negative terminal</p>
<p>000 = AIN0          001 = AIN1</p>
<p>010 = AIN2          011 = AIN3</p>
<p>100 = AIN4          101 = AIN5</p>
<p>110 = AIN6          111 = AIN7</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:14</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="5"><p>13:12</p></td>
<td rowspan="5"><p>audadc_pga_mode</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2’h0</p></td>
<td rowspan="5"><p>PGA mode configuration</p>
<p>00: AC-Coupled &amp; differential-ended, Audio application</p>
<p>01: AC-Coupled &amp; single-ended, Audio application</p>
<p>10: DC-Coupled &amp; differential-ended, Measuring application</p>
<p>11: DC-Coupled &amp; single-ended, Measuring application(may not used)</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="9"><p>11:8</p></td>
<td rowspan="9"><p>audadc_pga_gain</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>4’h0</p></td>
<td rowspan="9"><p>PGA Gain control</p>
<p>0000 = 6dB         0001 = 6dB</p>
<p>0010 = 6dB         0011 = 9dB</p>
<p>0100 = 12dB       0101 = 15dB</p>
<p>0110 = 18dB       0111 = 21dB</p>
<p>1000 = 24dB       1001 = 27dB</p>
<p>1010 = 30dB       1011 = 33dB</p>
<p>1100 = 36dB       1101 = 39dB</p>
<p>1110 = 42dB       1111 = 42dB</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="2"><p>7</p></td>
<td rowspan="2"><p>audadc_audio_filter_en</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’h0</p></td>
<td rowspan="2"><p>audio mode enable, audio filter is on when set to high</p>
<p>0 = disable        1 = enable</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="2"><p>6</p></td>
<td rowspan="2"><p>audadc_audio_osr_sel</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’h0</p></td>
<td rowspan="2"><p>audio osr configuration</p>
<p>0 = 128               1 = 64</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="2"><p>5</p></td>
<td rowspan="2"><p>audadc_meas_filter_en</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’h0</p></td>
<td rowspan="2"><p>measuring mode enable, measuring filter is on when set to high</p>
<p>0 = disable        1 = enable</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="2"><p>4</p></td>
<td rowspan="2"><p>audadc_meas_filter_type</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1’h0</p></td>
<td rowspan="2"><p>digital dicimation filter selection when in measuring mode</p>
<p>0 = SINC3        1 = Low-Latency</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="9"><p>3:0</p></td>
<td rowspan="9"><p>audadc_meas_odr_sel</p></td>
<td rowspan="9"><p>r/w</p></td>
<td rowspan="9"><p>4’h3</p></td>
<td rowspan="9"><p>audadc ouput data rate selection when configured to measuring mode</p>
<p>0000 = 2.5SPS          0001 = 5SPS</p>
<p>0010 = 10SPS           0011 = 20SPS</p>
<p>0100 = 25SPS           0101 = 50SPS</p>
<p>0110 = 100SPS         0111 = 200SPS</p>
<p>1000 = 400SPS         1001 = 800SPS</p>
<p>1010 = 1000SPS       1011 = 2000SPS</p>
<p>1100 = 4000SPS       1101 = 4000SPS</p>
<p>1110 = 4000SPS       1111 = 4000SPS</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="audadc-data">
<h3><span class="section-number">16.6.11. </span>audadc_data<a class="headerlink" href="#audadc-data" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2000ac6c</p>
<figure class="align-center">
<img alt="../_images/ausolo_audadc_data.svg" src="../_images/ausolo_audadc_data.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:30</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>audadc_soft_rst</p></td>
<td><p>r/w</p></td>
<td><p>1’h0</p></td>
<td><p>don’t care</p></td>
</tr>
<tr class="row-even"><td><p>28:25</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>24</p></td>
<td rowspan="2"><p>audadc_data_rdy</p></td>
<td rowspan="2"><p>r</p></td>
<td rowspan="2"><p>1’h0</p></td>
<td rowspan="2"><p>audadc data ready indicator when measuring mode selected, auto reset to 0 after read</p>
<p>0 = not ready       1 = ready</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23:0</p></td>
<td><p>audadc_raw_data</p></td>
<td><p>r</p></td>
<td><p>16’h0</p></td>
<td><p>audadc output 16bit data, 2’s</p></td>
</tr>
</tbody>
</table>
</section>
<section id="audadc-rx-fifo-ctrl">
<h3><span class="section-number">16.6.12. </span>audadc_rx_fifo_ctrl<a class="headerlink" href="#audadc-rx-fifo-ctrl" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2000ac80</p>
<figure class="align-center">
<img alt="../_images/ausolo_audadc_rx_fifo_ctrl.svg" src="../_images/ausolo_audadc_rx_fifo_ctrl.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:26</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="23"><p>25:24</p></td>
<td rowspan="23"><p>rx_data_mode</p></td>
<td rowspan="23"><p>r/w</p></td>
<td rowspan="23"><p>2’b0</p></td>
<td rowspan="23"><p>RX_FIFO_DATOUT_MODE.</p>
<p>RX FIFO DATA Output Mode (Mode 0, 1, 2, 3)</p>
<p>Mode 0: Valid data’s MSB is at [31] of RX_FIFO register</p>
<p>Mode 1: Valid data’s MSB is at [23] of RX_FIFO register</p>
<p>Mode 2: Valid data’s MSB is at [19] of RX_FIFO register</p>
<p>Mode 3: Valid data’s MSB is at [15] of RX_FIFO register</p>
<p>Note: Expanding ‘0’ at LSB of RX FIFO register (data invalid region)</p>
<blockquote>
<div><p>Expanding sign bit at MSB of RX FIFO register (data invalid region)</p>
</div></blockquote>
<p>For 24-bit received audio sample resolution:</p>
<p>Mode 0: RXDATA[31:0] = {FIFO_O[23:0], 8’h0}</p>
<p>Mode 1: RXDATA[31:0] = {8{FIFO_O[23]}, FIFO_O[23:0]}</p>
<p>Mode 2: RXDATA[31:0] = {12{FIFO_O[23]}, FIFO_O[23:4]}</p>
<p>Mode 3: RXDATA[31:0] = {16{FIFO_O[23]}, FIFO_O[23:8]}</p>
<p>For 20-bit received audio sample resolution:</p>
<p>Mode 0: RXDATA[31:0] = {FIFO_O[23:4], 12’h0}</p>
<p>Mode 1: RXDATA[31:0] = {8{FIFO_O[23]}, FIFO_O[23:4], 4’h0}</p>
<p>Mode 2: RXDATA[31:0] = {12{FIFO_O[23]}, FIFO_O[23:4]}</p>
<p>Mode 3: RXDATA[31:0] = {16{FIFO_O[23]}, FIFO_O[23:8]}</p>
<p>For 16-bit received audio sample resolution:</p>
<p>Mode 0: RXDATA[31:0] = {FIFO_O[23:8], 16’h0}</p>
<p>Mode 1: RXDATA[31:0] = {8{FIFO_O[23]}, FIFO_O[23:8], 8’h0}</p>
<p>Mode 2: RXDATA[31:0] = {12{FIFO_O[23]}, FIFO_O[23:8], 4’h0}</p>
<p>Mode 3: RXDATA[31:0] = {16{FIFO_O[23]}, FIFO_O[23:8]}</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>23:20</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="6"><p>19:16</p></td>
<td rowspan="6"><p>rx_trg_level</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>4’d3</p></td>
<td rowspan="6"><p>RX_FIFO_TRG_LEVEL.</p>
<p>RX FIFO Trigger Level (RXTL[3:0])</p>
<p>Interrupt and DMA request trigger level for RX FIFO Data Available condition</p>
<p>IRQ/DRQ Generated when WLEVEL &gt; RXTL[3:0]</p>
<p>Notes:</p>
<p>WLEVEL represents the number of valid samples in the RX FIFO</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="7"><p>15:14</p></td>
<td rowspan="7"><p>rx_drq_cnt</p></td>
<td rowspan="7"><p>r/w</p></td>
<td rowspan="7"><p>2’b0</p></td>
<td rowspan="7"><p>RX_DRQ_CLR_CNT.</p>
<p>When RX FIFO available data less than or equal N, DRQ Request will be de-asserted. N is defined here:</p>
<p>00: IRQ/DRQ de-asserted when WLEVEL &lt;= RXTL[3:0]</p>
<p>01: IRQ/DRQ de-asserted when WLEVEL &lt; 1</p>
<p>10: IRQ/DRQ de-asserted when WLEVEL &lt; 2</p>
<p>11: IRQ/DRQ de-asserted when WLEVEL &lt; 4</p>
<p>WLEVEL represents the number of valid samples in the RX FIFO</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>13:9</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="4"><p>8</p></td>
<td rowspan="4"><p>rx_ch_en</p></td>
<td rowspan="4"><p>r/w</p></td>
<td rowspan="4"><p>1’b0</p></td>
<td rowspan="4"><p>RX_FIFO_DATIN_SRC.</p>
<p>RX FIFO Data Input Source Select.</p>
<p>0: Disable 1: Enable</p>
<p>Bit8: ADC1 data</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>6:5</p></td>
<td rowspan="6"><p>rx_data_res</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>2’d0</p></td>
<td rowspan="6"><p>RX_SAMPLE_BITS.</p>
<p>Receiving Audio Sample Resolution</p>
<p>0: 16 bits</p>
<p>1: 20 bits</p>
<p>2: 24 bits</p>
<p>3: Reserved</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="4"><p>4</p></td>
<td rowspan="4"><p>rx_drq_en</p></td>
<td rowspan="4"><p>r/w</p></td>
<td rowspan="4"><p>1’b0</p></td>
<td rowspan="4"><p>ADC_DRQ_EN.</p>
<p>ADC FIFO Data Available DRQ Enable.</p>
<p>0: Disable</p>
<p>1: Enable</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="4"><p>3</p></td>
<td rowspan="4"><p>rxa_int_en</p></td>
<td rowspan="4"><p>r/w</p></td>
<td rowspan="4"><p>1’b0</p></td>
<td rowspan="4"><p>ADC_IRQ_EN.</p>
<p>ADC FIFO Data Available IRQ Enable.</p>
<p>0: Disable</p>
<p>1: Enable</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="4"><p>2</p></td>
<td rowspan="4"><p>rxu_int_en</p></td>
<td rowspan="4"><p>r/w</p></td>
<td rowspan="4"><p>1’b0</p></td>
<td rowspan="4"><p>ADC_UNDERRUN_IRQ_EN.</p>
<p>ADC FIFO Under Run IRQ Enable</p>
<p>0: Disable</p>
<p>1: Enable</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="4"><p>1</p></td>
<td rowspan="4"><p>rxo_int_en</p></td>
<td rowspan="4"><p>r/w</p></td>
<td rowspan="4"><p>1’b0</p></td>
<td rowspan="4"><p>ADC_OVERRUN_IRQ_EN.</p>
<p>ADC FIFO Over Run IRQ Enable</p>
<p>0: Disable</p>
<p>1: Enable</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>rx_fifo_flush</p></td>
<td rowspan="3"><p>w1c</p></td>
<td rowspan="3"><p>1’b0</p></td>
<td rowspan="3"><p>ADC_FIFO_FLUSH.</p>
<p>ADC FIFO Flush.</p>
<p>Write ‘1’ to flush TX FIFO, self clear to ‘0’.</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
</tbody>
</table>
</section>
<section id="audadc-rx-fifo-status">
<h3><span class="section-number">16.6.13. </span>audadc_rx_fifo_status<a class="headerlink" href="#audadc-rx-fifo-status" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2000ac84</p>
<figure class="align-center">
<img alt="../_images/ausolo_audadc_rx_fifo_status.svg" src="../_images/ausolo_audadc_rx_fifo_status.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:25</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="4"><p>24</p></td>
<td rowspan="4"><p>rxa</p></td>
<td rowspan="4"><p>r</p></td>
<td rowspan="4"><p>1’b0</p></td>
<td rowspan="4"><p>RXA.</p>
<p>RX FIFO Available</p>
<p>0: No available data in RX FIFO</p>
<p>1: More than one sample in RX FIFO (&gt;= 1 word)</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23:20</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>19:16</p></td>
<td rowspan="2"><p>rxa_cnt</p></td>
<td rowspan="2"><p>r</p></td>
<td rowspan="2"><p>4’h0</p></td>
<td rowspan="2"><p>RXA_CNT.</p>
<p>RX FIFO Available Sample Word Counter</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="5"><p>4</p></td>
<td rowspan="5"><p>rxa_int</p></td>
<td rowspan="5"><p>r</p></td>
<td rowspan="5"><p>1’b0</p></td>
<td rowspan="5"><p>RXA_INT.</p>
<p>RX FIFO Data Available Pending Interrupt</p>
<p>0: No Pending IRQ</p>
<p>1: Data Available Pending IRQ</p>
<p>Automatic clear if interrupt condition fails.</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="5"><p>2</p></td>
<td rowspan="5"><p>rxu_int</p></td>
<td rowspan="5"><p>r</p></td>
<td rowspan="5"><p>1’b0</p></td>
<td rowspan="5"><p>RXU_INT.</p>
<p>RX FIFO Underrun Pending Interrupt</p>
<p>0: No Pending IRQ</p>
<p>1: FIFO Underrun Pending IRQ</p>
<p>Write ‘1’ to clear this interrupt</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="5"><p>1</p></td>
<td rowspan="5"><p>rxo_int</p></td>
<td rowspan="5"><p>r</p></td>
<td rowspan="5"><p>1’b0</p></td>
<td rowspan="5"><p>RXO_INT.</p>
<p>RX FIFO Overrun Pending Interrupt</p>
<p>0: No Pending IRQ</p>
<p>1: FIFO Overrun Pending IRQ</p>
<p>Write ‘1’ to clear this interrupt</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="audadc-rx-fifo-data">
<h3><span class="section-number">16.6.14. </span>audadc_rx_fifo_data<a class="headerlink" href="#audadc-rx-fifo-data" title="Permalink to this headline"></a></h3>
<p><strong>Address：</strong>  0x2000ac88</p>
<figure class="align-center">
<img alt="../_images/ausolo_audadc_rx_fifo_data.svg" src="../_images/ausolo_audadc_rx_fifo_data.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Reset</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="3"><p>31:0</p></td>
<td rowspan="3"><p>rx_data</p></td>
<td rowspan="3"><p>r</p></td>
<td rowspan="3"><p>32’h0</p></td>
<td rowspan="3"><p>RX_DATA.</p>
<p>RX Sample</p>
<p>Host can get one sample by reading this register. The left channel sample data is first and then the right channel sample.</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
</tbody>
</table>
</section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="AudioDAC.html" class="btn btn-neutral float-left" title="15. AudioDAC" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="EMAC.html" class="btn btn-neutral float-right" title="17. Emac" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2021.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>