Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,238
design__instance__area,3799.35
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00011022463149856776
power__switching__total,0.000028388101782184094
power__leakage__total,0.0000015860704252190772
power__total,0.00014019879745319486
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2554955763717444
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2551162964202301
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12286019771518315
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.96340516069424
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.122860
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.304625
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2615036872173025
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2612162504680978
timing__hold__ws__corner:nom_slow_1p08V_125C,0.649239014259594
timing__setup__ws__corner:nom_slow_1p08V_125C,13.85880427422554
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.649239
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.300154
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2577745034832693
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25744529459158166
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3220657165451768
timing__setup__ws__corner:nom_typ_1p20V_25C,14.562291340515515
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.322066
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.577822
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2554955763717444
clock__skew__worst_setup,0.2551162964202301
timing__hold__ws,0.12286019771518315
timing__setup__ws,13.85880427422554
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.122860
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.300154
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,238
design__instance__area__stdcell,3799.35
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.131277
design__instance__utilization__stdcell,0.131277
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,10
design__instance__area__class:inverter,54.432
design__instance__count__class:sequential_cell,40
design__instance__area__class:sequential_cell,1886.98
design__instance__count__class:multi_input_combinational_cell,149
design__instance__area__class:multi_input_combinational_cell,1313.63
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,3090.17
design__violations,0
design__instance__count__class:timing_repair_buffer,29
design__instance__area__class:timing_repair_buffer,455.414
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,81.648
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,27
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,297
route__net__special,2
route__drc_errors__iter:0,71
route__wirelength__iter:0,3133
route__drc_errors__iter:1,24
route__wirelength__iter:1,3157
route__drc_errors__iter:2,37
route__wirelength__iter:2,3118
route__drc_errors__iter:3,3
route__wirelength__iter:3,3098
route__drc_errors__iter:4,0
route__wirelength__iter:4,3092
route__drc_errors,0
route__wirelength,3092
route__vias,1093
route__vias__singlecut,1093
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,191.555
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,52
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,52
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,52
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,52
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000959827
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000115098
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000139827
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000115098
design_powergrid__voltage__worst,0.0000115098
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000115098
design_powergrid__drop__worst__net:VPWR,0.00000959827
design_powergrid__voltage__worst__net:VGND,0.0000115098
design_powergrid__drop__worst__net:VGND,0.0000115098
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000154999999999999998279913253351747215447176131419837474822998046875
ir__drop__worst,0.00000959999999999999956558187352850808338189381174743175506591796875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
