TimeQuest Timing Analyzer report for serialToParallel
Mon May 22 12:37:51 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut'
 13. Slow 1200mV 85C Model Setup: 'serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk'
 14. Slow 1200mV 85C Model Setup: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut'
 17. Slow 1200mV 85C Model Hold: 'serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk'
 18. Slow 1200mV 85C Model Recovery: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Removal: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut'
 28. Slow 1200mV 0C Model Setup: 'serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk'
 29. Slow 1200mV 0C Model Setup: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut'
 32. Slow 1200mV 0C Model Hold: 'serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk'
 33. Slow 1200mV 0C Model Recovery: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Removal: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut'
 42. Fast 1200mV 0C Model Setup: 'serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk'
 43. Fast 1200mV 0C Model Setup: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Hold: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Hold: 'serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut'
 46. Fast 1200mV 0C Model Hold: 'serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk'
 47. Fast 1200mV 0C Model Recovery: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Removal: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths Summary
 63. Clock Status Summary
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Unconstrained Input Ports
 67. Unconstrained Output Ports
 68. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; serialToParallel                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Clock Name                                                                     ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                                       ; Targets                                                                            ;
+--------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; CLOCK3_50                                                                      ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                                              ; { CLOCK3_50 }                                                                      ;
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; Generated ; 31.250 ; 32.0 MHz   ; 0.000 ; 15.625 ; 50.00      ; 25        ; 16          ;       ;        ;           ;            ; false    ; CLOCK3_50 ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|inclk[0] ; { inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] }     ;
; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                                              ; { serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk }     ;
; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                                              ; { serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut } ;
+--------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                             ;
+------------+-----------------+--------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                     ; Note                                           ;
+------------+-----------------+--------------------------------------------------------------------------------+------------------------------------------------+
; 311.33 MHz ; 270.78 MHz      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; limit due to minimum period restriction (tmin) ;
; 324.46 MHz ; 270.78 MHz      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; limit due to minimum period restriction (tmin) ;
; 535.05 MHz ; 437.64 MHz      ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                     ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; -3.529 ; -35.655       ;
; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; -2.212 ; -34.007       ;
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; -0.545 ; -0.545        ;
+--------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                      ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; -0.155 ; -0.155        ;
; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.333  ; 0.000         ;
; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; 0.404  ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                              ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 28.767 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                              ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 2.005 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                       ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; -2.693 ; -46.629       ;
; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; -2.693 ; -46.082       ;
; CLOCK3_50                                                                      ; 9.818  ; 0.000         ;
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; 15.328 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                      ; To Node                                                                                                                                                                                     ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -3.529 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData                                                                                                               ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.250        ; 2.850      ; 6.577      ;
; -2.082 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.281      ; 3.401      ;
; -2.082 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.281      ; 3.401      ;
; -2.080 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.287      ; 3.405      ;
; -2.060 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.281      ; 3.379      ;
; -2.060 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.281      ; 3.379      ;
; -2.059 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.287      ; 3.384      ;
; -1.872 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[1]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk                                                                                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.080     ; 2.790      ;
; -1.785 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.705      ;
; -1.785 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.705      ;
; -1.785 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.705      ;
; -1.785 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.705      ;
; -1.785 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.705      ;
; -1.785 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.705      ;
; -1.785 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.705      ;
; -1.761 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.281      ; 3.080      ;
; -1.761 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.281      ; 3.080      ;
; -1.760 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.287      ; 3.085      ;
; -1.758 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.281      ; 3.077      ;
; -1.758 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.281      ; 3.077      ;
; -1.757 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.287      ; 3.082      ;
; -1.756 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.676      ;
; -1.756 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.676      ;
; -1.756 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.676      ;
; -1.756 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.676      ;
; -1.756 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.676      ;
; -1.756 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.676      ;
; -1.756 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.676      ;
; -1.754 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.281      ; 3.073      ;
; -1.754 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.281      ; 3.073      ;
; -1.752 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.287      ; 3.077      ;
; -1.730 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[0]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk                                                                                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.080     ; 2.648      ;
; -1.705 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.281      ; 3.024      ;
; -1.705 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.281      ; 3.024      ;
; -1.703 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.287      ; 3.028      ;
; -1.693 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.050     ; 2.641      ;
; -1.689 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.050     ; 2.637      ;
; -1.675 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.311      ; 2.984      ;
; -1.675 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.311      ; 2.984      ;
; -1.675 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.311      ; 2.984      ;
; -1.646 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.311      ; 2.955      ;
; -1.646 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.311      ; 2.955      ;
; -1.646 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.311      ; 2.955      ;
; -1.567 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.281      ; 2.886      ;
; -1.567 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.281      ; 2.886      ;
; -1.566 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.287      ; 2.891      ;
; -1.548 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.050     ; 2.496      ;
; -1.544 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.050     ; 2.492      ;
; -1.457 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.377      ;
; -1.457 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.377      ;
; -1.457 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.377      ;
; -1.457 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.377      ;
; -1.457 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.377      ;
; -1.457 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.377      ;
; -1.457 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.377      ;
; -1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.376      ;
; -1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.376      ;
; -1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.376      ;
; -1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.376      ;
; -1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.376      ;
; -1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.376      ;
; -1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.376      ;
; -1.453 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.373      ;
; -1.453 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.373      ;
; -1.453 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.373      ;
; -1.453 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.373      ;
; -1.453 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.373      ;
; -1.453 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.373      ;
; -1.453 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.373      ;
; -1.451 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.281      ; 2.770      ;
; -1.451 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.281      ; 2.770      ;
; -1.450 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.287      ; 2.775      ;
; -1.440 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.050     ; 2.388      ;
; -1.436 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.050     ; 2.384      ;
; -1.421 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.355      ; 2.774      ;
; -1.408 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.328      ;
; -1.408 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.328      ;
; -1.408 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.328      ;
; -1.408 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.328      ;
; -1.408 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.328      ;
; -1.408 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.328      ;
; -1.408 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.078     ; 2.328      ;
; -1.392 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.355      ; 2.745      ;
; -1.385 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.355      ; 2.738      ;
; -1.356 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.355      ; 2.709      ;
; -1.354 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.355      ; 2.707      ;
; -1.347 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.311      ; 2.656      ;
; -1.347 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.311      ; 2.656      ;
; -1.347 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.311      ; 2.656      ;
; -1.336 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.311      ; 2.645      ;
; -1.336 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.311      ; 2.645      ;
; -1.336 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.311      ; 2.645      ;
; -1.333 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.311      ; 2.642      ;
; -1.333 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.311      ; 2.642      ;
; -1.333 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.311      ; 2.642      ;
; -1.325 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.050     ; 2.273      ;
; -1.325 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.050     ; 2.273      ;
; -1.325 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.355      ; 2.678      ;
; -1.325 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.050     ; 2.273      ;
; -1.298 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.311      ; 2.607      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                      ; To Node                                                                                                                                                                                     ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -2.212 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.044     ; 3.090      ;
; -2.212 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.044     ; 3.090      ;
; -1.782 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.701      ;
; -1.782 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.701      ;
; -1.782 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.701      ;
; -1.782 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.701      ;
; -1.782 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.701      ;
; -1.777 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.905      ;
; -1.777 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.905      ;
; -1.777 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.905      ;
; -1.777 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.905      ;
; -1.777 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.905      ;
; -1.777 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.905      ;
; -1.777 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.905      ;
; -1.777 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.905      ;
; -1.767 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.686      ;
; -1.767 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.686      ;
; -1.767 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.686      ;
; -1.767 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.686      ;
; -1.767 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.686      ;
; -1.762 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.890      ;
; -1.762 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.890      ;
; -1.762 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.890      ;
; -1.762 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.890      ;
; -1.762 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.890      ;
; -1.762 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.890      ;
; -1.762 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.890      ;
; -1.762 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.890      ;
; -1.648 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.567      ;
; -1.633 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.552      ;
; -1.612 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.212      ; 2.862      ;
; -1.593 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.212      ; 2.843      ;
; -1.461 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.380      ;
; -1.461 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.380      ;
; -1.461 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.380      ;
; -1.461 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.380      ;
; -1.461 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.380      ;
; -1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.584      ;
; -1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.584      ;
; -1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.584      ;
; -1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.584      ;
; -1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.584      ;
; -1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.584      ;
; -1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.584      ;
; -1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.584      ;
; -1.438 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.566      ;
; -1.438 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.566      ;
; -1.438 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.566      ;
; -1.438 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.566      ;
; -1.438 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.566      ;
; -1.438 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.566      ;
; -1.438 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.566      ;
; -1.438 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.566      ;
; -1.435 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.354      ;
; -1.435 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.354      ;
; -1.435 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.354      ;
; -1.435 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.354      ;
; -1.435 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.354      ;
; -1.419 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.338      ;
; -1.419 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.338      ;
; -1.419 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.338      ;
; -1.419 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.338      ;
; -1.419 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.338      ;
; -1.415 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.334      ;
; -1.415 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.334      ;
; -1.415 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.334      ;
; -1.415 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.334      ;
; -1.415 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.334      ;
; -1.414 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.542      ;
; -1.414 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.542      ;
; -1.414 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.542      ;
; -1.414 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.542      ;
; -1.414 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.542      ;
; -1.414 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.542      ;
; -1.414 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.542      ;
; -1.414 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.542      ;
; -1.410 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.538      ;
; -1.410 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.538      ;
; -1.410 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.538      ;
; -1.410 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.538      ;
; -1.410 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.538      ;
; -1.410 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.538      ;
; -1.410 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.538      ;
; -1.410 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.206      ; 2.538      ;
; -1.328 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.212      ; 2.578      ;
; -1.327 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.246      ;
; -1.318 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.212      ; 2.568      ;
; -1.301 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.220      ;
; -1.285 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.212      ; 2.535      ;
; -1.285 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.204      ;
; -1.281 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.200      ;
; -1.256 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.175      ;
; -1.251 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.079     ; 2.170      ;
; -1.241 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.212      ; 2.491      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                    ; Launch Clock                                                                   ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.545 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut             ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.190     ; 0.765      ;
; -0.514 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut             ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.190     ; 0.734      ;
; 29.381 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.079     ; 1.788      ;
; 29.524 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.079     ; 1.645      ;
; 29.726 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|edgeDetector:edge1|temp ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.079     ; 1.443      ;
; 30.034 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clockOutCounter[1]      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut             ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.081     ; 1.133      ;
; 30.210 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]         ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.079     ; 0.959      ;
; 30.402 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clockOutCounter[1]      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clockOutCounter[1] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.081     ; 0.765      ;
; 30.404 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]         ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.079     ; 0.765      ;
; 30.404 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]         ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.079     ; 0.765      ;
; 30.435 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData                ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.079     ; 0.734      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                    ; Launch Clock                                                                   ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.155 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut             ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.296      ; 0.669      ;
; -0.148 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut             ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.296      ; 0.676      ;
; 0.404  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData                ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]         ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.407  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clockOutCounter[1]      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clockOutCounter[1] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.409  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]         ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.596  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]         ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.861      ;
; 0.643  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clockOutCounter[1]      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut             ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.910      ;
; 0.964  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|edgeDetector:edge1|temp ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.229      ;
; 1.174  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.439      ;
; 1.239  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.504      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                      ; To Node                                                                                                                                                                                        ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.333 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.450      ; 1.005      ;
; 0.362 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.450      ; 1.034      ;
; 0.368 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.450      ; 1.040      ;
; 0.387 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.096      ; 0.669      ;
; 0.403 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[0]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[0]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.450      ; 1.079      ;
; 0.408 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[1]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[1]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.080      ; 0.674      ;
; 0.432 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe14a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.078      ; 0.696      ;
; 0.434 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe14a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.078      ; 0.698      ;
; 0.558 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe14a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.078      ; 0.822      ;
; 0.602 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[1]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[0]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.080      ; 0.868      ;
; 0.605 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe14a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.078      ; 0.869      ;
; 0.620 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|delayed_wrptr_g[2]                                          ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.077      ; 0.883      ;
; 0.645 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.094      ; 0.925      ;
; 0.647 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.450      ; 1.319      ;
; 0.648 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.094      ; 0.928      ;
; 0.653 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.096      ; 0.935      ;
; 0.671 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.096      ; 0.953      ;
; 0.674 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.096      ; 0.956      ;
; 0.677 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk                                                                                                                     ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk                                                                                                                     ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 2.904      ; 4.019      ;
; 0.677 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.096      ; 0.959      ;
; 0.680 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.096      ; 0.962      ;
; 0.686 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.096      ; 0.968      ;
; 0.774 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|delayed_wrptr_g[3]                                          ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.077      ; 1.037      ;
; 0.856 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|delayed_wrptr_g[1]                                          ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.076      ; 1.118      ;
; 0.908 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.096      ; 1.190      ;
; 0.911 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.096      ; 1.193      ;
; 0.944 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|delayed_wrptr_g[0]                                          ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.076      ; 1.206      ;
; 0.962 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.094      ; 1.242      ;
; 0.962 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.094      ; 1.242      ;
; 0.983 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.094      ; 1.263      ;
; 1.016 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; -0.311     ; 0.891      ;
; 1.028 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.450      ; 1.700      ;
; 1.053 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.096      ; 1.335      ;
; 1.070 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; -0.355     ; 0.901      ;
; 1.078 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 1.793      ;
; 1.082 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 1.797      ;
; 1.083 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.094      ; 1.363      ;
; 1.108 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.450      ; 1.780      ;
; 1.109 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 1.824      ;
; 1.113 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 1.828      ;
; 1.119 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 1.834      ;
; 1.123 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 1.838      ;
; 1.142 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 1.857      ;
; 1.153 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.096      ; 1.435      ;
; 1.172 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; -0.355     ; 1.003      ;
; 1.181 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; -0.311     ; 1.056      ;
; 1.184 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 1.899      ;
; 1.184 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 1.899      ;
; 1.199 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; -0.355     ; 1.030      ;
; 1.231 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 1.946      ;
; 1.233 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk                                                                                                                     ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk                                                                                                                     ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; -0.500       ; 2.904      ; 4.075      ;
; 1.235 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 1.950      ;
; 1.237 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.096      ; 1.519      ;
; 1.250 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.096      ; 1.532      ;
; 1.265 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 1.980      ;
; 1.293 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.140      ; 1.619      ;
; 1.294 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; -0.355     ; 1.125      ;
; 1.294 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.140      ; 1.620      ;
; 1.294 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.140      ; 1.620      ;
; 1.306 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.021      ;
; 1.306 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.021      ;
; 1.329 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.044      ;
; 1.333 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.048      ;
; 1.333 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.048      ;
; 1.336 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.051      ;
; 1.337 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.052      ;
; 1.348 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.063      ;
; 1.351 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.066      ;
; 1.358 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.073      ;
; 1.361 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.076      ;
; 1.377 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.092      ;
; 1.380 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.095      ;
; 1.393 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; -0.311     ; 1.268      ;
; 1.396 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.111      ;
; 1.397 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.112      ;
; 1.398 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.113      ;
; 1.401 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.140      ; 1.727      ;
; 1.402 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.140      ; 1.728      ;
; 1.402 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.140      ; 1.728      ;
; 1.408 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.123      ;
; 1.408 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.123      ;
; 1.418 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.133      ;
; 1.419 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.134      ;
; 1.441 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.140      ; 1.767      ;
; 1.441 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.140      ; 1.767      ;
; 1.441 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.140      ; 1.767      ;
; 1.463 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.178      ;
; 1.464 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.179      ;
; 1.539 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg          ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.450      ; 2.211      ;
; 1.564 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.096      ; 1.846      ;
; 1.602 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.317      ;
; 1.617 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.483      ; 2.286      ;
; 1.617 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.483      ; 2.286      ;
; 1.617 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.483      ; 2.286      ;
; 1.621 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.529      ; 2.336      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                      ; To Node                                                                                                                                                                                        ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.404 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.424 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.365      ; 1.011      ;
; 0.432 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe11a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 0.697      ;
; 0.569 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 0.834      ;
; 0.575 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 0.840      ;
; 0.589 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 0.854      ;
; 0.597 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 0.862      ;
; 0.612 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe11a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.078      ; 0.876      ;
; 0.625 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 0.890      ;
; 0.626 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 0.891      ;
; 0.629 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 0.894      ;
; 0.655 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 0.920      ;
; 0.655 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 0.920      ;
; 0.675 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 0.940      ;
; 0.684 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 0.949      ;
; 0.688 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 0.953      ;
; 0.696 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 0.961      ;
; 0.762 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.027      ;
; 0.765 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe11a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.078      ; 1.029      ;
; 0.803 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.068      ;
; 0.923 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.365      ; 1.510      ;
; 0.924 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.189      ;
; 0.929 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.194      ;
; 0.958 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.365      ; 1.545      ;
; 0.989 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.365      ; 1.576      ;
; 1.014 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.279      ;
; 1.023 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.288      ;
; 1.026 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.291      ;
; 1.028 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.293      ;
; 1.039 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.304      ;
; 1.052 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe11a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.317      ;
; 1.081 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.346      ;
; 1.111 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.376      ;
; 1.116 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.381      ;
; 1.149 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.414      ;
; 1.154 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.419      ;
; 1.290 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.555      ;
; 1.310 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.575      ;
; 1.364 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.629      ;
; 1.369 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.634      ;
; 1.372 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.637      ;
; 1.377 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.642      ;
; 1.382 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.647      ;
; 1.387 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.652      ;
; 1.418 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 1.965      ;
; 1.418 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 1.965      ;
; 1.418 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 1.965      ;
; 1.418 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 1.965      ;
; 1.418 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 1.965      ;
; 1.418 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 1.965      ;
; 1.418 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 1.965      ;
; 1.418 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 1.965      ;
; 1.424 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.689      ;
; 1.428 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.693      ;
; 1.429 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.365      ; 2.016      ;
; 1.429 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.694      ;
; 1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.003      ;
; 1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.003      ;
; 1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.003      ;
; 1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.003      ;
; 1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.003      ;
; 1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.003      ;
; 1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.003      ;
; 1.456 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.003      ;
; 1.466 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.731      ;
; 1.467 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.365      ; 2.054      ;
; 1.633 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.898      ;
; 1.638 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.903      ;
; 1.653 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.918      ;
; 1.658 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.923      ;
; 1.679 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.226      ;
; 1.679 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.226      ;
; 1.679 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.226      ;
; 1.679 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.226      ;
; 1.679 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.226      ;
; 1.679 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.226      ;
; 1.679 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.226      ;
; 1.679 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.226      ;
; 1.681 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.946      ;
; 1.684 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.949      ;
; 1.689 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.954      ;
; 1.690 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.365      ; 2.277      ;
; 1.698 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.245      ;
; 1.698 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.245      ;
; 1.698 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.245      ;
; 1.698 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.245      ;
; 1.698 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.245      ;
; 1.698 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.245      ;
; 1.698 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.245      ;
; 1.698 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.245      ;
; 1.709 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.365      ; 2.296      ;
; 1.725 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.990      ;
; 1.725 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.990      ;
; 1.725 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.990      ;
; 1.725 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.990      ;
; 1.725 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.079      ; 1.990      ;
; 1.725 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.361      ; 2.272      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                            ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 28.767 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|edgeDetector:edge1|temp ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.079     ; 2.402      ;
; 28.767 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|edgeDetector:edge1|temp ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.079     ; 2.402      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                            ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 2.005 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|edgeDetector:edge1|temp ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.270      ;
; 2.005 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|edgeDetector:edge1|temp ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.270      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                              ;
+------------+-----------------+--------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                     ; Note                                           ;
+------------+-----------------+--------------------------------------------------------------------------------+------------------------------------------------+
; 344.35 MHz ; 274.05 MHz      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; limit due to minimum period restriction (tmin) ;
; 357.78 MHz ; 274.05 MHz      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; limit due to minimum period restriction (tmin) ;
; 593.82 MHz ; 437.64 MHz      ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                      ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; -3.543 ; -30.697       ;
; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; -1.904 ; -28.819       ;
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; -0.355 ; -0.355        ;
+--------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                       ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; -0.263 ; -0.263        ;
; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.330  ; 0.000         ;
; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; 0.355  ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                               ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 28.981 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                               ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 1.817 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                        ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; -2.649 ; -46.497       ;
; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; -2.649 ; -45.686       ;
; CLOCK3_50                                                                      ; 9.803  ; 0.000         ;
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; 15.329 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                      ; To Node                                                                                                                                                                                     ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -3.543 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData                                                                                                               ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.250        ; 2.448      ; 6.181      ;
; -1.795 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.267      ; 3.092      ;
; -1.794 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.263      ; 3.087      ;
; -1.794 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.263      ; 3.087      ;
; -1.778 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.267      ; 3.075      ;
; -1.777 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.263      ; 3.070      ;
; -1.777 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.263      ; 3.070      ;
; -1.658 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[1]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk                                                                                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.072     ; 2.585      ;
; -1.528 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.456      ;
; -1.528 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.456      ;
; -1.528 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.456      ;
; -1.528 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.456      ;
; -1.528 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.456      ;
; -1.528 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.456      ;
; -1.528 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.456      ;
; -1.526 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[0]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk                                                                                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.072     ; 2.453      ;
; -1.511 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.439      ;
; -1.511 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.439      ;
; -1.511 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.439      ;
; -1.511 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.439      ;
; -1.511 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.439      ;
; -1.511 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.439      ;
; -1.511 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.439      ;
; -1.504 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.267      ; 2.801      ;
; -1.504 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.267      ; 2.801      ;
; -1.503 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.263      ; 2.796      ;
; -1.503 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.263      ; 2.796      ;
; -1.503 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.263      ; 2.796      ;
; -1.503 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.263      ; 2.796      ;
; -1.503 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.267      ; 2.800      ;
; -1.502 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.263      ; 2.795      ;
; -1.502 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.263      ; 2.795      ;
; -1.442 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.274      ; 2.715      ;
; -1.442 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.274      ; 2.715      ;
; -1.442 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.274      ; 2.715      ;
; -1.435 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.048     ; 2.386      ;
; -1.431 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.048     ; 2.382      ;
; -1.425 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.274      ; 2.698      ;
; -1.425 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.274      ; 2.698      ;
; -1.425 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.274      ; 2.698      ;
; -1.416 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.267      ; 2.713      ;
; -1.416 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.263      ; 2.709      ;
; -1.416 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.263      ; 2.709      ;
; -1.340 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.267      ; 2.637      ;
; -1.339 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.263      ; 2.632      ;
; -1.339 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.263      ; 2.632      ;
; -1.283 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.048     ; 2.234      ;
; -1.280 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.048     ; 2.231      ;
; -1.237 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.165      ;
; -1.237 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.165      ;
; -1.237 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.165      ;
; -1.237 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.165      ;
; -1.237 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.165      ;
; -1.237 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.165      ;
; -1.237 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.165      ;
; -1.237 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.165      ;
; -1.237 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.165      ;
; -1.237 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.165      ;
; -1.237 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.165      ;
; -1.237 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.165      ;
; -1.237 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.165      ;
; -1.237 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.165      ;
; -1.236 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.164      ;
; -1.236 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.164      ;
; -1.236 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.164      ;
; -1.236 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.164      ;
; -1.236 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.164      ;
; -1.236 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.164      ;
; -1.236 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.164      ;
; -1.231 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.267      ; 2.528      ;
; -1.230 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.263      ; 2.523      ;
; -1.230 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.263      ; 2.523      ;
; -1.222 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.048     ; 2.173      ;
; -1.218 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.048     ; 2.169      ;
; -1.198 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.310      ; 2.507      ;
; -1.183 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.111      ;
; -1.183 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.111      ;
; -1.183 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.111      ;
; -1.183 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.111      ;
; -1.183 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.111      ;
; -1.183 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.111      ;
; -1.183 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.071     ; 2.111      ;
; -1.181 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.310      ; 2.490      ;
; -1.180 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.310      ; 2.489      ;
; -1.163 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.310      ; 2.472      ;
; -1.151 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.274      ; 2.424      ;
; -1.151 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.274      ; 2.424      ;
; -1.151 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.274      ; 2.424      ;
; -1.151 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.274      ; 2.424      ;
; -1.151 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.274      ; 2.424      ;
; -1.151 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.274      ; 2.424      ;
; -1.150 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.274      ; 2.423      ;
; -1.150 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.274      ; 2.423      ;
; -1.150 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.274      ; 2.423      ;
; -1.134 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.310      ; 2.443      ;
; -1.117 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.310      ; 2.426      ;
; -1.094 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.048     ; 2.045      ;
; -1.094 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.048     ; 2.045      ;
; -1.094 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.048     ; 2.045      ;
; -1.080 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.274      ; 2.353      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                      ; To Node                                                                                                                                                                                     ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -1.904 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.039     ; 2.796      ;
; -1.904 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.039     ; 2.796      ;
; -1.520 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.448      ;
; -1.520 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.448      ;
; -1.520 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.448      ;
; -1.520 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.448      ;
; -1.520 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.448      ;
; -1.505 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.433      ;
; -1.505 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.433      ;
; -1.505 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.433      ;
; -1.505 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.433      ;
; -1.505 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.433      ;
; -1.497 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.608      ;
; -1.497 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.608      ;
; -1.497 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.608      ;
; -1.497 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.608      ;
; -1.497 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.608      ;
; -1.497 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.608      ;
; -1.497 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.608      ;
; -1.497 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.608      ;
; -1.482 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.593      ;
; -1.482 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.593      ;
; -1.482 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.593      ;
; -1.482 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.593      ;
; -1.482 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.593      ;
; -1.482 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.593      ;
; -1.482 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.593      ;
; -1.482 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.593      ;
; -1.399 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.185      ; 2.614      ;
; -1.377 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.305      ;
; -1.369 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.185      ; 2.584      ;
; -1.362 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.290      ;
; -1.232 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.160      ;
; -1.232 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.160      ;
; -1.232 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.160      ;
; -1.232 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.160      ;
; -1.232 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.160      ;
; -1.228 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.339      ;
; -1.228 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.339      ;
; -1.228 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.339      ;
; -1.228 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.339      ;
; -1.228 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.339      ;
; -1.228 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.339      ;
; -1.228 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.339      ;
; -1.228 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.339      ;
; -1.215 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.143      ;
; -1.215 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.143      ;
; -1.215 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.143      ;
; -1.215 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.143      ;
; -1.215 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.143      ;
; -1.214 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.325      ;
; -1.214 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.325      ;
; -1.214 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.325      ;
; -1.214 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.325      ;
; -1.214 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.325      ;
; -1.214 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.325      ;
; -1.214 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.325      ;
; -1.214 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.325      ;
; -1.195 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.123      ;
; -1.195 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.123      ;
; -1.195 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.123      ;
; -1.195 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.123      ;
; -1.195 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.123      ;
; -1.185 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.113      ;
; -1.185 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.113      ;
; -1.185 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.113      ;
; -1.185 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.113      ;
; -1.185 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.113      ;
; -1.182 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.293      ;
; -1.182 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.293      ;
; -1.182 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.293      ;
; -1.182 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.293      ;
; -1.182 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.293      ;
; -1.182 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.293      ;
; -1.182 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.293      ;
; -1.182 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.293      ;
; -1.162 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.273      ;
; -1.162 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.273      ;
; -1.162 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.273      ;
; -1.162 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.273      ;
; -1.162 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.273      ;
; -1.162 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.273      ;
; -1.162 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.273      ;
; -1.162 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.180      ; 2.273      ;
; -1.146 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.185      ; 2.361      ;
; -1.132 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.185      ; 2.347      ;
; -1.100 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.185      ; 2.315      ;
; -1.089 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 2.017      ;
; -1.069 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 1.997      ;
; -1.061 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.185      ; 2.276      ;
; -1.052 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 1.980      ;
; -1.042 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 1.970      ;
; -1.033 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 1.961      ;
; -1.028 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.071     ; 1.956      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                    ; Launch Clock                                                                   ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.355 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut             ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.064     ; 0.683      ;
; -0.327 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut             ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.064     ; 0.655      ;
; 29.566 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.071     ; 1.612      ;
; 29.691 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.071     ; 1.487      ;
; 29.881 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|edgeDetector:edge1|temp ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.071     ; 1.297      ;
; 30.155 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clockOutCounter[1]      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut             ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.072     ; 1.022      ;
; 30.314 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]         ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.071     ; 0.864      ;
; 30.494 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clockOutCounter[1]      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clockOutCounter[1] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.072     ; 0.683      ;
; 30.495 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]         ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.071     ; 0.683      ;
; 30.495 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]         ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.071     ; 0.683      ;
; 30.519 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData                ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.071     ; 0.659      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                    ; Launch Clock                                                                   ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.263 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut             ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 0.597      ;
; -0.248 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut             ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 0.612      ;
; 0.355  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData                ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]         ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.365  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clockOutCounter[1]      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clockOutCounter[1] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.366  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]         ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.553  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]         ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.795      ;
; 0.589  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clockOutCounter[1]      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut             ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.832      ;
; 0.873  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|edgeDetector:edge1|temp ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.115      ;
; 1.070  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.312      ;
; 1.133  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.375      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                      ; To Node                                                                                                                                                                                        ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.330 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.408      ; 0.939      ;
; 0.340 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.086      ; 0.597      ;
; 0.354 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[0]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[0]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.072      ; 0.597      ;
; 0.358 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.408      ; 0.967      ;
; 0.362 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.408      ; 0.971      ;
; 0.365 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[1]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[1]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.072      ; 0.608      ;
; 0.397 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe14a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.071      ; 0.639      ;
; 0.399 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.408      ; 1.008      ;
; 0.399 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe14a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.071      ; 0.641      ;
; 0.510 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe14a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.071      ; 0.752      ;
; 0.552 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe14a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.071      ; 0.794      ;
; 0.556 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[1]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[0]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.072      ; 0.799      ;
; 0.571 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|delayed_wrptr_g[2]                                          ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.070      ; 0.812      ;
; 0.591 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.084      ; 0.846      ;
; 0.593 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.408      ; 1.202      ;
; 0.593 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.084      ; 0.848      ;
; 0.596 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.086      ; 0.853      ;
; 0.609 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk                                                                                                                     ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk                                                                                                                     ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 2.583      ; 3.596      ;
; 0.613 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.086      ; 0.870      ;
; 0.615 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.086      ; 0.872      ;
; 0.622 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.086      ; 0.879      ;
; 0.627 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.086      ; 0.884      ;
; 0.629 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.086      ; 0.886      ;
; 0.720 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|delayed_wrptr_g[3]                                          ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.070      ; 0.961      ;
; 0.767 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|delayed_wrptr_g[1]                                          ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.069      ; 1.007      ;
; 0.829 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.086      ; 1.086      ;
; 0.832 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.086      ; 1.089      ;
; 0.843 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|delayed_wrptr_g[0]                                          ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.069      ; 1.083      ;
; 0.878 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.084      ; 1.133      ;
; 0.878 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.084      ; 1.133      ;
; 0.897 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.084      ; 1.152      ;
; 0.924 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; -0.274     ; 0.821      ;
; 0.954 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.408      ; 1.563      ;
; 0.958 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.596      ;
; 0.960 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.086      ; 1.217      ;
; 0.962 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.600      ;
; 0.963 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; -0.310     ; 0.824      ;
; 0.977 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.084      ; 1.232      ;
; 0.997 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.635      ;
; 1.001 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.639      ;
; 1.006 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.644      ;
; 1.010 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.648      ;
; 1.030 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.408      ; 1.639      ;
; 1.038 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.676      ;
; 1.050 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.086      ; 1.307      ;
; 1.064 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.702      ;
; 1.065 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.703      ;
; 1.069 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; -0.310     ; 0.930      ;
; 1.079 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; -0.274     ; 0.976      ;
; 1.095 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; -0.310     ; 0.956      ;
; 1.108 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.746      ;
; 1.112 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.750      ;
; 1.126 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.086      ; 1.383      ;
; 1.138 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.086      ; 1.395      ;
; 1.144 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; -0.310     ; 1.005      ;
; 1.149 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.787      ;
; 1.175 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.813      ;
; 1.176 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.814      ;
; 1.178 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.122      ; 1.471      ;
; 1.179 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.122      ; 1.472      ;
; 1.179 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.122      ; 1.472      ;
; 1.205 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.843      ;
; 1.209 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.847      ;
; 1.229 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.867      ;
; 1.231 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.869      ;
; 1.233 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.871      ;
; 1.235 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.873      ;
; 1.246 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.884      ;
; 1.246 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.884      ;
; 1.250 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.888      ;
; 1.252 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.890      ;
; 1.260 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.898      ;
; 1.268 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; -0.274     ; 1.165      ;
; 1.272 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.910      ;
; 1.273 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.911      ;
; 1.274 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.122      ; 1.567      ;
; 1.275 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.122      ; 1.568      ;
; 1.275 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.122      ; 1.568      ;
; 1.276 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk                                                                                                                     ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk                                                                                                                     ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; -0.500       ; 2.583      ; 3.763      ;
; 1.276 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.914      ;
; 1.277 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.915      ;
; 1.296 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.934      ;
; 1.297 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.935      ;
; 1.299 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.122      ; 1.592      ;
; 1.299 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.122      ; 1.592      ;
; 1.300 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.122      ; 1.593      ;
; 1.313 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.951      ;
; 1.324 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.962      ;
; 1.325 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 1.963      ;
; 1.390 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg          ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.408      ; 1.999      ;
; 1.450 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.086      ; 1.707      ;
; 1.477 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.429      ; 2.077      ;
; 1.477 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.429      ; 2.077      ;
; 1.477 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.429      ; 2.077      ;
; 1.501 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.467      ; 2.139      ;
; 1.501 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg          ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.408      ; 2.110      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                      ; To Node                                                                                                                                                                                        ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.398 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe11a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 0.640      ;
; 0.422 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.322      ; 0.945      ;
; 0.521 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 0.763      ;
; 0.523 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 0.765      ;
; 0.535 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 0.777      ;
; 0.548 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 0.790      ;
; 0.562 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe11a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.070      ; 0.803      ;
; 0.574 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 0.816      ;
; 0.579 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 0.821      ;
; 0.580 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 0.822      ;
; 0.597 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 0.839      ;
; 0.600 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 0.842      ;
; 0.616 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 0.858      ;
; 0.624 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 0.866      ;
; 0.628 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 0.870      ;
; 0.637 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 0.879      ;
; 0.679 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 0.921      ;
; 0.710 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe11a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.070      ; 0.951      ;
; 0.724 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 0.966      ;
; 0.842 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.084      ;
; 0.847 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.089      ;
; 0.869 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.322      ; 1.392      ;
; 0.902 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.322      ; 1.425      ;
; 0.922 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.322      ; 1.445      ;
; 0.923 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.165      ;
; 0.931 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.173      ;
; 0.931 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.173      ;
; 0.936 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.178      ;
; 0.941 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.183      ;
; 0.971 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe11a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.213      ;
; 0.989 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.231      ;
; 0.991 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.233      ;
; 0.994 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.236      ;
; 1.034 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.276      ;
; 1.039 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.281      ;
; 1.179 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.421      ;
; 1.196 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.438      ;
; 1.241 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.483      ;
; 1.241 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.483      ;
; 1.246 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.488      ;
; 1.246 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.488      ;
; 1.248 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.490      ;
; 1.253 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.495      ;
; 1.280 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.522      ;
; 1.285 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 1.770      ;
; 1.285 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 1.770      ;
; 1.285 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 1.770      ;
; 1.285 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 1.770      ;
; 1.285 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 1.770      ;
; 1.285 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 1.770      ;
; 1.285 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 1.770      ;
; 1.285 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 1.770      ;
; 1.286 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.528      ;
; 1.291 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.533      ;
; 1.296 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.322      ; 1.819      ;
; 1.325 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.567      ;
; 1.330 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 1.815      ;
; 1.330 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 1.815      ;
; 1.330 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 1.815      ;
; 1.330 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 1.815      ;
; 1.330 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 1.815      ;
; 1.330 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 1.815      ;
; 1.330 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 1.815      ;
; 1.330 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 1.815      ;
; 1.341 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.322      ; 1.864      ;
; 1.493 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.735      ;
; 1.493 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.735      ;
; 1.498 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.740      ;
; 1.498 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.740      ;
; 1.531 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.773      ;
; 1.532 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.774      ;
; 1.536 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 2.021      ;
; 1.536 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 2.021      ;
; 1.536 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 2.021      ;
; 1.536 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 2.021      ;
; 1.536 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 2.021      ;
; 1.536 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 2.021      ;
; 1.536 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 2.021      ;
; 1.536 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 2.021      ;
; 1.537 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 2.022      ;
; 1.537 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 2.022      ;
; 1.537 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 2.022      ;
; 1.537 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 2.022      ;
; 1.537 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 2.022      ;
; 1.537 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 2.022      ;
; 1.537 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 2.022      ;
; 1.537 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 2.022      ;
; 1.542 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.784      ;
; 1.547 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.322      ; 2.070      ;
; 1.548 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.322      ; 2.071      ;
; 1.566 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.808      ;
; 1.566 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.808      ;
; 1.566 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.808      ;
; 1.566 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.808      ;
; 1.566 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.071      ; 1.808      ;
; 1.576 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.317      ; 2.061      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                            ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 28.981 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|edgeDetector:edge1|temp ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.071     ; 2.197      ;
; 28.981 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|edgeDetector:edge1|temp ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.071     ; 2.197      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                            ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 1.817 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|edgeDetector:edge1|temp ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.059      ;
; 1.817 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|edgeDetector:edge1|temp ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.059      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                      ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; -1.685 ; -7.656        ;
; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; -0.348 ; -5.302        ;
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; -0.323 ; -0.323        ;
+--------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                       ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; -0.013 ; -0.013        ;
; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.154  ; 0.000         ;
; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; 0.182  ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                               ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 30.007 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                               ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.928 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                        ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; -1.000 ; -33.000       ;
; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; -1.000 ; -26.000       ;
; CLOCK3_50                                                                      ; 9.405  ; 0.000         ;
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; 15.399 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                      ; To Node                                                                                                                                                                                     ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -1.685 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData                                                                                                               ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.250        ; 1.677      ; 3.531      ;
; -0.520 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.126      ; 1.655      ;
; -0.520 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.126      ; 1.655      ;
; -0.519 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.128      ; 1.656      ;
; -0.506 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.126      ; 1.641      ;
; -0.506 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.126      ; 1.641      ;
; -0.505 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.128      ; 1.642      ;
; -0.476 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[1]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk                                                                                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.045     ; 1.418      ;
; -0.392 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[0]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk                                                                                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.045     ; 1.334      ;
; -0.364 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.126      ; 1.499      ;
; -0.364 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.126      ; 1.499      ;
; -0.363 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.128      ; 1.500      ;
; -0.356 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.299      ;
; -0.356 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.299      ;
; -0.356 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.299      ;
; -0.356 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.299      ;
; -0.356 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.299      ;
; -0.356 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.299      ;
; -0.356 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.299      ;
; -0.342 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.285      ;
; -0.342 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.285      ;
; -0.342 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.285      ;
; -0.342 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.285      ;
; -0.342 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.285      ;
; -0.342 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.285      ;
; -0.342 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.285      ;
; -0.335 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.126      ; 1.470      ;
; -0.335 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.126      ; 1.470      ;
; -0.335 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.126      ; 1.470      ;
; -0.335 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.126      ; 1.470      ;
; -0.334 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.128      ; 1.471      ;
; -0.334 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.128      ; 1.471      ;
; -0.323 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.128      ; 1.460      ;
; -0.322 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.126      ; 1.457      ;
; -0.322 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.126      ; 1.457      ;
; -0.301 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.161      ; 1.449      ;
; -0.301 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.161      ; 1.449      ;
; -0.301 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.161      ; 1.449      ;
; -0.288 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.028     ; 1.247      ;
; -0.287 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.161      ; 1.435      ;
; -0.287 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.161      ; 1.435      ;
; -0.287 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.161      ; 1.435      ;
; -0.284 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.028     ; 1.243      ;
; -0.260 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.126      ; 1.395      ;
; -0.260 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.126      ; 1.395      ;
; -0.259 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.128      ; 1.396      ;
; -0.248 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.028     ; 1.207      ;
; -0.244 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.028     ; 1.203      ;
; -0.200 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.143      ;
; -0.200 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.143      ;
; -0.200 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.143      ;
; -0.200 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.143      ;
; -0.200 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.143      ;
; -0.200 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.143      ;
; -0.200 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.143      ;
; -0.187 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.126      ; 1.322      ;
; -0.187 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_we_reg       ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.126      ; 1.322      ;
; -0.186 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_datain_reg0  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.128      ; 1.323      ;
; -0.182 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.185      ; 1.354      ;
; -0.174 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.117      ;
; -0.174 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.117      ;
; -0.174 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.117      ;
; -0.174 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.117      ;
; -0.174 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.117      ;
; -0.174 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.117      ;
; -0.174 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.117      ;
; -0.174 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.117      ;
; -0.174 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.117      ;
; -0.174 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.117      ;
; -0.174 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.117      ;
; -0.174 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.117      ;
; -0.174 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.117      ;
; -0.174 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.117      ;
; -0.171 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.114      ;
; -0.171 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.114      ;
; -0.171 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.114      ;
; -0.171 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.114      ;
; -0.171 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.114      ;
; -0.171 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.114      ;
; -0.171 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.044     ; 1.114      ;
; -0.168 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.185      ; 1.340      ;
; -0.162 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.185      ; 1.334      ;
; -0.148 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.185      ; 1.320      ;
; -0.145 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.161      ; 1.293      ;
; -0.145 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.161      ; 1.293      ;
; -0.145 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.161      ; 1.293      ;
; -0.144 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.185      ; 1.316      ;
; -0.141 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.028     ; 1.100      ;
; -0.137 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.028     ; 1.096      ;
; -0.130 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.185      ; 1.302      ;
; -0.123 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.028     ; 1.082      ;
; -0.123 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.028     ; 1.082      ;
; -0.123 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.028     ; 1.082      ;
; -0.116 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.161      ; 1.264      ;
; -0.116 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.161      ; 1.264      ;
; -0.116 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.161      ; 1.264      ;
; -0.116 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.161      ; 1.264      ;
; -0.116 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.161      ; 1.264      ;
; -0.116 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; 0.161      ; 1.264      ;
; -0.101 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 1.000        ; -0.053     ; 1.035      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                      ; To Node                                                                                                                                                                                     ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.348 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.294      ;
; -0.348 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.294      ;
; -0.348 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.294      ;
; -0.348 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.294      ;
; -0.348 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.294      ;
; -0.344 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.400      ;
; -0.344 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.400      ;
; -0.344 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.400      ;
; -0.344 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.400      ;
; -0.344 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.400      ;
; -0.344 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.400      ;
; -0.344 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.400      ;
; -0.344 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.400      ;
; -0.341 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.287      ;
; -0.341 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.287      ;
; -0.341 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.287      ;
; -0.341 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.287      ;
; -0.341 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.287      ;
; -0.337 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.393      ;
; -0.337 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.393      ;
; -0.337 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.393      ;
; -0.337 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.393      ;
; -0.337 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.393      ;
; -0.337 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.393      ;
; -0.337 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.393      ;
; -0.337 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.393      ;
; -0.328 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.438      ;
; -0.321 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.431      ;
; -0.314 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.021     ; 1.248      ;
; -0.290 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.236      ;
; -0.283 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.229      ;
; -0.195 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.141      ;
; -0.195 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.141      ;
; -0.195 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.141      ;
; -0.195 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.141      ;
; -0.195 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.141      ;
; -0.191 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.247      ;
; -0.191 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.247      ;
; -0.191 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.247      ;
; -0.191 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.247      ;
; -0.191 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.247      ;
; -0.191 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.247      ;
; -0.191 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.247      ;
; -0.191 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.247      ;
; -0.179 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.125      ;
; -0.179 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.125      ;
; -0.179 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.125      ;
; -0.179 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.125      ;
; -0.179 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.125      ;
; -0.175 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.231      ;
; -0.175 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.231      ;
; -0.175 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.231      ;
; -0.175 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.231      ;
; -0.175 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.231      ;
; -0.175 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.231      ;
; -0.175 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.231      ;
; -0.175 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.231      ;
; -0.175 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.285      ;
; -0.169 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.115      ;
; -0.169 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.115      ;
; -0.169 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.115      ;
; -0.169 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.115      ;
; -0.169 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.115      ;
; -0.169 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.115      ;
; -0.169 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.115      ;
; -0.169 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.115      ;
; -0.169 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.115      ;
; -0.169 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                               ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.115      ;
; -0.165 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.221      ;
; -0.165 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.221      ;
; -0.165 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.221      ;
; -0.165 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.221      ;
; -0.165 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.221      ;
; -0.165 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.221      ;
; -0.165 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.221      ;
; -0.165 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.221      ;
; -0.165 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.221      ;
; -0.165 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.221      ;
; -0.165 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.221      ;
; -0.165 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.221      ;
; -0.165 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.221      ;
; -0.165 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.221      ;
; -0.165 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.221      ;
; -0.165 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                          ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.221      ;
; -0.159 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.269      ;
; -0.149 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.259      ;
; -0.149 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; 0.101      ; 1.259      ;
; -0.137 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.083      ;
; -0.121 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.067      ;
; -0.111 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.057      ;
; -0.111 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.057      ;
; -0.098 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.044      ;
; -0.094 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                   ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 1.000        ; -0.041     ; 1.040      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                    ; Launch Clock                                                                   ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.323 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut             ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.236     ; 0.359      ;
; -0.314 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut             ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.250        ; -0.236     ; 0.350      ;
; 30.341 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.040     ; 0.856      ;
; 30.418 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.040     ; 0.779      ;
; 30.508 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|edgeDetector:edge1|temp ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.040     ; 0.689      ;
; 30.653 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clockOutCounter[1]      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut             ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.042     ; 0.542      ;
; 30.736 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]         ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.040     ; 0.461      ;
; 30.836 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clockOutCounter[1]      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clockOutCounter[1] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.042     ; 0.359      ;
; 30.838 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]         ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.040     ; 0.359      ;
; 30.838 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]         ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.040     ; 0.359      ;
; 30.847 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData                ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.040     ; 0.350      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                    ; Launch Clock                                                                   ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.013 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut             ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 0.307      ;
; -0.006 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut             ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 0.314      ;
; 0.183  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData                ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]         ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clockOutCounter[1]      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clockOutCounter[1] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.190  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]         ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.262  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]         ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.386      ;
; 0.292  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clockOutCounter[1]      ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut             ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.437  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|edgeDetector:edge1|temp ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.561      ;
; 0.545  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.669      ;
; 0.566  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0]              ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|syncData           ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.690      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                      ; To Node                                                                                                                                                                                        ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.154 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.216      ; 0.474      ;
; 0.164 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.216      ; 0.484      ;
; 0.169 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.216      ; 0.489      ;
; 0.170 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.053      ; 0.307      ;
; 0.178 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[0]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[0]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.045      ; 0.307      ;
; 0.185 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[1]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[1]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe14a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.044      ; 0.314      ;
; 0.188 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.216      ; 0.508      ;
; 0.188 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe14a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.044      ; 0.316      ;
; 0.247 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe14a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.044      ; 0.375      ;
; 0.262 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe14a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.044      ; 0.390      ;
; 0.263 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[1]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clkC[0]                                                                                                                 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.045      ; 0.392      ;
; 0.268 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|delayed_wrptr_g[2]                                          ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.043      ; 0.395      ;
; 0.270 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk                                                                                                                     ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk                                                                                                                     ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 1.580      ; 2.059      ;
; 0.290 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.052      ; 0.426      ;
; 0.291 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.052      ; 0.427      ;
; 0.292 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.216      ; 0.612      ;
; 0.294 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.053      ; 0.431      ;
; 0.305 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.053      ; 0.442      ;
; 0.306 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.053      ; 0.443      ;
; 0.307 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.053      ; 0.444      ;
; 0.309 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.053      ; 0.446      ;
; 0.309 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.053      ; 0.446      ;
; 0.338 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|delayed_wrptr_g[3]                                          ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.043      ; 0.465      ;
; 0.381 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|delayed_wrptr_g[1]                                          ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.041      ; 0.506      ;
; 0.406 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.053      ; 0.543      ;
; 0.410 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.053      ; 0.547      ;
; 0.413 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|delayed_wrptr_g[0]                                          ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.041      ; 0.538      ;
; 0.439 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.052      ; 0.575      ;
; 0.440 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.052      ; 0.576      ;
; 0.448 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.052      ; 0.584      ;
; 0.454 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.820      ;
; 0.458 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.824      ;
; 0.467 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.833      ;
; 0.470 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.836      ;
; 0.474 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.840      ;
; 0.475 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.841      ;
; 0.476 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.216      ; 0.796      ;
; 0.478 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.053      ; 0.615      ;
; 0.479 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.845      ;
; 0.481 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; -0.161     ; 0.404      ;
; 0.501 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; -0.185     ; 0.400      ;
; 0.503 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.869      ;
; 0.503 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.869      ;
; 0.503 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.052      ; 0.639      ;
; 0.505 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~porta_address_reg0    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.216      ; 0.825      ;
; 0.524 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.053      ; 0.661      ;
; 0.526 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.892      ;
; 0.529 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.895      ;
; 0.533 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.899      ;
; 0.544 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; -0.161     ; 0.467      ;
; 0.551 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; -0.185     ; 0.450      ;
; 0.557 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.923      ;
; 0.560 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.926      ;
; 0.561 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; -0.185     ; 0.460      ;
; 0.562 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.928      ;
; 0.562 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[6]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.928      ;
; 0.564 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.930      ;
; 0.565 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.053      ; 0.702      ;
; 0.566 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.932      ;
; 0.569 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.935      ;
; 0.572 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.938      ;
; 0.573 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.939      ;
; 0.573 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.939      ;
; 0.574 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.053      ; 0.711      ;
; 0.576 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.942      ;
; 0.582 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[3]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.948      ;
; 0.586 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.952      ;
; 0.588 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.077      ; 0.749      ;
; 0.588 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.077      ; 0.749      ;
; 0.588 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.077      ; 0.749      ;
; 0.593 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.959      ;
; 0.593 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.959      ;
; 0.594 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.960      ;
; 0.602 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[2]                    ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; -0.185     ; 0.501      ;
; 0.602 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.968      ;
; 0.602 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.968      ;
; 0.605 ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk                                                                                                                     ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk                                                                                                                     ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; -0.500       ; 1.580      ; 1.894      ;
; 0.609 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.975      ;
; 0.609 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.975      ;
; 0.630 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.996      ;
; 0.630 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[4]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 0.996      ;
; 0.639 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; -0.161     ; 0.562      ;
; 0.641 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.077      ; 0.802      ;
; 0.641 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.077      ; 0.802      ;
; 0.641 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.077      ; 0.802      ;
; 0.680 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.077      ; 0.841      ;
; 0.680 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[0]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.077      ; 0.841      ;
; 0.681 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.077      ; 0.842      ;
; 0.691 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 1.057      ;
; 0.694 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.053      ; 0.831      ;
; 0.701 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|counter8a[1]                    ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 1.067      ;
; 0.718 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.257      ; 1.059      ;
; 0.718 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.257      ; 1.059      ;
; 0.718 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|wrptr_g[5]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.257      ; 1.059      ;
; 0.727 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_d9l:ws_dgrp|dffpipe_uu8:dffpipe13|dffe15a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_h5c:wrptr_g1p|parity7                         ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0.000        ; 0.282      ; 1.093      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                      ; To Node                                                                                                                                                                                        ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.182      ; 0.475      ;
; 0.190 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe11a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.315      ;
; 0.258 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.383      ;
; 0.263 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe11a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.389      ;
; 0.271 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.396      ;
; 0.272 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.397      ;
; 0.276 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.401      ;
; 0.278 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.403      ;
; 0.279 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.404      ;
; 0.300 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.426      ;
; 0.309 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.434      ;
; 0.315 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.440      ;
; 0.319 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.444      ;
; 0.320 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.445      ;
; 0.329 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe11a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.040      ; 0.453      ;
; 0.342 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.467      ;
; 0.360 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.485      ;
; 0.417 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.542      ;
; 0.421 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.182      ; 0.707      ;
; 0.422 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.547      ;
; 0.454 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe11a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.579      ;
; 0.462 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.587      ;
; 0.471 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.596      ;
; 0.474 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.182      ; 0.760      ;
; 0.475 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.600      ;
; 0.481 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.606      ;
; 0.483 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.182      ; 0.769      ;
; 0.486 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.611      ;
; 0.493 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.618      ;
; 0.496 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.621      ;
; 0.501 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.626      ;
; 0.514 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.639      ;
; 0.519 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.644      ;
; 0.595 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.720      ;
; 0.605 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a0                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.730      ;
; 0.616 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.741      ;
; 0.621 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.746      ;
; 0.625 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.750      ;
; 0.628 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.753      ;
; 0.630 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.755      ;
; 0.633 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.758      ;
; 0.646 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.771      ;
; 0.646 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.771      ;
; 0.651 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.776      ;
; 0.664 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.789      ;
; 0.692 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 0.963      ;
; 0.692 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 0.963      ;
; 0.692 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 0.963      ;
; 0.692 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 0.963      ;
; 0.692 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 0.963      ;
; 0.692 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 0.963      ;
; 0.692 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 0.963      ;
; 0.692 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 0.963      ;
; 0.706 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 0.977      ;
; 0.706 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 0.977      ;
; 0.706 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 0.977      ;
; 0.706 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 0.977      ;
; 0.706 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 0.977      ;
; 0.706 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 0.977      ;
; 0.706 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 0.977      ;
; 0.706 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 0.977      ;
; 0.711 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.182      ; 0.997      ;
; 0.729 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|ram_block9a0~portb_address_reg0    ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.182      ; 1.015      ;
; 0.748 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.873      ;
; 0.753 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.878      ;
; 0.758 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a2                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.883      ;
; 0.763 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[0] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a3                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.888      ;
; 0.766 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.891      ;
; 0.769 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[1] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.894      ;
; 0.775 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.900      ;
; 0.787 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|counter5a1                      ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.912      ;
; 0.798 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.923      ;
; 0.798 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.923      ;
; 0.798 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.923      ;
; 0.798 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.923      ;
; 0.798 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[3] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.923      ;
; 0.803 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 1.074      ;
; 0.803 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 1.074      ;
; 0.803 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 1.074      ;
; 0.803 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 1.074      ;
; 0.803 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 1.074      ;
; 0.803 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[5]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 1.074      ;
; 0.803 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[6]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 1.074      ;
; 0.803 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe10|dffe12a[2] ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[7]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 1.074      ;
; 0.816 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.941      ;
; 0.816 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|a_graycounter_mn6:rdptr_g1p|parity6                         ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.941      ;
; 0.816 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[0]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.941      ;
; 0.816 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[1]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.941      ;
; 0.816 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[2]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.041      ; 0.941      ;
; 0.825 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[0]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 1.096      ;
; 0.825 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[1]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 1.096      ;
; 0.825 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[2]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 1.096      ;
; 0.825 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[3]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 1.096      ;
; 0.825 ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|rdptr_g[3]                                                  ; serialToParallel:inst_serialToParallel|fifo:inst_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgf1:auto_generated|altsyncram_ss01:fifo_ram|q_b[4]                             ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk ; 0.000        ; 0.181      ; 1.096      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                            ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 30.007 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|edgeDetector:edge1|temp ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.040     ; 1.190      ;
; 30.007 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|edgeDetector:edge1|temp ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 31.250       ; -0.040     ; 1.190      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                            ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.928 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|edgeDetector:edge1|temp ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[0] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.052      ;
; 0.928 ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|edgeDetector:edge1|temp ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|counter[1] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.052      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                           ;
+---------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                                           ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                ; -3.543  ; -0.263 ; 28.767   ; 0.928   ; -2.693              ;
;  CLOCK3_50                                                                      ; N/A     ; N/A    ; N/A      ; N/A     ; 9.405               ;
;  inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; -0.545  ; -0.263 ; 28.767   ; 0.928   ; 15.328              ;
;  serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; -2.212  ; 0.182  ; N/A      ; N/A     ; -2.693              ;
;  serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; -3.543  ; 0.154  ; N/A      ; N/A     ; -2.693              ;
; Design-wide TNS                                                                 ; -70.207 ; -0.263 ; 0.0      ; 0.0     ; -92.711             ;
;  CLOCK3_50                                                                      ; N/A     ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; -0.545  ; -0.263 ; 0.000    ; 0.000   ; 0.000               ;
;  serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; -34.007 ; 0.000  ; N/A      ; N/A     ; -46.082             ;
;  serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; -35.655 ; 0.000  ; N/A      ; N/A     ; -46.629             ;
+---------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; 9        ; 0        ; 0        ; 0        ;
; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; 1        ; 1        ; 0        ; 0        ;
; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; 181      ; 0        ; 0        ; 0        ;
; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; 0        ; 4        ; 0        ; 0        ;
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0        ; 0        ; 1        ; 0        ;
; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0        ; 0        ; 5        ; 1        ;
; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0        ; 0        ; 0        ; 218      ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; 9        ; 0        ; 0        ; 0        ;
; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; 1        ; 1        ; 0        ; 0        ;
; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; 181      ; 0        ; 0        ; 0        ;
; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; 0        ; 4        ; 0        ; 0        ;
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0        ; 0        ; 1        ; 0        ;
; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0        ; 0        ; 5        ; 1        ;
; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; 0        ; 0        ; 0        ; 218      ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                  ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                   ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                      ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                         ; Clock                                                                          ; Type      ; Status      ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------+-------------+
; CLOCK3_50                                                                      ; CLOCK3_50                                                                      ; Base      ; Constrained ;
; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]     ; Generated ; Constrained ;
; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk     ; Base      ; Constrained ;
; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut ; Base      ; Constrained ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon May 22 12:37:49 2017
Info: Command: quartus_sta serialToParallel -c serialToParallel
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hgf1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_uu8:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_tu8:dffpipe10|dffe11a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'serialToParallel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK3_50 CLOCK3_50
    Info (332110): create_generated_clock -source {inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name {inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]} {inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk
    Info (332105): create_clock -period 1.000 -name serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.529
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.529             -35.655 serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut 
    Info (332119):    -2.212             -34.007 serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk 
    Info (332119):    -0.545              -0.545 inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.155              -0.155 inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.333               0.000 serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut 
    Info (332119):     0.404               0.000 serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk 
Info (332146): Worst-case recovery slack is 28.767
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    28.767               0.000 inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.005
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.005               0.000 inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -2.693
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.693             -46.629 serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut 
    Info (332119):    -2.693             -46.082 serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk 
    Info (332119):     9.818               0.000 CLOCK3_50 
    Info (332119):    15.328               0.000 inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.543
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.543             -30.697 serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut 
    Info (332119):    -1.904             -28.819 serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk 
    Info (332119):    -0.355              -0.355 inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.263
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.263              -0.263 inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.330               0.000 serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut 
    Info (332119):     0.355               0.000 serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk 
Info (332146): Worst-case recovery slack is 28.981
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    28.981               0.000 inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.817
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.817               0.000 inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -2.649
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.649             -46.497 serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut 
    Info (332119):    -2.649             -45.686 serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk 
    Info (332119):     9.803               0.000 CLOCK3_50 
    Info (332119):    15.329               0.000 inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.685
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.685              -7.656 serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut 
    Info (332119):    -0.348              -5.302 serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk 
    Info (332119):    -0.323              -0.323 inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.013              -0.013 inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.154               0.000 serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut 
    Info (332119):     0.182               0.000 serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk 
Info (332146): Worst-case recovery slack is 30.007
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    30.007               0.000 inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.928
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.928               0.000 inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -33.000 serialToParallel:inst_serialToParallel|clockRecovery:inst_clockRecovery|clkOut 
    Info (332119):    -1.000             -26.000 serialToParallel:inst_serialToParallel|clockDivider8:inst_clockDivider|clk 
    Info (332119):     9.405               0.000 CLOCK3_50 
    Info (332119):    15.399               0.000 inst_serialToParallel|inst_Pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 667 megabytes
    Info: Processing ended: Mon May 22 12:37:51 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


