// Seed: 3584016257
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_12, id_13;
  for (id_14 = id_10; id_14; id_13 = -1) parameter id_15 = 1;
  task id_16;
    ;
    output id_17;
  endtask
  wire id_18;
  assign id_16 = "";
endmodule
module module_1 #(
    parameter id_0 = 32'd42
) (
    input wor _id_0
    , id_2
);
  logic id_3[-1 : id_0];
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2
  );
endmodule
