arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	crit_path_total_internal_heap_pushes	crit_path_total_internal_heap_pops	crit_path_total_external_heap_pushes	crit_path_total_external_heap_pops	crit_path_total_external_SOURCE_pushes	crit_path_total_external_SOURCE_pops	crit_path_total_internal_SOURCE_pushes	crit_path_total_internal_SOURCE_pops	crit_path_total_external_SINK_pushes	crit_path_total_external_SINK_pops	crit_path_total_internal_SINK_pushes	crit_path_total_internal_SINK_pops	crit_path_total_external_IPIN_pushes	crit_path_total_external_IPIN_pops	crit_path_total_internal_IPIN_pushes	crit_path_total_internal_IPIN_pops	crit_path_total_external_OPIN_pushes	crit_path_total_external_OPIN_pops	crit_path_total_internal_OPIN_pushes	crit_path_total_internal_OPIN_pops	crit_path_total_external_CHANX_pushes	crit_path_total_external_CHANX_pops	crit_path_total_internal_CHANX_pushes	crit_path_total_internal_CHANX_pops	crit_path_total_external_CHANY_pushes	crit_path_total_external_CHANY_pops	crit_path_total_internal_CHANY_pushes	crit_path_total_internal_CHANY_pops	crit_path_rt_node_SOURCE_pushes	crit_path_rt_node_SINK_pushes	crit_path_rt_node_IPIN_pushes	crit_path_rt_node_OPIN_pushes	crit_path_rt_node_CHANX_pushes	crit_path_rt_node_CHANY_pushes	crit_path_adding_all_rt	crit_path_adding_high_fanout_rt	crit_path_total_number_of_adding_all_rt_from_calling_high_fanout_rt	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
k6_frac_N10_mem32K_40nm.xml	multiclock_output_and_latch.v	common	11.99	vpr	255.45 MiB		0.11	36912	-1	-1	1	0.05	-1	-1	34700	-1	-1	2	6	0	0	success	v8.0.0-7653-g7c8f300-dirty	release VTR_ASSERT_LEVEL=3 sanitizers	GNU 9.4.0 on Linux-4.13.1-041301-generic x86_64	2023-04-21T14:13:39	agent-1	/home/mahmo494/RL_experiment/vtr-verilog-to-routing/vtr_flow/tasks	261584	6	1	13	14	2	8	9	4	4	16	clb	auto	101.0 MiB	0.11	13	244.4 MiB	0.04	0.00	0.875884	-3.21653	-0.875884	0.545	0.47	0.000264546	0.000241337	0.00754986	0.00454282	20	15	7	107788	107788	10441.3	652.579	0.66	0.0136677	0.00891098	742	1670	-1	15	14	32	32	476	268	0	0	476	268	32	32	0	0	45	42	0	0	51	45	0	0	32	32	0	0	205	79	0	0	111	38	0	0	32	0	0	0	0	0	32	0	0	1.31811	0.545	-4.12048	-1.31811	0	0	13748.8	859.301	0.01	0.04	0.18	-1	-1	0.01	0.00722654	0.00593545	
k6_frac_N10_mem32K_40nm.xml	multiclock_reader_writer.v	common	12.96	vpr	261.56 MiB		0.15	45980	-1	-1	1	0.06	-1	-1	34932	-1	-1	2	3	0	0	success	v8.0.0-7653-g7c8f300-dirty	release VTR_ASSERT_LEVEL=3 sanitizers	GNU 9.4.0 on Linux-4.13.1-041301-generic x86_64	2023-04-21T14:13:39	agent-1	/home/mahmo494/RL_experiment/vtr-verilog-to-routing/vtr_flow/tasks	267836	3	1	25	26	2	8	6	4	4	16	clb	auto	106.4 MiB	0.87	17	249.9 MiB	0.03	0.00	0.571	-8.64803	-0.571	0.557849	0.47	0.000543454	0.000488368	0.00346482	0.00253954	20	19	1	107788	107788	10441.3	652.579	0.67	0.0113116	0.00855232	742	1670	-1	15	1	6	6	63	36	0	0	63	36	6	6	0	0	9	6	0	0	9	9	0	0	6	6	0	0	18	3	0	0	15	6	0	0	6	0	0	0	0	0	6	0	0	0.571	0.557849	-8.82275	-0.571	0	0	13748.8	859.301	0.01	0.04	0.17	-1	-1	0.01	0.00501901	0.00409753	
k6_frac_N10_mem32K_40nm.xml	multiclock_separate_and_latch.v	common	11.88	vpr	254.22 MiB		0.15	35980	-1	-1	1	0.00	-1	-1	32420	-1	-1	2	6	0	0	success	v8.0.0-7653-g7c8f300-dirty	release VTR_ASSERT_LEVEL=3 sanitizers	GNU 9.4.0 on Linux-4.13.1-041301-generic x86_64	2023-04-21T14:13:39	agent-1	/home/mahmo494/RL_experiment/vtr-verilog-to-routing/vtr_flow/tasks	260320	6	2	10	12	2	8	10	4	4	16	clb	auto	100.4 MiB	0.06	12	243.6 MiB	0.03	0.00	0.544641	-1.83465	-0.544641	nan	0.47	0.000504445	0.000240584	0.00477542	0.00228264	20	21	1	107788	107788	10441.3	652.579	0.64	0.00804976	0.00416003	742	1670	-1	19	1	6	6	148	96	0	0	148	96	6	6	0	0	18	16	0	0	18	18	0	0	6	6	0	0	53	27	0	0	47	23	0	0	6	0	0	0	0	0	6	0	0	0.81248	nan	-2.54321	-0.81248	0	0	13748.8	859.301	0.01	0.02	0.18	-1	-1	0.01	0.00215701	0.00121245	
