<profile>

<section name = "Vivado HLS Report for 'kernel_matrix'" level="0">
<item name = "Date">Wed Jun 26 00:48:49 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">kernel_matrix_hardware_hls</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 10.235, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="Loop_LOOP_2_proc9_U0">Loop_LOOP_2_proc9, ?, ?, ?, ?, none</column>
<column name="Loop_LOOP_6_proc_U0">Loop_LOOP_6_proc, ?, ?, ?, ?, none</column>
<column name="Loop_LOOP_1_proc10_U0">Loop_LOOP_1_proc10, 786, 786, 786, 786, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 32</column>
<column name="FIFO">0, -, 15, 132</column>
<column name="Instance">256, 23, 31973, 49632</column>
<column name="Memory">10, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 36</column>
<column name="Register">-, -, 6, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">95, 10, 30, 93</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Loop_LOOP_1_proc10_U0">Loop_LOOP_1_proc10, 0, 0, 97, 187</column>
<column name="Loop_LOOP_2_proc9_U0">Loop_LOOP_2_proc9, 256, 23, 31533, 48894</column>
<column name="Loop_LOOP_6_proc_U0">Loop_LOOP_6_proc, 0, 0, 193, 319</column>
<column name="kernel_matrix_CONTROL_BUS_s_axi_U">kernel_matrix_CONTROL_BUS_s_axi, 0, 0, 150, 232</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="index_buf_U">kernel_matrix_indibs, 2, 0, 0, 784, 32, 2, 50176</column>
<column name="result_buf_U">kernel_matrix_resjbC, 8, 0, 0, 2500, 32, 2, 160000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="length_x_c_U">0, 5, 44, 3, 32, 96</column>
<column name="remaining_size_c_U">0, 5, 44, 2, 32, 64</column>
<column name="tile_size_c_U">0, 5, 44, 2, 32, 64</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Loop_LOOP_1_proc10_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="Loop_LOOP_2_proc9_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="Loop_LOOP_1_proc10_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_LOOP_2_proc9_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Loop_LOOP_1_proc10_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Loop_LOOP_2_proc9_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Loop_LOOP_1_proc10_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Loop_LOOP_2_proc9_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="ap_sync_reg_Loop_LOOP_1_proc10_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Loop_LOOP_2_proc9_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Loop_LOOP_1_proc10_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Loop_LOOP_2_proc9_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="ap_sync_reg_Loop_LOOP_1_proc10_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Loop_LOOP_2_proc9_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CONTROL_BUS_AWVALID">in, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_AWREADY">out, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_AWADDR">in, 6, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_WVALID">in, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_WREADY">out, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_WDATA">in, 32, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_WSTRB">in, 4, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_ARVALID">in, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_ARREADY">out, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_ARADDR">in, 6, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_RVALID">out, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_RREADY">in, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_RDATA">out, 32, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_RRESP">out, 2, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_BVALID">out, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_BREADY">in, 1, s_axi, CONTROL_BUS, pointer</column>
<column name="s_axi_CONTROL_BUS_BRESP">out, 2, s_axi, CONTROL_BUS, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel_matrix, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, kernel_matrix, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, kernel_matrix, return value</column>
<column name="kernel_in_stream_TDATA">in, 32, axis, kernel_in_stream_data_V, pointer</column>
<column name="kernel_in_stream_TKEEP">in, 4, axis, kernel_in_stream_keep_V, pointer</column>
<column name="kernel_in_stream_TSTRB">in, 4, axis, kernel_in_stream_strb_V, pointer</column>
<column name="kernel_in_stream_TUSER">in, 4, axis, kernel_in_stream_user_V, pointer</column>
<column name="kernel_in_stream_TLAST">in, 1, axis, kernel_in_stream_last_V, pointer</column>
<column name="kernel_in_stream_TID">in, 5, axis, kernel_in_stream_id_V, pointer</column>
<column name="kernel_in_stream_TDEST">in, 5, axis, kernel_in_stream_dest_V, pointer</column>
<column name="kernel_in_stream_TVALID">in, 1, axis, kernel_in_stream_dest_V, pointer</column>
<column name="kernel_in_stream_TREADY">out, 1, axis, kernel_in_stream_dest_V, pointer</column>
<column name="kernel_index_stream_TDATA">in, 32, axis, kernel_index_stream_data_V, pointer</column>
<column name="kernel_index_stream_TKEEP">in, 4, axis, kernel_index_stream_keep_V, pointer</column>
<column name="kernel_index_stream_TSTRB">in, 4, axis, kernel_index_stream_strb_V, pointer</column>
<column name="kernel_index_stream_TUSER">in, 4, axis, kernel_index_stream_user_V, pointer</column>
<column name="kernel_index_stream_TLAST">in, 1, axis, kernel_index_stream_last_V, pointer</column>
<column name="kernel_index_stream_TID">in, 5, axis, kernel_index_stream_id_V, pointer</column>
<column name="kernel_index_stream_TDEST">in, 5, axis, kernel_index_stream_dest_V, pointer</column>
<column name="kernel_index_stream_TVALID">in, 1, axis, kernel_index_stream_dest_V, pointer</column>
<column name="kernel_index_stream_TREADY">out, 1, axis, kernel_index_stream_dest_V, pointer</column>
<column name="kernel_out_stream_TDATA">out, 32, axis, kernel_out_stream_data_V, pointer</column>
<column name="kernel_out_stream_TKEEP">out, 4, axis, kernel_out_stream_keep_V, pointer</column>
<column name="kernel_out_stream_TSTRB">out, 4, axis, kernel_out_stream_strb_V, pointer</column>
<column name="kernel_out_stream_TUSER">out, 4, axis, kernel_out_stream_user_V, pointer</column>
<column name="kernel_out_stream_TLAST">out, 1, axis, kernel_out_stream_last_V, pointer</column>
<column name="kernel_out_stream_TID">out, 5, axis, kernel_out_stream_id_V, pointer</column>
<column name="kernel_out_stream_TDEST">out, 5, axis, kernel_out_stream_dest_V, pointer</column>
<column name="kernel_out_stream_TVALID">out, 1, axis, kernel_out_stream_dest_V, pointer</column>
<column name="kernel_out_stream_TREADY">in, 1, axis, kernel_out_stream_dest_V, pointer</column>
</table>
</item>
</section>
</profile>
