[CacheGeometry geo-l1i]
Sets = 256
Assoc = 1 
BlockSize = 64
Latency = 2
Policy = LRU
Ports = 2


[CacheGeometry geo-l1d]
Sets = 64 
Assoc = 4
BlockSize = 64 
Latency = 2
Policy = LRU
Ports = 2
EnablePrefetcher = t
PrefetcherType = STRIDE
PrefetcherGHBSize = 256
PrefetcherITSize = 64
PrefetcherLookupDepth = 2
Pf_degree = 2
Pf_distance = 2

[CacheGeometry geo-l2]
Sets = 2048 
Assoc = 8
BlockSize = 64
Latency = 20
Policy = LRU
Ports = 4 


[Module C0L1I]
Type = Cache
Geometry = geo-l1i
LowNetwork = net0 
LowNetworkNode = C0L1I 
LowModules = L2 

[Module C0L1D]
Type = Cache
Geometry = geo-l1d
LowNetwork = net0 
LowNetworkNode = C0L1D
LowModules = L2

[Module C1L1I]
Type = Cache
Geometry = geo-l1i
LowNetwork = net0
LowNetworkNode = C1L1I
LowModules = L2

[Module C1L1D]
Type = Cache
Geometry = geo-l1d
LowNetwork = net0
LowNetworkNode = C1L1D
LowModules = L2

[Module C2L1I]
Type = Cache
Geometry = geo-l1i
LowNetwork = net0
LowNetworkNode = C2L1I
LowModules = L2

[Module C2L1D]
Type = Cache
Geometry = geo-l1d
LowNetwork = net0
LowNetworkNode = C2L1D
LowModules = L2

[Module C3L1I]
Type = Cache
Geometry = geo-l1i
LowNetwork = net0
LowNetworkNode = C3L1I
LowModules = L2

[Module C3L1D]
Type = Cache
Geometry = geo-l1d
LowNetwork = net0
LowNetworkNode = C3L1D
LowModules = L2

[Module C4L1I]
Type = Cache
Geometry = geo-l1i
LowNetwork = net0 
LowNetworkNode = C4L1I 
LowModules = L2 

[Module C4L1D]
Type = Cache
Geometry = geo-l1d
LowNetwork = net0 
LowNetworkNode = C4L1D
LowModules = L2

[Module C5L1I]
Type = Cache
Geometry = geo-l1i
LowNetwork = net0
LowNetworkNode = C5L1I
LowModules = L2

[Module C5L1D]
Type = Cache
Geometry = geo-l1d
LowNetwork = net0
LowNetworkNode = C5L1D
LowModules = L2

[Module C6L1I]
Type = Cache
Geometry = geo-l1i
LowNetwork = net0
LowNetworkNode = C6L1I
LowModules = L2

[Module C6L1D]
Type = Cache
Geometry = geo-l1d
LowNetwork = net0
LowNetworkNode = C6L1D
LowModules = L2

[Module C7L1I]
Type = Cache
Geometry = geo-l1i
LowNetwork = net0
LowNetworkNode = C7L1I
LowModules = L2

[Module C7L1D]
Type = Cache
Geometry = geo-l1d
LowNetwork = net0
LowNetworkNode = C7L1D
LowModules = L2

[Module C8L1I]
Type = Cache
Geometry = geo-l1i
LowNetwork = net0 
LowNetworkNode = C8L1I 
LowModules = L2 

[Module C8L1D]
Type = Cache
Geometry = geo-l1d
LowNetwork = net0 
LowNetworkNode = C8L1D
LowModules = L2

[Module C9L1I]
Type = Cache
Geometry = geo-l1i
LowNetwork = net0
LowNetworkNode = C9L1I
LowModules = L2

[Module C9L1D]
Type = Cache
Geometry = geo-l1d
LowNetwork = net0
LowNetworkNode = C9L1D
LowModules = L2

[Module C10L1I]
Type = Cache
Geometry = geo-l1i
LowNetwork = net0
LowNetworkNode = C10L1I
LowModules = L2

[Module C10L1D]
Type = Cache
Geometry = geo-l1d
LowNetwork = net0
LowNetworkNode = C10L1D
LowModules = L2

[Module C11L1I]
Type = Cache
Geometry = geo-l1i
LowNetwork = net0
LowNetworkNode = C11L1I
LowModules = L2

[Module C11L1D]
Type = Cache
Geometry = geo-l1d
LowNetwork = net0
LowNetworkNode = C11L1D
LowModules = L2

[Module C12L1I]
Type = Cache
Geometry = geo-l1i
LowNetwork = net0 
LowNetworkNode = C12L1I 
LowModules = L2 

[Module C12L1D]
Type = Cache
Geometry = geo-l1d
LowNetwork = net0 
LowNetworkNode = C12L1D
LowModules = L2

[Module C13L1I]
Type = Cache
Geometry = geo-l1i
LowNetwork = net0
LowNetworkNode = C13L1I
LowModules = L2

[Module C13L1D]
Type = Cache
Geometry = geo-l1d
LowNetwork = net0
LowNetworkNode = C13L1D
LowModules = L2

[Module C14L1I]
Type = Cache
Geometry = geo-l1i
LowNetwork = net0
LowNetworkNode = C14L1I
LowModules = L2

[Module C14L1D]
Type = Cache
Geometry = geo-l1d
LowNetwork = net0
LowNetworkNode = C14L1D
LowModules = L2

[Module C15L1I]
Type = Cache
Geometry = geo-l1i
LowNetwork = net0
LowNetworkNode = C15L1I
LowModules = L2

[Module C15L1D]
Type = Cache
Geometry = geo-l1d
LowNetwork = net0
LowNetworkNode = C15L1D
LowModules = L2

[Module L2]
Type = Cache
Geometry = geo-l2
HighNetwork = net0 
HighNetworkNode = L2
LowNetwork = net-l2-mm
LowModules = MM

[Module MM]
Type = MainMemory
BlockSize = 64
Latency = 1
EnableDram = T
DramBanks = 8
DramChannels = 2

HighNetwork = net-l2-mm

[Network net-l2-mm]
DefaultInputBufferSize = 1024 
DefaultOutputBufferSize = 1024
DefaultBandwidth = 8 

[Entry core-0]
Arch = x86
Core = 0
Thread = 0
DataModule = C0L1D
InstModule = C0L1I

[Entry core-1]
Arch = x86
Core = 1
Thread = 0
DataModule = C1L1D
InstModule = C1L1I

[Entry core-2]
Arch = x86
Core = 2
Thread = 0
DataModule = C2L1D
InstModule = C2L1I

[Entry core-3]
Arch = x86
Core = 3
Thread = 0
DataModule = C3L1D
InstModule = C3L1I

[Entry core-4]
Arch = x86
Core = 4
Thread = 0
DataModule = C4L1D
InstModule = C4L1I

[Entry core-5]
Arch = x86
Core = 5
Thread = 0
DataModule = C5L1D
InstModule = C5L1I

[Entry core-6]
Arch = x86
Core = 6
Thread = 0
DataModule = C6L1D
InstModule = C6L1I

[Entry core-7]
Arch = x86
Core = 7
Thread = 0
DataModule = C7L1D
InstModule = C7L1I

[Entry core-8]
Arch = x86
Core = 8
Thread = 0
DataModule = C8L1D
InstModule = C8L1I

[Entry core-9]
Arch = x86
Core = 9
Thread = 0
DataModule = C9L1D
InstModule = C9L1I

[Entry core-10]
Arch = x86
Core = 10
Thread = 0
DataModule = C10L1D
InstModule = C10L1I

[Entry core-11]
Arch = x86
Core = 11
Thread = 0
DataModule = C11L1D
InstModule = C11L1I

[Entry core-12]
Arch = x86
Core = 12
Thread = 0
DataModule = C12L1D
InstModule = C12L1I

[Entry core-13]
Arch = x86
Core = 13
Thread = 0
DataModule = C13L1D
InstModule = C13L1I

[Entry core-14]
Arch = x86
Core = 14
Thread = 0
DataModule = C14L1D
InstModule = C14L1I

[Entry core-15]
Arch = x86
Core = 15
Thread = 0
DataModule = C15L1D
InstModule = C15L1I


