Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Sep  2 19:50:28 2020
| Host         : K188 running 64-bit major release  (build 9200)
| Command      : report_drc -file TETRIS_Main_drc_routed.rpt -pb TETRIS_Main_drc_routed.pb -rpx TETRIS_Main_drc_routed.rpx
| Design       : TETRIS_Main
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 774
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 774        |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net tetris_logic/current_piece/E[0] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/row_to_clear_nxt_reg[5]_i_2/O, cell tetris_logic/current_piece/row_to_clear_nxt_reg[5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net tetris_logic/current_piece/blk_code_reg[0][0] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/blk_code_nxt_reg[2]_i_2/O, cell tetris_logic/current_piece/blk_code_nxt_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][0] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[0]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][100] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[100]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[100]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][101] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[101]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[101]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][102] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[102]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[102]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][103] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[103]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[103]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][104] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[104]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[104]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][105] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[105]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[105]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][106] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[106]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[106]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][107] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[107]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[107]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][108] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[108]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[108]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][109] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[109]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[109]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][10] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[10]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][110] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[110]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[110]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][111] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[111]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[111]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][112] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[112]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[112]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][113] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[113]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[113]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][114] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[114]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[114]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][115] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[115]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[115]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][116] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[116]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[116]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][117] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[117]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[117]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][118] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[118]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[118]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][119] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[119]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[119]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][11] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[11]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][120] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[120]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[120]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][121] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[121]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[121]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][122] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[122]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[122]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][123] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[123]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[123]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][124] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[124]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[124]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][125] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[125]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[125]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][126] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[126]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[126]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][127] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[127]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[127]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][128] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[128]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[128]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][129] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[129]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[129]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][12] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[12]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][130] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[130]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[130]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][131] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[131]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[131]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][132] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[132]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[132]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][133] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[133]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[133]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][134] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[134]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[134]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][135] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[135]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[135]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][136] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[136]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[136]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][137] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[137]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[137]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][138] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[138]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[138]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][139] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[139]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[139]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][13] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[13]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[13]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][140] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[140]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[140]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][141] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[141]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[141]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][142] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[142]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[142]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][143] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[143]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[143]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][144] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[144]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[144]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][145] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[145]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[145]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][146] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[146]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[146]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][147] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[147]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[147]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][148] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[148]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[148]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][149] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[149]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[149]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][14] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[14]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[14]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][150] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[150]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[150]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][151] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[151]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[151]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][152] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[152]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[152]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][153] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[153]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[153]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][154] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[154]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[154]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][155] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[155]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[155]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#65 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][156] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[156]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[156]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#66 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][157] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[157]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[157]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#67 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][158] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[158]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[158]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#68 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][159] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[159]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[159]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#69 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][15] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[15]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#70 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][160] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[160]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[160]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#71 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][161] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[161]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[161]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#72 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][162] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[162]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[162]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#73 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][163] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[163]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[163]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#74 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][164] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[164]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[164]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#75 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][165] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[165]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[165]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#76 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][166] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[166]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[166]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#77 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][167] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[167]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[167]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#78 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][168] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[168]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[168]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#79 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][169] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[169]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[169]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#80 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][16] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[16]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#81 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][170] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[170]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[170]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#82 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][171] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[171]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[171]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#83 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][172] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[172]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[172]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#84 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][173] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[173]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[173]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#85 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][174] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[174]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[174]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#86 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][175] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[175]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[175]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#87 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][176] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[176]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[176]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#88 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][177] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[177]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[177]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#89 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][178] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[178]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[178]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#90 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][179] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[179]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[179]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#91 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][17] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[17]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[17]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#92 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][180] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[180]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[180]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#93 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][181] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[181]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[181]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#94 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][182] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[182]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[182]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#95 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][183] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[183]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[183]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#96 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][184] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[184]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[184]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#97 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][185] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[185]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[185]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#98 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][186] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[186]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[186]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#99 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][187] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[187]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[187]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#100 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][188] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[188]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[188]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#101 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][189] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[189]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[189]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#102 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][18] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[18]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[18]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#103 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][190] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[190]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[190]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#104 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][191] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[191]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[191]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#105 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][192] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[192]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[192]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#106 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][193] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[193]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[193]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#107 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][194] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[194]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[194]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#108 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][195] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[195]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[195]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#109 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][196] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[196]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[196]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#110 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][197] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[197]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[197]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#111 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][198] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[198]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[198]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#112 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][199] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[199]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[199]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#113 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][19] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[19]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[19]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#114 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][1] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[1]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#115 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][200] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[200]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[200]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#116 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][201] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[201]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[201]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#117 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][202] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[202]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[202]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#118 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][203] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[203]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[203]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#119 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][204] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[204]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[204]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#120 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][205] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[205]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[205]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#121 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][206] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[206]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[206]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#122 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][207] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[207]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[207]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#123 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][208] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[208]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[208]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#124 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][209] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[209]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[209]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#125 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][20] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[20]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[20]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#126 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][210] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[210]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[210]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#127 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][211] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[211]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[211]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#128 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][212] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[212]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[212]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#129 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][213] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[213]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[213]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#130 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][214] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[214]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[214]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#131 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][215] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[215]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[215]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#132 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][216] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[216]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[216]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#133 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][217] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[217]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[217]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#134 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][218] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[218]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[218]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#135 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][219] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[219]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[219]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#136 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][21] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[21]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[21]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#137 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][220] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[220]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[220]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#138 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][221] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[221]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[221]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#139 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][222] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[222]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[222]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#140 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][223] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[223]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[223]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#141 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][224] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[224]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[224]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#142 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][225] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[225]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[225]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#143 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][226] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[226]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[226]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#144 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][227] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[227]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[227]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#145 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][228] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[228]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[228]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#146 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][229] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[229]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[229]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#147 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][22] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[22]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[22]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#148 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][230] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[230]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[230]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#149 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][231] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[231]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[231]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#150 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][232] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[232]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[232]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#151 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][233] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[233]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[233]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#152 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][234] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[234]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[234]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#153 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][235] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[235]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[235]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#154 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][236] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[236]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[236]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#155 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][237] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[237]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[237]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#156 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][238] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[238]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[238]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#157 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][239] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[239]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[239]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#158 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][23] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[23]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#159 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][240] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[240]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[240]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#160 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][241] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[241]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[241]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#161 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][242] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[242]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[242]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#162 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][243] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[243]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[243]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#163 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][244] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[244]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[244]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#164 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][245] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[245]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[245]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#165 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][246] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[246]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[246]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#166 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][247] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[247]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[247]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#167 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][248] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[248]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[248]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#168 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][249] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[249]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[249]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#169 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][24] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[24]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[24]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#170 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][250] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[250]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[250]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#171 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][251] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[251]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[251]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#172 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][252] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[252]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[252]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#173 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][253] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[253]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[253]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#174 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][254] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[254]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[254]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#175 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][255] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[255]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[255]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#176 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][256] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[256]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[256]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#177 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][257] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[257]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[257]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#178 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][258] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[258]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[258]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#179 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][259] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[259]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[259]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#180 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][25] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[25]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[25]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#181 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][260] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[260]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[260]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#182 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][261] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[261]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[261]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#183 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][262] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[262]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[262]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#184 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][263] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[263]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[263]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#185 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][264] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[264]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[264]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#186 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][265] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[265]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[265]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#187 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][266] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[266]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[266]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#188 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][267] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[267]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[267]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#189 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][268] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[268]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[268]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#190 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][269] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[269]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[269]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#191 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][26] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[26]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[26]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#192 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][270] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[270]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[270]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#193 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][271] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[271]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[271]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#194 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][272] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[272]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[272]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#195 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][273] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[273]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[273]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#196 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][274] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[274]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[274]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#197 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][275] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[275]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[275]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#198 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][276] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[276]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[276]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#199 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][277] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[277]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[277]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#200 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][278] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[278]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[278]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#201 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][279] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[279]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[279]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#202 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][27] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[27]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[27]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#203 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][280] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[280]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[280]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#204 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][281] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[281]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[281]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#205 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][282] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[282]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[282]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#206 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][283] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[283]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[283]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#207 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][284] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[284]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[284]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#208 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][285] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[285]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[285]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#209 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][286] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[286]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[286]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#210 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][287] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[287]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[287]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#211 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][288] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[288]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[288]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#212 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][289] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[289]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[289]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#213 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][28] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[28]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[28]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#214 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][290] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[290]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[290]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#215 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][291] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[291]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[291]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#216 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][292] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[292]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[292]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#217 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][293] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[293]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[293]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#218 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][294] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[294]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[294]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#219 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][295] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[295]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[295]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#220 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][296] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[296]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[296]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#221 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][297] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[297]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[297]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#222 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][298] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[298]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[298]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#223 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][299] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[299]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[299]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#224 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][29] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[29]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[29]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#225 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][2] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[2]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#226 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][300] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[300]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[300]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#227 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][301] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[301]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[301]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#228 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][302] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[302]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[302]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#229 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][303] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[303]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[303]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#230 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][304] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[304]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[304]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#231 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][305] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[305]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[305]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#232 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][306] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[306]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[306]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#233 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][307] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[307]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[307]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#234 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][308] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[308]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[308]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#235 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][309] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[309]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[309]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#236 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][30] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[30]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[30]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#237 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][310] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[310]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[310]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#238 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][311] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[311]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[311]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#239 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][312] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[312]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[312]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#240 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][313] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[313]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[313]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#241 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][314] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[314]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[314]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#242 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][315] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[315]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[315]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#243 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][316] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[316]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[316]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#244 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][317] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[317]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[317]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#245 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][318] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[318]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[318]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#246 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][319] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[319]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[319]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#247 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][31] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[31]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#248 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][320] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[320]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[320]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#249 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][321] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[321]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[321]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#250 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][322] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[322]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[322]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#251 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][323] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[323]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[323]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#252 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][324] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[324]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[324]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#253 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][325] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[325]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[325]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#254 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][326] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[326]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[326]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#255 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][327] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[327]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[327]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#256 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][328] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[328]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[328]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#257 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][329] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[329]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[329]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#258 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][32] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[32]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[32]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#259 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][330] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[330]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[330]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#260 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][331] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[331]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[331]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#261 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][332] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[332]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[332]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#262 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][333] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[333]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[333]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#263 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][334] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[334]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[334]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#264 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][335] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[335]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[335]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#265 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][336] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[336]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[336]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#266 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][337] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[337]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[337]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#267 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][338] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[338]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[338]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#268 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][339] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[339]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[339]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#269 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][33] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[33]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[33]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#270 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][340] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[340]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[340]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#271 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][341] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[341]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[341]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#272 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][342] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[342]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[342]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#273 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][343] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[343]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[343]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#274 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][344] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[344]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[344]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#275 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][345] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[345]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[345]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#276 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][346] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[346]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[346]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#277 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][347] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[347]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[347]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#278 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][348] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[348]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[348]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#279 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][349] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[349]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[349]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#280 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][34] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[34]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[34]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#281 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][350] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[350]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[350]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#282 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][351] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[351]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[351]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#283 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][352] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[352]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[352]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#284 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][353] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[353]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[353]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#285 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][354] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[354]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[354]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#286 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][355] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[355]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[355]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#287 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][356] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[356]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[356]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#288 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][357] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[357]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[357]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#289 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][358] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[358]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[358]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#290 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][359] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[359]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[359]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#291 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][35] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[35]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[35]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#292 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][360] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[360]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[360]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#293 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][361] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[361]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[361]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#294 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][362] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[362]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[362]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#295 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][363] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[363]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[363]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#296 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][364] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[364]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[364]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#297 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][365] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[365]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[365]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#298 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][366] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[366]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[366]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#299 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][367] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[367]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[367]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#300 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][368] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[368]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[368]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#301 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][369] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[369]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[369]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#302 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][36] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[36]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[36]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#303 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][370] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[370]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[370]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#304 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][371] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[371]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[371]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#305 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][372] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[372]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[372]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#306 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][373] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[373]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[373]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#307 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][374] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[374]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[374]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#308 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][375] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[375]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[375]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#309 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][376] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[376]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[376]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#310 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][377] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[377]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[377]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#311 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][378] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[378]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[378]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#312 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][379] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[379]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[379]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#313 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][37] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[37]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[37]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#314 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][380] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[380]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[380]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#315 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][381] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[381]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[381]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#316 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][382] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[382]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[382]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#317 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][383] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[383]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[383]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#318 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][384] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[384]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[384]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#319 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][385] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[385]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[385]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#320 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][386] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[386]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[386]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#321 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][387] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[387]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[387]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#322 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][388] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[388]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[388]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#323 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][389] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[389]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[389]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#324 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][38] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[38]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[38]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#325 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][390] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[390]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[390]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#326 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][391] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[391]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[391]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#327 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][392] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[392]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[392]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#328 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][393] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[393]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[393]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#329 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][394] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[394]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[394]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#330 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][395] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[395]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[395]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#331 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][396] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[396]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[396]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#332 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][397] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[397]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[397]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#333 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][398] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[398]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[398]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#334 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][399] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[399]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[399]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#335 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][39] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[39]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[39]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#336 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][3] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[3]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#337 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][400] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[400]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[400]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#338 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][401] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[401]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[401]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#339 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][402] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[402]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[402]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#340 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][403] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[403]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[403]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#341 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][404] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[404]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[404]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#342 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][405] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[405]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[405]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#343 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][406] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[406]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[406]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#344 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][407] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[407]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[407]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#345 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][408] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[408]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[408]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#346 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][409] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[409]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[409]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#347 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][40] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[40]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[40]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#348 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][410] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[410]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[410]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#349 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][411] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[411]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[411]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#350 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][412] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[412]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[412]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#351 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][413] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[413]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[413]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#352 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][414] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[414]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[414]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#353 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][415] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[415]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[415]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#354 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][416] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[416]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[416]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#355 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][417] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[417]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[417]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#356 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][418] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[418]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[418]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#357 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][419] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[419]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[419]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#358 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][41] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[41]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[41]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#359 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][420] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[420]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[420]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#360 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][421] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[421]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[421]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#361 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][422] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[422]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[422]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#362 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][423] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[423]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[423]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#363 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][424] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[424]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[424]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#364 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][425] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[425]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[425]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#365 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][426] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[426]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[426]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#366 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][427] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[427]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[427]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#367 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][428] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[428]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[428]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#368 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][429] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[429]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[429]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#369 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][42] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[42]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[42]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#370 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][430] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[430]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[430]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#371 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][431] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[431]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[431]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#372 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][432] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[432]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[432]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#373 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][433] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[433]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[433]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#374 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][434] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[434]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[434]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#375 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][435] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[435]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[435]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#376 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][436] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[436]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[436]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#377 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][437] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[437]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[437]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#378 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][438] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[438]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[438]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#379 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][439] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[439]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[439]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#380 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][43] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[43]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[43]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#381 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][440] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[440]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[440]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#382 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][441] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[441]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[441]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#383 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][442] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[442]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[442]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#384 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][443] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[443]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[443]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#385 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][444] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[444]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[444]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#386 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][445] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[445]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[445]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#387 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][446] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[446]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[446]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#388 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][447] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[447]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[447]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#389 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][448] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[448]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[448]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#390 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][449] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[449]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[449]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#391 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][44] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[44]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[44]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#392 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][450] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[450]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[450]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#393 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][451] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[451]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[451]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#394 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][452] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[452]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[452]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#395 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][453] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[453]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[453]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#396 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][454] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[454]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[454]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#397 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][455] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[455]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[455]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#398 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][456] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[456]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[456]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#399 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][457] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[457]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[457]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#400 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][458] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[458]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[458]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#401 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][459] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[459]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[459]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#402 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][45] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[45]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[45]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#403 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][460] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[460]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[460]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#404 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][461] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[461]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[461]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#405 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][462] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[462]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[462]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#406 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][463] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[463]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[463]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#407 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][464] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[464]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[464]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#408 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][465] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[465]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[465]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#409 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][466] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[466]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[466]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#410 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][467] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[467]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[467]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#411 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][468] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[468]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[468]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#412 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][469] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[469]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[469]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#413 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][46] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[46]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[46]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#414 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][470] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[470]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[470]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#415 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][471] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[471]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[471]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#416 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][472] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[472]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[472]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#417 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][473] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[473]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[473]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#418 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][474] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[474]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[474]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#419 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][475] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[475]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[475]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#420 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][476] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[476]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[476]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#421 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][477] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[477]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[477]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#422 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][478] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[478]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[478]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#423 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][479] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[479]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[479]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#424 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][47] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[47]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[47]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#425 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][480] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[480]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[480]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#426 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][481] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[481]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[481]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#427 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][482] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[482]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[482]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#428 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][483] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[483]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[483]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#429 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][484] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[484]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[484]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#430 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][485] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[485]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[485]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#431 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][486] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[486]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[486]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#432 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][487] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[487]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[487]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#433 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][488] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[488]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[488]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#434 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][489] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[489]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[489]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#435 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][48] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[48]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[48]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#436 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][490] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[490]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[490]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#437 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][491] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[491]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[491]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#438 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][492] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[492]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[492]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#439 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][493] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[493]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[493]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#440 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][494] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[494]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[494]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#441 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][495] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[495]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[495]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#442 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][496] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[496]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[496]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#443 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][497] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[497]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[497]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#444 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][498] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[498]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[498]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#445 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][499] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[499]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[499]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#446 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][49] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[49]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[49]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#447 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][4] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[4]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#448 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][500] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[500]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[500]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#449 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][501] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[501]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[501]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#450 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][502] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[502]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[502]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#451 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][503] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[503]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[503]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#452 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][504] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[504]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[504]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#453 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][505] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[505]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[505]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#454 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][506] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[506]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[506]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#455 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][507] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[507]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[507]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#456 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][508] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[508]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[508]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#457 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][509] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[509]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[509]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#458 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][50] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[50]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[50]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#459 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][510] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[510]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[510]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#460 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][511] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[511]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[511]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#461 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][512] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[512]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[512]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#462 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][513] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[513]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[513]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#463 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][514] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[514]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[514]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#464 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][515] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[515]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[515]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#465 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][516] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[516]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[516]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#466 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][517] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[517]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[517]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#467 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][518] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[518]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[518]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#468 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][519] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[519]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[519]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#469 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][51] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[51]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[51]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#470 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][520] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[520]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[520]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#471 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][521] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[521]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[521]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#472 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][522] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[522]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[522]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#473 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][523] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[523]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[523]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#474 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][524] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[524]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[524]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#475 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][525] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[525]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[525]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#476 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][526] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[526]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[526]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#477 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][527] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[527]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[527]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#478 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][528] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[528]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[528]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#479 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][529] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[529]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[529]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#480 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][52] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[52]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[52]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#481 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][530] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[530]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[530]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#482 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][531] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[531]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[531]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#483 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][532] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[532]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[532]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#484 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][533] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[533]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[533]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#485 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][534] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[534]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[534]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#486 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][535] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[535]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[535]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#487 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][536] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[536]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[536]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#488 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][537] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[537]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[537]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#489 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][538] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[538]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[538]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#490 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][539] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[539]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[539]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#491 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][53] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[53]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[53]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#492 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][540] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[540]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[540]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#493 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][541] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[541]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[541]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#494 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][542] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[542]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[542]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#495 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][543] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[543]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[543]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#496 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][544] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[544]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[544]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#497 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][545] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[545]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[545]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#498 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][546] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[546]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[546]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#499 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][547] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[547]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[547]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#500 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][548] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[548]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[548]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#501 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][549] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[549]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[549]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#502 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][54] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[54]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[54]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#503 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][550] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[550]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[550]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#504 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][551] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[551]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[551]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#505 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][552] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[552]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[552]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#506 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][553] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[553]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[553]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#507 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][554] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[554]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[554]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#508 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][555] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[555]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[555]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#509 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][556] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[556]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[556]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#510 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][557] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[557]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[557]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#511 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][558] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[558]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[558]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#512 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][559] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[559]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[559]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#513 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][55] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[55]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[55]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#514 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][560] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[560]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[560]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#515 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][561] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[561]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[561]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#516 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][562] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[562]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[562]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#517 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][563] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[563]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[563]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#518 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][564] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[564]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[564]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#519 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][565] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[565]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[565]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#520 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][566] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[566]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[566]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#521 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][567] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[567]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[567]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#522 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][568] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[568]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[568]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#523 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][569] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[569]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[569]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#524 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][56] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[56]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[56]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#525 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][570] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[570]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[570]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#526 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][571] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[571]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[571]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#527 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][572] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[572]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[572]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#528 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][573] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[573]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[573]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#529 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][574] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[574]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[574]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#530 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][575] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[575]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[575]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#531 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][576] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[576]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[576]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#532 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][577] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[577]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[577]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#533 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][578] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[578]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[578]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#534 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][579] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[579]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[579]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#535 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][57] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[57]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[57]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#536 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][580] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[580]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[580]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#537 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][581] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[581]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[581]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#538 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][582] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[582]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[582]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#539 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][583] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[583]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[583]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#540 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][584] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[584]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[584]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#541 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][585] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[585]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[585]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#542 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][586] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[586]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[586]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#543 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][587] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[587]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[587]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#544 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][588] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[588]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[588]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#545 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][589] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[589]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[589]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#546 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][58] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[58]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[58]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#547 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][590] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[590]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[590]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#548 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][591] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[591]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[591]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#549 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][592] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[592]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[592]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#550 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][593] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[593]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[593]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#551 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][594] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[594]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[594]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#552 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][595] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[595]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[595]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#553 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][596] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[596]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[596]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#554 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][597] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[597]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[597]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#555 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][598] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[598]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[598]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#556 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][599] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[599]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[599]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#557 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][59] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[59]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[59]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#558 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][5] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[5]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#559 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][600] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[600]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[600]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#560 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][601] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[601]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[601]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#561 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][602] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[602]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[602]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#562 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][603] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[603]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[603]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#563 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][604] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[604]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[604]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#564 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][605] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[605]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[605]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#565 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][606] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[606]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[606]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#566 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][607] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[607]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[607]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#567 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][608] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[608]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[608]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#568 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][609] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[609]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[609]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#569 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][60] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[60]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[60]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#570 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][610] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[610]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[610]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#571 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][611] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[611]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[611]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#572 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][612] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[612]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[612]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#573 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][613] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[613]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[613]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#574 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][614] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[614]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[614]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#575 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][615] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[615]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[615]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#576 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][616] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[616]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[616]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#577 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][617] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[617]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[617]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#578 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][618] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[618]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[618]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#579 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][619] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[619]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[619]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#580 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][61] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[61]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[61]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#581 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][620] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[620]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[620]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#582 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][621] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[621]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[621]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#583 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][622] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[622]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[622]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#584 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][623] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[623]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[623]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#585 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][624] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[624]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[624]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#586 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][625] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[625]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[625]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#587 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][626] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[626]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[626]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#588 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][627] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[627]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[627]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#589 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][628] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[628]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[628]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#590 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][629] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[629]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[629]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#591 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][62] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[62]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[62]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#592 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][630] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[630]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[630]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#593 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][631] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[631]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[631]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#594 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][632] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[632]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[632]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#595 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][633] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[633]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[633]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#596 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][634] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[634]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[634]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#597 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][635] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[635]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[635]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#598 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][636] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[636]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[636]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#599 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][637] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[637]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[637]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#600 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][638] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[638]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[638]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#601 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][639] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[639]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[639]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#602 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][63] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[63]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[63]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#603 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][640] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[640]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[640]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#604 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][641] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[641]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[641]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#605 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][642] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[642]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[642]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#606 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][643] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[643]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[643]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#607 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][644] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[644]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[644]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#608 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][645] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[645]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[645]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#609 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][646] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[646]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[646]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#610 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][647] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[647]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[647]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#611 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][648] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[648]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[648]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#612 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][649] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[649]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[649]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#613 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][64] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[64]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[64]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#614 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][650] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[650]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[650]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#615 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][651] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[651]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[651]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#616 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][652] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[652]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[652]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#617 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][653] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[653]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[653]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#618 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][654] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[654]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[654]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#619 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][655] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[655]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[655]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#620 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][656] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[656]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[656]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#621 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][657] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[657]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[657]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#622 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][658] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[658]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[658]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#623 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][659] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[659]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[659]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#624 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][65] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[65]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[65]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#625 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][660] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[660]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[660]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#626 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][661] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[661]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[661]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#627 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][662] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[662]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[662]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#628 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][663] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[663]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[663]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#629 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][664] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[664]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[664]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#630 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][665] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[665]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[665]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#631 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][666] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[666]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[666]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#632 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][667] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[667]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[667]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#633 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][668] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[668]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[668]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#634 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][669] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[669]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[669]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#635 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][66] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[66]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[66]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#636 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][670] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[670]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[670]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#637 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][671] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[671]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[671]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#638 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][672] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[672]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[672]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#639 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][673] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[673]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[673]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#640 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][674] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[674]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[674]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#641 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][675] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[675]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[675]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#642 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][676] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[676]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[676]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#643 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][677] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[677]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[677]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#644 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][678] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[678]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[678]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#645 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][679] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[679]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[679]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#646 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][67] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[67]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[67]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#647 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][680] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[680]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[680]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#648 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][681] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[681]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[681]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#649 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][682] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[682]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[682]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#650 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][683] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[683]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[683]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#651 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][684] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[684]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[684]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#652 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][685] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[685]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[685]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#653 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][686] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[686]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[686]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#654 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][687] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[687]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[687]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#655 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][688] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[688]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[688]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#656 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][689] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[689]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[689]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#657 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][68] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[68]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[68]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#658 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][690] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[690]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[690]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#659 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][691] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[691]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[691]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#660 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][692] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[692]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[692]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#661 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][693] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[693]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[693]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#662 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][694] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[694]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[694]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#663 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][695] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[695]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[695]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#664 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][696] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[696]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[696]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#665 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][697] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[697]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[697]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#666 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][698] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[698]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[698]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#667 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][699] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[699]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[699]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#668 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][69] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[69]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[69]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#669 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][6] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[6]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#670 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][700] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[700]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[700]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#671 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][701] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[701]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[701]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#672 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][702] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[702]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[702]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#673 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][703] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[703]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[703]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#674 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][704] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[704]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[704]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#675 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][705] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[705]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[705]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#676 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][706] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[706]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[706]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#677 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][707] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[707]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[707]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#678 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][708] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[708]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[708]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#679 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][709] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[709]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[709]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#680 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][70] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[70]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[70]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#681 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][710] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[710]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[710]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#682 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][711] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[711]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[711]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#683 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][712] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[712]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[712]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#684 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][713] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[713]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[713]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#685 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][714] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[714]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[714]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#686 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][715] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[715]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[715]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#687 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][716] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[716]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[716]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#688 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][717] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[717]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[717]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#689 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][718] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[718]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[718]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#690 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][719] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[719]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[719]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#691 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][71] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[71]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[71]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#692 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][720] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[720]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[720]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#693 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][721] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[721]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[721]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#694 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][722] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[722]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[722]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#695 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][723] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[723]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[723]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#696 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][724] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[724]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[724]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#697 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][725] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[725]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[725]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#698 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][726] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[726]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[726]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#699 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][727] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[727]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[727]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#700 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][728] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[728]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[728]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#701 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][729] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[729]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[729]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#702 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][72] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[72]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[72]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#703 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][730] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[730]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[730]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#704 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][731] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[731]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[731]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#705 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][732] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[732]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[732]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#706 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][733] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[733]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[733]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#707 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][734] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[734]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[734]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#708 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][735] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[735]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[735]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#709 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][736] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[736]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[736]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#710 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][737] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[737]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[737]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#711 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][738] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[738]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[738]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#712 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][739] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[739]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[739]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#713 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][73] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[73]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[73]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#714 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][740] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[740]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[740]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#715 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][741] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[741]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[741]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#716 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][742] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[742]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[742]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#717 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][743] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[743]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[743]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#718 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][744] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[744]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[744]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#719 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][745] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[745]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[745]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#720 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][746] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[746]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[746]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#721 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][747] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[747]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[747]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#722 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][748] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[748]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[748]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#723 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][749] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[749]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[749]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#724 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][74] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[74]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[74]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#725 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][750] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[750]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[750]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#726 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][751] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[751]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[751]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#727 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][752] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[752]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[752]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#728 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][753] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[753]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[753]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#729 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][754] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[754]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[754]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#730 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][755] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[755]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[755]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#731 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][756] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[756]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[756]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#732 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][757] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[757]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[757]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#733 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][758] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[758]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[758]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#734 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][759] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[759]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[759]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#735 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][75] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[75]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[75]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#736 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][760] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[760]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[760]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#737 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][761] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[761]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[761]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#738 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][762] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[762]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[762]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#739 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][763] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[763]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[763]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#740 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][764] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[764]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[764]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#741 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][765] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[765]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[765]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#742 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][766] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[766]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[766]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#743 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][767] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[767]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[767]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#744 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][76] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[76]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[76]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#745 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][77] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[77]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[77]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#746 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][78] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[78]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[78]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#747 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][79] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[79]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[79]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#748 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][7] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[7]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#749 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][80] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[80]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[80]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#750 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][81] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[81]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[81]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#751 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][82] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[82]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[82]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#752 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][83] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[83]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[83]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#753 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][84] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[84]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[84]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#754 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][85] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[85]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[85]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#755 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][86] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[86]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[86]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#756 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][87] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[87]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[87]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#757 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][88] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[88]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[88]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#758 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][89] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[89]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[89]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#759 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][8] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[8]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#760 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][90] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[90]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[90]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#761 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][91] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[91]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[91]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#762 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][92] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[92]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[92]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#763 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][93] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[93]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[93]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#764 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][94] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[94]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[94]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#765 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][95] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[95]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[95]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#766 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][96] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[96]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[96]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#767 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][97] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[97]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[97]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#768 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][98] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[98]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[98]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#769 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][99] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[99]_i_2/O, cell tetris_logic/current_piece/board_nxt_reg[99]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#770 Warning
Gated clock check  
Net tetris_logic/current_piece/board_reg[767][9] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/board_nxt_reg[9]_i_1/O, cell tetris_logic/current_piece/board_nxt_reg[9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#771 Warning
Gated clock check  
Net tetris_logic/current_piece/rotation_reg[0][0] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/rotation_nxt_reg[1]_i_2/O, cell tetris_logic/current_piece/rotation_nxt_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#772 Warning
Gated clock check  
Net tetris_logic/current_piece/state_reg[0][0] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/state_nxt_reg[3]_i_2/O, cell tetris_logic/current_piece/state_nxt_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#773 Warning
Gated clock check  
Net tetris_logic/current_piece/x_pos_reg[0][0] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/x_pos_nxt_reg[4]_i_2/O, cell tetris_logic/current_piece/x_pos_nxt_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#774 Warning
Gated clock check  
Net tetris_logic/current_piece/y_pos_reg[0][0] is a gated clock net sourced by a combinational pin tetris_logic/current_piece/y_pos_nxt_reg[4]_i_2/O, cell tetris_logic/current_piece/y_pos_nxt_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


