********************************************************************
                            Global Net Report
********************************************************************
  
Product: Designer
Release: v11.6
Version: 11.6.0.34
Date: Wed Feb 24 19:57:08 2016
Design Name: geiger_integration  Family: ProASIC3L  Die: M1A3P1000L  Package: 484 FBGA


Automatic Global Net Placement Result:
Status: Global net placement completed successfully


Global Nets Information:

        |-----------------------------------------------------------------------|
        |Global Nets                           |Loads                           |
        |-----------------------------------------------------------------------|
        |Name                                  |Core      |IO        |RAM       |
        |-----------------------------------------------------------------------|
        |GLA                                   |      142 |        0 |        0 |
        |-----------------------------------------------------------------------|
        |clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT|       17 |        0 |        0 |
        |-----------------------------------------------------------------------|
        |clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT    |       75 |        0 |        0 |
        |-----------------------------------------------------------------------|

Summary of Global Net Placement:

        |------------------------------------------------------------------------------------------|
        |Global Net                            |Assignment          |Violation                     |
        |------------------------------------------------------------------------------------------|
        |GLA                                   |MIDDLE_LEFT         |                              |
        |------------------------------------------------------------------------------------------|
        |clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT|MIDDLE_LEFT         |                              |
        |------------------------------------------------------------------------------------------|
        |clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT    |MIDDLE_LEFT         |                              |
        |------------------------------------------------------------------------------------------|
