// Seed: 46345715
module module_0 (
    input supply0 id_0,
    output tri id_1,
    output supply1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input wire id_6,
    output wand id_7,
    input wire id_8,
    input tri1 id_9,
    input uwire id_10,
    input wand id_11,
    output supply0 id_12,
    input tri0 id_13,
    output tri id_14,
    output tri1 id_15,
    output tri1 id_16,
    output tri1 id_17,
    output tri id_18,
    output wire id_19,
    output wor id_20,
    input tri1 id_21,
    input supply1 id_22,
    output wor id_23,
    output wire id_24,
    input supply0 id_25
);
  wire id_27;
  assign module_1._id_4 = 0;
  assign id_27 = id_13;
endmodule
module module_1 #(
    parameter id_3 = 32'd65,
    parameter id_4 = 32'd14
) (
    input tri0 id_0,
    output tri1 id_1,
    output supply1 id_2,
    input wor _id_3,
    input tri _id_4
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0
  );
  wire [-1 : id_4  +  id_3] id_6;
  logic id_7;
  logic id_8;
endmodule
