// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Package auto-generated by `reggen` containing data structure

package alsaqr_periph_fpga_padframe_periphs_config_reg_pkg;

  // Address widths within the block
  parameter int BlockAw = 8;

  ////////////////////////////
  // Typedefs for registers //
  ////////////////////////////

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_00_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_00_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_01_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_01_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_02_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_02_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_03_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_03_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_04_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_04_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_05_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_05_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_06_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_06_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_07_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_07_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_08_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_08_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_09_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_09_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_10_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_10_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_11_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_11_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_12_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_12_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_13_cfg_reg_t;

  typedef struct packed {
    logic [1:0]  q;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_13_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_ot_spi_00_cfg_reg_t;

  typedef struct packed {
    logic        q;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_ot_spi_00_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_ot_spi_01_cfg_reg_t;

  typedef struct packed {
    logic        q;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_ot_spi_01_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_ot_spi_02_cfg_reg_t;

  typedef struct packed {
    logic        q;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_ot_spi_02_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_ot_spi_03_cfg_reg_t;

  typedef struct packed {
    logic        q;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_ot_spi_03_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_cva6_uart_00_cfg_reg_t;

  typedef struct packed {
    logic        q;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_cva6_uart_00_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic [1:0]  q;
    } drv;
    struct packed {
      logic        q;
    } oen;
    struct packed {
      logic        q;
    } puen;
    struct packed {
      logic        q;
    } slw;
    struct packed {
      logic        q;
    } smt;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_cva6_uart_01_cfg_reg_t;

  typedef struct packed {
    logic        q;
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_cva6_uart_01_mux_sel_reg_t;

  // Register -> HW type
  typedef struct packed {
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_00_cfg_reg_t pad_gpio_b_00_cfg; // [173:167]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_00_mux_sel_reg_t pad_gpio_b_00_mux_sel; // [166:165]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_01_cfg_reg_t pad_gpio_b_01_cfg; // [164:158]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_01_mux_sel_reg_t pad_gpio_b_01_mux_sel; // [157:156]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_02_cfg_reg_t pad_gpio_b_02_cfg; // [155:149]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_02_mux_sel_reg_t pad_gpio_b_02_mux_sel; // [148:147]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_03_cfg_reg_t pad_gpio_b_03_cfg; // [146:140]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_03_mux_sel_reg_t pad_gpio_b_03_mux_sel; // [139:138]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_04_cfg_reg_t pad_gpio_b_04_cfg; // [137:131]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_04_mux_sel_reg_t pad_gpio_b_04_mux_sel; // [130:129]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_05_cfg_reg_t pad_gpio_b_05_cfg; // [128:122]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_05_mux_sel_reg_t pad_gpio_b_05_mux_sel; // [121:120]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_06_cfg_reg_t pad_gpio_b_06_cfg; // [119:113]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_06_mux_sel_reg_t pad_gpio_b_06_mux_sel; // [112:111]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_07_cfg_reg_t pad_gpio_b_07_cfg; // [110:104]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_07_mux_sel_reg_t pad_gpio_b_07_mux_sel; // [103:102]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_08_cfg_reg_t pad_gpio_b_08_cfg; // [101:95]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_08_mux_sel_reg_t pad_gpio_b_08_mux_sel; // [94:93]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_09_cfg_reg_t pad_gpio_b_09_cfg; // [92:86]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_09_mux_sel_reg_t pad_gpio_b_09_mux_sel; // [85:84]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_10_cfg_reg_t pad_gpio_b_10_cfg; // [83:77]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_10_mux_sel_reg_t pad_gpio_b_10_mux_sel; // [76:75]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_11_cfg_reg_t pad_gpio_b_11_cfg; // [74:68]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_11_mux_sel_reg_t pad_gpio_b_11_mux_sel; // [67:66]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_12_cfg_reg_t pad_gpio_b_12_cfg; // [65:59]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_12_mux_sel_reg_t pad_gpio_b_12_mux_sel; // [58:57]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_13_cfg_reg_t pad_gpio_b_13_cfg; // [56:50]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_pad_gpio_b_13_mux_sel_reg_t pad_gpio_b_13_mux_sel; // [49:48]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_ot_spi_00_cfg_reg_t ot_spi_00_cfg; // [47:41]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_ot_spi_00_mux_sel_reg_t ot_spi_00_mux_sel; // [40:40]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_ot_spi_01_cfg_reg_t ot_spi_01_cfg; // [39:33]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_ot_spi_01_mux_sel_reg_t ot_spi_01_mux_sel; // [32:32]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_ot_spi_02_cfg_reg_t ot_spi_02_cfg; // [31:25]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_ot_spi_02_mux_sel_reg_t ot_spi_02_mux_sel; // [24:24]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_ot_spi_03_cfg_reg_t ot_spi_03_cfg; // [23:17]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_ot_spi_03_mux_sel_reg_t ot_spi_03_mux_sel; // [16:16]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_cva6_uart_00_cfg_reg_t cva6_uart_00_cfg; // [15:9]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_cva6_uart_00_mux_sel_reg_t cva6_uart_00_mux_sel; // [8:8]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_cva6_uart_01_cfg_reg_t cva6_uart_01_cfg; // [7:1]
    alsaqr_periph_fpga_padframe_periphs_config_reg2hw_cva6_uart_01_mux_sel_reg_t cva6_uart_01_mux_sel; // [0:0]
  } alsaqr_periph_fpga_padframe_periphs_config_reg2hw_t;

  // Register offsets
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG_OFFSET = 8'h 0;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL_OFFSET = 8'h 4;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG_OFFSET = 8'h 8;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL_OFFSET = 8'h c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG_OFFSET = 8'h 10;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL_OFFSET = 8'h 14;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG_OFFSET = 8'h 18;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL_OFFSET = 8'h 1c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG_OFFSET = 8'h 20;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL_OFFSET = 8'h 24;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG_OFFSET = 8'h 28;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL_OFFSET = 8'h 2c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG_OFFSET = 8'h 30;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL_OFFSET = 8'h 34;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG_OFFSET = 8'h 38;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL_OFFSET = 8'h 3c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG_OFFSET = 8'h 40;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL_OFFSET = 8'h 44;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG_OFFSET = 8'h 48;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL_OFFSET = 8'h 4c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG_OFFSET = 8'h 50;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL_OFFSET = 8'h 54;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG_OFFSET = 8'h 58;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL_OFFSET = 8'h 5c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG_OFFSET = 8'h 60;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL_OFFSET = 8'h 64;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG_OFFSET = 8'h 68;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL_OFFSET = 8'h 6c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_CFG_OFFSET = 8'h 70;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_MUX_SEL_OFFSET = 8'h 74;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_CFG_OFFSET = 8'h 78;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_MUX_SEL_OFFSET = 8'h 7c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_CFG_OFFSET = 8'h 80;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_MUX_SEL_OFFSET = 8'h 84;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_CFG_OFFSET = 8'h 88;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_MUX_SEL_OFFSET = 8'h 8c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_00_CFG_OFFSET = 8'h 90;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_00_MUX_SEL_OFFSET = 8'h 94;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_01_CFG_OFFSET = 8'h 98;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_01_MUX_SEL_OFFSET = 8'h 9c;

  // Register index
  typedef enum int {
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_CFG,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_MUX_SEL,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_CFG,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_MUX_SEL,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_CFG,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_MUX_SEL,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_CFG,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_MUX_SEL,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_00_CFG,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_00_MUX_SEL,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_01_CFG,
    ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_01_MUX_SEL
  } alsaqr_periph_fpga_padframe_periphs_config_id_e;

  // Register width information to check illegal writes
  parameter logic [3:0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PERMIT [40] = '{
    4'b 0001, // index[ 0] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_CFG
    4'b 0001, // index[ 1] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_00_MUX_SEL
    4'b 0001, // index[ 2] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_CFG
    4'b 0001, // index[ 3] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_01_MUX_SEL
    4'b 0001, // index[ 4] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_CFG
    4'b 0001, // index[ 5] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_02_MUX_SEL
    4'b 0001, // index[ 6] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_CFG
    4'b 0001, // index[ 7] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_03_MUX_SEL
    4'b 0001, // index[ 8] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_CFG
    4'b 0001, // index[ 9] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_04_MUX_SEL
    4'b 0001, // index[10] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_CFG
    4'b 0001, // index[11] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_05_MUX_SEL
    4'b 0001, // index[12] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_CFG
    4'b 0001, // index[13] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_06_MUX_SEL
    4'b 0001, // index[14] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_CFG
    4'b 0001, // index[15] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_07_MUX_SEL
    4'b 0001, // index[16] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_CFG
    4'b 0001, // index[17] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_08_MUX_SEL
    4'b 0001, // index[18] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_CFG
    4'b 0001, // index[19] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_09_MUX_SEL
    4'b 0001, // index[20] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_CFG
    4'b 0001, // index[21] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_10_MUX_SEL
    4'b 0001, // index[22] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_CFG
    4'b 0001, // index[23] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_11_MUX_SEL
    4'b 0001, // index[24] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_CFG
    4'b 0001, // index[25] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_12_MUX_SEL
    4'b 0001, // index[26] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_CFG
    4'b 0001, // index[27] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_PAD_GPIO_B_13_MUX_SEL
    4'b 0001, // index[28] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_CFG
    4'b 0001, // index[29] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_00_MUX_SEL
    4'b 0001, // index[30] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_CFG
    4'b 0001, // index[31] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_01_MUX_SEL
    4'b 0001, // index[32] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_CFG
    4'b 0001, // index[33] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_02_MUX_SEL
    4'b 0001, // index[34] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_CFG
    4'b 0001, // index[35] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_OT_SPI_03_MUX_SEL
    4'b 0001, // index[36] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_00_CFG
    4'b 0001, // index[37] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_00_MUX_SEL
    4'b 0001, // index[38] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_01_CFG
    4'b 0001  // index[39] ALSAQR_PERIPH_FPGA_PADFRAME_PERIPHS_CONFIG_CVA6_UART_01_MUX_SEL
  };

endpackage

