# --Tomasulo-Algorithm-Visualizer

This Tomasulo Algorithm Simulator models a simplified CPU pipeline with reservation stations and dynamic scheduling. It handles data and control hazards while simulating out-of-order execution.
We support all of the RISC-V instructions.
