-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Mon Dec  5 00:18:57 2022
-- Host        : xsjdcslab02.xilinx.com running 64-bit CentOS Linux release 8.1.1911 (Core)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ ulp_inst_0_plram_ctrl_bram_0_sim_netlist.vhdl
-- Design      : ulp_inst_0_plram_ctrl_bram_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvc1902-vsvd1760-2MP-e-S
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 63 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 511 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 511 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 63 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 511 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 511 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "7:0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1048576;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 512;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 512;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 512;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 512;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 512;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 512;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 512;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 512;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 512;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 512;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 512;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_10\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_11\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_12\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_13\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_132\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_133\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_134\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_135\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_14\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_15\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_16\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_17\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_18\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_19\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_20\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_21\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_22\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_23\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_24\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_25\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_26\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_27\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_28\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_29\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_30\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_31\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_32\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_33\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_34\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_35\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_7\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_8\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_9\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_10\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_11\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_12\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_13\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_132\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_133\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_134\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_135\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_14\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_15\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_16\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_17\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_18\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_19\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_20\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_21\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_22\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_23\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_24\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_25\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_26\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_27\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_28\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_29\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_30\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_31\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_32\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_33\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_34\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_35\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_7\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_8\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_9\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_12_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_13_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_15_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_16_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_18_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_19_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_21_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_22_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_24_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_25_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_27_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_28_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_32_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_33_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_34_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_35_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_36_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_10\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_11\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_12\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_13\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_132\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_133\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_134\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_135\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_14\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_15\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_16\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_17\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_18\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_19\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_20\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_21\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_22\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_23\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_24\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_25\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_26\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_27\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_28\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_29\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_30\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_31\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_32\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_33\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_34\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_35\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_7\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_8\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_9\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_12_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_13_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_15_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_16_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_18_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_19_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_21_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_22_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_24_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_25_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_27_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_28_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_32_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_33_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_34_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_35_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_36_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_10\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_11\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_12\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_13\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_132\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_133\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_134\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_135\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_14\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_15\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_16\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_17\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_18\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_19\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_20\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_21\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_22\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_23\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_24\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_25\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_26\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_27\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_28\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_29\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_30\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_31\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_32\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_33\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_34\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_35\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_7\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_8\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_9\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_12_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_13_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_15_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_16_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_18_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_19_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_21_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_22_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_24_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_25_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_27_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_28_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_32_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_33_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_34_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_35_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_36_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_10\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_11\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_12\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_13\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_132\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_133\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_134\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_135\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_14\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_15\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_16\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_17\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_18\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_19\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_20\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_21\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_22\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_23\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_24\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_25\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_26\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_27\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_28\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_29\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_30\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_31\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_32\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_33\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_34\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_35\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_7\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_8\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_9\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_12_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_13_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_15_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_16_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_18_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_19_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_21_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_22_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_24_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_25_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_27_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_28_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_32_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_33_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_34_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_35_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_36_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_10\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_11\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_12\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_13\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_132\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_133\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_134\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_135\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_14\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_15\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_16\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_17\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_18\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_19\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_20\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_21\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_22\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_23\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_24\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_25\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_26\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_27\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_28\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_29\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_30\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_31\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_32\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_33\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_34\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_35\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_7\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_8\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_9\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_12_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_13_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_15_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_16_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_18_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_19_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_21_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_22_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_24_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_25_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_27_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_28_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_32_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_33_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_34_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_35_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_36_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_12_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_13_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_15_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_16_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_18_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_19_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_10\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_11\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_12\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_13\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_132\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_133\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_134\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_135\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_14\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_15\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_16\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_17\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_18\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_19\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_20\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_21\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_22\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_23\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_24\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_25\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_26\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_27\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_28\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_29\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_30\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_31\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_32\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_33\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_34\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_35\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_7\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_8\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_9\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_12_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_13_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_15_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_16_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_18_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_19_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_21_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_22_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_24_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_25_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_27_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_28_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_32_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_33_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_34_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_35_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_36_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_10\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_11\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_12\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_13\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_132\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_133\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_134\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_135\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_14\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_15\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_16\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_17\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_18\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_19\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_20\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_21\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_22\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_23\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_24\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_25\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_26\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_27\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_28\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_29\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_30\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_31\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_32\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_33\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_34\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_35\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_7\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_8\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_9\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_12_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_13_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_15_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_16_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_18_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_19_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_21_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_22_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_24_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_25_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_27_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_28_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_32_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_33_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_34_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_35_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_36_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_10\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_11\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_12\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_13\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_132\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_133\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_134\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_135\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_14\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_15\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_16\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_17\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_18\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_19\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_20\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_21\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_22\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_23\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_24\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_25\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_26\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_27\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_28\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_29\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_30\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_31\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_32\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_33\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_34\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_35\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_7\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_8\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_9\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_12_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_13_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_15_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_16_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_18_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_19_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_21_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_22_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_24_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_25_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_27_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_28_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_32_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_33_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_34_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_35_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_36_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_10\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_11\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_12\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_13\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_132\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_133\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_134\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_135\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_14\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_15\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_16\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_17\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_18\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_19\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_20\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_21\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_22\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_23\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_24\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_25\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_26\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_27\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_28\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_29\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_30\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_31\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_32\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_33\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_34\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_35\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_7\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_8\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_9\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_12_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_13_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_15_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_16_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_18_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_19_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_21_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_22_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_24_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_25_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_27_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_28_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_32_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_33_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_34_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_35_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_36_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_10\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_11\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_12\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_13\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_132\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_133\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_134\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_135\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_14\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_15\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_16\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_17\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_18\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_19\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_20\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_21\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_22\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_23\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_24\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_25\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_26\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_27\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_28\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_29\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_30\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_31\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_32\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_33\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_34\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_35\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_7\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_8\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_9\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_12_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_13_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_15_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_16_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_18_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_19_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_21_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_22_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_24_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_25_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_27_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_28_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_32_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_33_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_34_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_35_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_36_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_10\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_11\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_12\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_13\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_132\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_133\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_134\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_135\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_14\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_15\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_16\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_17\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_18\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_19\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_20\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_21\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_22\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_23\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_24\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_25\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_26\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_27\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_28\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_29\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_30\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_31\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_32\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_33\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_34\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_35\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_7\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_8\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_9\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_10\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_11\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_12\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_13\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_132\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_133\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_134\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_135\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_14\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_15\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_16\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_17\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_18\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_19\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_20\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_21\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_22\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_23\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_24\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_25\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_26\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_27\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_28\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_29\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_30\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_31\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_32\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_33\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_34\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_35\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_7\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_8\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_9\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_12_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_13_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_15_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_16_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_18_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_19_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_21_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_22_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_24_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_25_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_27_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_28_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_32_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_33_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_34_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_35_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_36_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_37_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_38_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_39_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_12_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_13_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_15_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_16_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_18_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_19_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_21_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_22_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_24_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_25_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_27_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_28_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_32_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_33_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_34_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_35_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_36_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_10\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_11\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_12\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_13\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_132\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_133\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_134\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_135\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_14\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_15\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_16\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_17\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_18\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_19\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_20\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_21\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_22\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_23\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_24\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_25\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_26\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_27\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_28\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_29\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_30\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_31\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_32\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_33\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_34\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_35\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_7\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_8\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_9\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_12_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_13_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_15_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_16_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_18_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_19_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_21_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_22_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_24_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_25_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_27_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_28_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_32_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_33_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_34_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_35_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_36_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_10\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_11\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_12\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_13\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_132\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_133\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_134\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_135\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_14\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_15\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_16\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_17\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_18\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_19\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_20\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_21\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_22\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_23\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_24\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_25\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_26\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_27\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_28\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_29\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_30\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_31\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_32\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_33\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_34\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_35\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_7\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_8\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_9\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_12_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_13_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_15_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_16_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_18_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_19_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_21_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_22_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_24_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_25_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_27_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_28_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_32_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_33_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_34_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_35_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_36_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_10\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_11\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_12\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_13\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_132\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_133\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_134\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_135\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_14\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_15\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_16\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_17\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_18\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_19\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_20\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_21\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_22\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_23\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_24\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_25\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_26\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_27\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_28\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_29\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_30\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_31\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_32\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_33\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_34\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_35\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_7\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_8\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_9\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_10_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_12_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_13_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_15_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_16_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_18_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_19_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_21_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_22_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_24_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_25_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_27_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_28_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_32_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_33_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_34_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_35_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_36_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_9_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0\ : label is 1048576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0\ : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_5\ : label is "soft_lutpair1";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1\ : label is 31;
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10\ : label is 160;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10\ : label is 191;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10\ : label is 160;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10\ : label is 191;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_4\ : label is "soft_lutpair21";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11\ : label is 160;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11\ : label is 191;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11\ : label is 160;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11\ : label is 191;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_10\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_11\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_12\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_13\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_14\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_15\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_16\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_17\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_18\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_19\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_20\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_21\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_22\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_23\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_24\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_25\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_26\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_27\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_28\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_29\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_3\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_30\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_31\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_32\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_33\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_34\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_35\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_36\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_4\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_5\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_6\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_7\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_8\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_9\ : label is "soft_lutpair229";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12\ : label is 192;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12\ : label is 223;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12\ : label is 192;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12\ : label is 223;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_4\ : label is "soft_lutpair25";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13\ : label is 192;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13\ : label is 223;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13\ : label is 192;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13\ : label is 223;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_10\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_11\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_12\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_13\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_14\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_15\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_16\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_17\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_18\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_19\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_20\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_21\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_22\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_23\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_24\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_25\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_26\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_27\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_28\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_29\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_3\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_30\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_31\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_32\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_33\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_34\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_35\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_36\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_4\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_5\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_6\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_7\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_8\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_9\ : label is "soft_lutpair213";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14\ : label is 224;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14\ : label is 255;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14\ : label is 224;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14\ : label is 255;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_4\ : label is "soft_lutpair29";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15\ : label is 224;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15\ : label is 255;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15\ : label is 224;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15\ : label is 255;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_10\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_11\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_12\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_13\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_14\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_15\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_16\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_17\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_18\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_19\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_20\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_21\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_22\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_23\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_24\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_25\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_26\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_27\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_28\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_29\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_3\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_30\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_31\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_32\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_33\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_34\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_35\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_36\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_4\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_5\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_6\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_7\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_8\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_9\ : label is "soft_lutpair197";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16\ : label is 256;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16\ : label is 287;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16\ : label is 256;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16\ : label is 287;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_4\ : label is "soft_lutpair33";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17\ : label is 256;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17\ : label is 287;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17\ : label is 256;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17\ : label is 287;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_10\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_11\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_12\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_13\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_14\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_15\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_16\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_17\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_18\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_19\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_20\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_21\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_22\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_23\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_24\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_25\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_26\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_27\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_28\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_29\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_30\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_31\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_32\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_33\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_34\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_35\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_36\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_5\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_6\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_7\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_8\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_9\ : label is "soft_lutpair181";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18\ : label is 288;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18\ : label is 319;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18\ : label is 288;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18\ : label is 319;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_4\ : label is "soft_lutpair37";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19\ : label is 288;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19\ : label is 319;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19\ : label is 288;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19\ : label is 319;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_10\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_11\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_12\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_13\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_14\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_15\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_16\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_17\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_18\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_19\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_20\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_21\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_22\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_23\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_24\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_25\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_26\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_27\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_28\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_29\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_3\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_30\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_31\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_32\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_33\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_34\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_35\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_36\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_4\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_5\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_6\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_7\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_8\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_9\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_10\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_11\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_12\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_13\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_14\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_15\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_17\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_18\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_19\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_20\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_3\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_4\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_5\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_6\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_7\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_8\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_9\ : label is "soft_lutpair309";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2\ : label is 32;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2\ : label is 63;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2\ : label is 32;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2\ : label is 63;
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20\ : label is 320;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20\ : label is 351;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20\ : label is 320;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20\ : label is 351;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_4\ : label is "soft_lutpair41";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21\ : label is 320;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21\ : label is 351;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21\ : label is 320;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21\ : label is 351;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_10\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_11\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_12\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_13\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_14\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_15\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_16\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_17\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_18\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_19\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_20\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_21\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_22\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_23\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_24\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_25\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_26\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_27\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_28\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_29\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_30\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_31\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_32\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_33\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_34\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_35\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_36\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_5\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_6\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_7\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_8\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_9\ : label is "soft_lutpair149";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22\ : label is 352;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22\ : label is 383;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22\ : label is 352;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22\ : label is 383;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_4\ : label is "soft_lutpair45";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23\ : label is 352;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23\ : label is 383;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23\ : label is 352;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23\ : label is 383;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_10\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_11\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_12\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_13\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_14\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_15\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_16\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_17\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_18\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_19\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_20\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_21\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_22\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_23\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_24\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_25\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_26\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_27\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_28\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_29\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_30\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_31\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_32\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_33\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_34\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_35\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_36\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_5\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_6\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_7\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_8\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_9\ : label is "soft_lutpair133";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24\ : label is 384;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24\ : label is 415;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24\ : label is 384;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24\ : label is 415;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_4\ : label is "soft_lutpair49";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25\ : label is 384;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25\ : label is 415;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25\ : label is 384;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25\ : label is 415;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_10\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_11\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_12\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_13\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_14\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_15\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_16\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_17\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_18\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_19\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_20\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_21\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_22\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_23\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_24\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_25\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_26\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_27\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_28\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_29\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_30\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_31\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_32\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_33\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_34\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_35\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_36\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_4\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_5\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_6\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_7\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_8\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_9\ : label is "soft_lutpair117";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26\ : label is 416;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26\ : label is 447;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26\ : label is 416;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26\ : label is 447;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_4\ : label is "soft_lutpair53";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27\ : label is 416;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27\ : label is 447;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27\ : label is 416;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27\ : label is 447;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_10\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_11\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_12\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_13\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_14\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_15\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_16\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_17\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_18\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_19\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_20\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_21\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_22\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_23\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_24\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_25\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_26\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_27\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_28\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_29\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_30\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_31\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_32\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_33\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_34\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_35\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_36\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_4\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_5\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_6\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_7\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_8\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_9\ : label is "soft_lutpair101";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28\ : label is 448;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28\ : label is 479;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28\ : label is 448;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28\ : label is 479;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_4\ : label is "soft_lutpair57";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29\ : label is 448;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29\ : label is 479;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29\ : label is 448;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29\ : label is 479;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_10\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_11\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_12\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_13\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_14\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_15\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_16\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_17\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_18\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_19\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_20\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_21\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_22\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_23\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_24\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_25\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_26\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_27\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_28\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_29\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_30\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_31\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_32\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_33\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_34\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_35\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_36\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_4\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_5\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_6\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_7\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_8\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_9\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_4\ : label is "soft_lutpair5";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3\ : label is 32;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3\ : label is 63;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3\ : label is 32;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3\ : label is 63;
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30\ : label is 480;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30\ : label is 511;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30\ : label is 480;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30\ : label is 511;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_4\ : label is "soft_lutpair61";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31\ : label is 480;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31\ : label is 511;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31\ : label is 480;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31\ : label is 511;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_10\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_11\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_12\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_13\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_14\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_15\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_16\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_17\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_18\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_19\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_20\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_21\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_22\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_23\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_24\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_25\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_26\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_27\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_28\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_29\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_30\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_31\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_32\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_33\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_34\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_35\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_36\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_37\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_38\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_39\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_5\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_6\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_7\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_8\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_9\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_10\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_11\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_12\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_13\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_14\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_15\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_16\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_17\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_18\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_19\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_20\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_21\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_22\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_23\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_24\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_25\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_26\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_27\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_28\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_29\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_3\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_30\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_31\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_32\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_33\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_34\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_35\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_36\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_4\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_5\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_6\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_7\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_8\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_9\ : label is "soft_lutpair293";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4\ : label is 64;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4\ : label is 95;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4\ : label is 64;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4\ : label is 95;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_4\ : label is "soft_lutpair9";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5\ : label is 64;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5\ : label is 95;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5\ : label is 64;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5\ : label is 95;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_10\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_11\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_12\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_13\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_14\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_15\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_16\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_17\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_18\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_19\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_20\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_21\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_22\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_23\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_24\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_25\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_26\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_27\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_28\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_29\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_3\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_30\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_31\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_32\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_33\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_34\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_35\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_36\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_4\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_5\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_6\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_7\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_8\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_9\ : label is "soft_lutpair277";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6\ : label is 96;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6\ : label is 127;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6\ : label is 96;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6\ : label is 127;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_4\ : label is "soft_lutpair13";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7\ : label is 96;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7\ : label is 127;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7\ : label is 96;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7\ : label is 127;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_10\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_11\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_12\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_13\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_14\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_15\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_16\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_17\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_18\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_19\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_20\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_21\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_22\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_23\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_24\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_25\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_26\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_27\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_28\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_29\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_3\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_30\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_31\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_32\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_33\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_34\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_35\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_36\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_4\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_5\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_6\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_7\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_8\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_9\ : label is "soft_lutpair261";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8\ : label is 128;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8\ : label is 159;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8\ : label is 128;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8\ : label is 159;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_4\ : label is "soft_lutpair17";
  attribute KEEP_HIERARCHY of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9\ : label is "yes";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9\ : label is 128;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9\ : label is 159;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9\ : label is 1048576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9\ : label is "inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9\ : label is "RAMB36E5";
  attribute XILINX_TRANSFORM_PINMAP of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9\ : label is "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL RSTREGB:RSTREGBU,RSTREGBL SLEEP:SLEEPU,SLEEPL WEA[0]:WEAU[0],WEAL[0] WEA[1]:WEAU[1],WEAL[1] WEA[2]:WEAU[2],WEAL[2] WEA[3]:WEAU[3],WEAL[3] WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3]";
  attribute ram_addr_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9\ : label is 128;
  attribute ram_slice_end of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9\ : label is 159;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_10\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_11\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_12\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_13\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_14\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_15\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_16\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_17\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_18\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_19\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_20\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_21\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_22\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_23\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_24\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_25\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_26\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_27\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_28\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_29\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_3\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_30\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_31\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_32\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_33\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_34\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_35\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_36\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_4\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_5\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_6\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_7\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_8\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_9\ : label is "soft_lutpair245";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  doutb(511) <= \<const0>\;
  doutb(510) <= \<const0>\;
  doutb(509) <= \<const0>\;
  doutb(508) <= \<const0>\;
  doutb(507) <= \<const0>\;
  doutb(506) <= \<const0>\;
  doutb(505) <= \<const0>\;
  doutb(504) <= \<const0>\;
  doutb(503) <= \<const0>\;
  doutb(502) <= \<const0>\;
  doutb(501) <= \<const0>\;
  doutb(500) <= \<const0>\;
  doutb(499) <= \<const0>\;
  doutb(498) <= \<const0>\;
  doutb(497) <= \<const0>\;
  doutb(496) <= \<const0>\;
  doutb(495) <= \<const0>\;
  doutb(494) <= \<const0>\;
  doutb(493) <= \<const0>\;
  doutb(492) <= \<const0>\;
  doutb(491) <= \<const0>\;
  doutb(490) <= \<const0>\;
  doutb(489) <= \<const0>\;
  doutb(488) <= \<const0>\;
  doutb(487) <= \<const0>\;
  doutb(486) <= \<const0>\;
  doutb(485) <= \<const0>\;
  doutb(484) <= \<const0>\;
  doutb(483) <= \<const0>\;
  doutb(482) <= \<const0>\;
  doutb(481) <= \<const0>\;
  doutb(480) <= \<const0>\;
  doutb(479) <= \<const0>\;
  doutb(478) <= \<const0>\;
  doutb(477) <= \<const0>\;
  doutb(476) <= \<const0>\;
  doutb(475) <= \<const0>\;
  doutb(474) <= \<const0>\;
  doutb(473) <= \<const0>\;
  doutb(472) <= \<const0>\;
  doutb(471) <= \<const0>\;
  doutb(470) <= \<const0>\;
  doutb(469) <= \<const0>\;
  doutb(468) <= \<const0>\;
  doutb(467) <= \<const0>\;
  doutb(466) <= \<const0>\;
  doutb(465) <= \<const0>\;
  doutb(464) <= \<const0>\;
  doutb(463) <= \<const0>\;
  doutb(462) <= \<const0>\;
  doutb(461) <= \<const0>\;
  doutb(460) <= \<const0>\;
  doutb(459) <= \<const0>\;
  doutb(458) <= \<const0>\;
  doutb(457) <= \<const0>\;
  doutb(456) <= \<const0>\;
  doutb(455) <= \<const0>\;
  doutb(454) <= \<const0>\;
  doutb(453) <= \<const0>\;
  doutb(452) <= \<const0>\;
  doutb(451) <= \<const0>\;
  doutb(450) <= \<const0>\;
  doutb(449) <= \<const0>\;
  doutb(448) <= \<const0>\;
  doutb(447) <= \<const0>\;
  doutb(446) <= \<const0>\;
  doutb(445) <= \<const0>\;
  doutb(444) <= \<const0>\;
  doutb(443) <= \<const0>\;
  doutb(442) <= \<const0>\;
  doutb(441) <= \<const0>\;
  doutb(440) <= \<const0>\;
  doutb(439) <= \<const0>\;
  doutb(438) <= \<const0>\;
  doutb(437) <= \<const0>\;
  doutb(436) <= \<const0>\;
  doutb(435) <= \<const0>\;
  doutb(434) <= \<const0>\;
  doutb(433) <= \<const0>\;
  doutb(432) <= \<const0>\;
  doutb(431) <= \<const0>\;
  doutb(430) <= \<const0>\;
  doutb(429) <= \<const0>\;
  doutb(428) <= \<const0>\;
  doutb(427) <= \<const0>\;
  doutb(426) <= \<const0>\;
  doutb(425) <= \<const0>\;
  doutb(424) <= \<const0>\;
  doutb(423) <= \<const0>\;
  doutb(422) <= \<const0>\;
  doutb(421) <= \<const0>\;
  doutb(420) <= \<const0>\;
  doutb(419) <= \<const0>\;
  doutb(418) <= \<const0>\;
  doutb(417) <= \<const0>\;
  doutb(416) <= \<const0>\;
  doutb(415) <= \<const0>\;
  doutb(414) <= \<const0>\;
  doutb(413) <= \<const0>\;
  doutb(412) <= \<const0>\;
  doutb(411) <= \<const0>\;
  doutb(410) <= \<const0>\;
  doutb(409) <= \<const0>\;
  doutb(408) <= \<const0>\;
  doutb(407) <= \<const0>\;
  doutb(406) <= \<const0>\;
  doutb(405) <= \<const0>\;
  doutb(404) <= \<const0>\;
  doutb(403) <= \<const0>\;
  doutb(402) <= \<const0>\;
  doutb(401) <= \<const0>\;
  doutb(400) <= \<const0>\;
  doutb(399) <= \<const0>\;
  doutb(398) <= \<const0>\;
  doutb(397) <= \<const0>\;
  doutb(396) <= \<const0>\;
  doutb(395) <= \<const0>\;
  doutb(394) <= \<const0>\;
  doutb(393) <= \<const0>\;
  doutb(392) <= \<const0>\;
  doutb(391) <= \<const0>\;
  doutb(390) <= \<const0>\;
  doutb(389) <= \<const0>\;
  doutb(388) <= \<const0>\;
  doutb(387) <= \<const0>\;
  doutb(386) <= \<const0>\;
  doutb(385) <= \<const0>\;
  doutb(384) <= \<const0>\;
  doutb(383) <= \<const0>\;
  doutb(382) <= \<const0>\;
  doutb(381) <= \<const0>\;
  doutb(380) <= \<const0>\;
  doutb(379) <= \<const0>\;
  doutb(378) <= \<const0>\;
  doutb(377) <= \<const0>\;
  doutb(376) <= \<const0>\;
  doutb(375) <= \<const0>\;
  doutb(374) <= \<const0>\;
  doutb(373) <= \<const0>\;
  doutb(372) <= \<const0>\;
  doutb(371) <= \<const0>\;
  doutb(370) <= \<const0>\;
  doutb(369) <= \<const0>\;
  doutb(368) <= \<const0>\;
  doutb(367) <= \<const0>\;
  doutb(366) <= \<const0>\;
  doutb(365) <= \<const0>\;
  doutb(364) <= \<const0>\;
  doutb(363) <= \<const0>\;
  doutb(362) <= \<const0>\;
  doutb(361) <= \<const0>\;
  doutb(360) <= \<const0>\;
  doutb(359) <= \<const0>\;
  doutb(358) <= \<const0>\;
  doutb(357) <= \<const0>\;
  doutb(356) <= \<const0>\;
  doutb(355) <= \<const0>\;
  doutb(354) <= \<const0>\;
  doutb(353) <= \<const0>\;
  doutb(352) <= \<const0>\;
  doutb(351) <= \<const0>\;
  doutb(350) <= \<const0>\;
  doutb(349) <= \<const0>\;
  doutb(348) <= \<const0>\;
  doutb(347) <= \<const0>\;
  doutb(346) <= \<const0>\;
  doutb(345) <= \<const0>\;
  doutb(344) <= \<const0>\;
  doutb(343) <= \<const0>\;
  doutb(342) <= \<const0>\;
  doutb(341) <= \<const0>\;
  doutb(340) <= \<const0>\;
  doutb(339) <= \<const0>\;
  doutb(338) <= \<const0>\;
  doutb(337) <= \<const0>\;
  doutb(336) <= \<const0>\;
  doutb(335) <= \<const0>\;
  doutb(334) <= \<const0>\;
  doutb(333) <= \<const0>\;
  doutb(332) <= \<const0>\;
  doutb(331) <= \<const0>\;
  doutb(330) <= \<const0>\;
  doutb(329) <= \<const0>\;
  doutb(328) <= \<const0>\;
  doutb(327) <= \<const0>\;
  doutb(326) <= \<const0>\;
  doutb(325) <= \<const0>\;
  doutb(324) <= \<const0>\;
  doutb(323) <= \<const0>\;
  doutb(322) <= \<const0>\;
  doutb(321) <= \<const0>\;
  doutb(320) <= \<const0>\;
  doutb(319) <= \<const0>\;
  doutb(318) <= \<const0>\;
  doutb(317) <= \<const0>\;
  doutb(316) <= \<const0>\;
  doutb(315) <= \<const0>\;
  doutb(314) <= \<const0>\;
  doutb(313) <= \<const0>\;
  doutb(312) <= \<const0>\;
  doutb(311) <= \<const0>\;
  doutb(310) <= \<const0>\;
  doutb(309) <= \<const0>\;
  doutb(308) <= \<const0>\;
  doutb(307) <= \<const0>\;
  doutb(306) <= \<const0>\;
  doutb(305) <= \<const0>\;
  doutb(304) <= \<const0>\;
  doutb(303) <= \<const0>\;
  doutb(302) <= \<const0>\;
  doutb(301) <= \<const0>\;
  doutb(300) <= \<const0>\;
  doutb(299) <= \<const0>\;
  doutb(298) <= \<const0>\;
  doutb(297) <= \<const0>\;
  doutb(296) <= \<const0>\;
  doutb(295) <= \<const0>\;
  doutb(294) <= \<const0>\;
  doutb(293) <= \<const0>\;
  doutb(292) <= \<const0>\;
  doutb(291) <= \<const0>\;
  doutb(290) <= \<const0>\;
  doutb(289) <= \<const0>\;
  doutb(288) <= \<const0>\;
  doutb(287) <= \<const0>\;
  doutb(286) <= \<const0>\;
  doutb(285) <= \<const0>\;
  doutb(284) <= \<const0>\;
  doutb(283) <= \<const0>\;
  doutb(282) <= \<const0>\;
  doutb(281) <= \<const0>\;
  doutb(280) <= \<const0>\;
  doutb(279) <= \<const0>\;
  doutb(278) <= \<const0>\;
  doutb(277) <= \<const0>\;
  doutb(276) <= \<const0>\;
  doutb(275) <= \<const0>\;
  doutb(274) <= \<const0>\;
  doutb(273) <= \<const0>\;
  doutb(272) <= \<const0>\;
  doutb(271) <= \<const0>\;
  doutb(270) <= \<const0>\;
  doutb(269) <= \<const0>\;
  doutb(268) <= \<const0>\;
  doutb(267) <= \<const0>\;
  doutb(266) <= \<const0>\;
  doutb(265) <= \<const0>\;
  doutb(264) <= \<const0>\;
  doutb(263) <= \<const0>\;
  doutb(262) <= \<const0>\;
  doutb(261) <= \<const0>\;
  doutb(260) <= \<const0>\;
  doutb(259) <= \<const0>\;
  doutb(258) <= \<const0>\;
  doutb(257) <= \<const0>\;
  doutb(256) <= \<const0>\;
  doutb(255) <= \<const0>\;
  doutb(254) <= \<const0>\;
  doutb(253) <= \<const0>\;
  doutb(252) <= \<const0>\;
  doutb(251) <= \<const0>\;
  doutb(250) <= \<const0>\;
  doutb(249) <= \<const0>\;
  doutb(248) <= \<const0>\;
  doutb(247) <= \<const0>\;
  doutb(246) <= \<const0>\;
  doutb(245) <= \<const0>\;
  doutb(244) <= \<const0>\;
  doutb(243) <= \<const0>\;
  doutb(242) <= \<const0>\;
  doutb(241) <= \<const0>\;
  doutb(240) <= \<const0>\;
  doutb(239) <= \<const0>\;
  doutb(238) <= \<const0>\;
  doutb(237) <= \<const0>\;
  doutb(236) <= \<const0>\;
  doutb(235) <= \<const0>\;
  doutb(234) <= \<const0>\;
  doutb(233) <= \<const0>\;
  doutb(232) <= \<const0>\;
  doutb(231) <= \<const0>\;
  doutb(230) <= \<const0>\;
  doutb(229) <= \<const0>\;
  doutb(228) <= \<const0>\;
  doutb(227) <= \<const0>\;
  doutb(226) <= \<const0>\;
  doutb(225) <= \<const0>\;
  doutb(224) <= \<const0>\;
  doutb(223) <= \<const0>\;
  doutb(222) <= \<const0>\;
  doutb(221) <= \<const0>\;
  doutb(220) <= \<const0>\;
  doutb(219) <= \<const0>\;
  doutb(218) <= \<const0>\;
  doutb(217) <= \<const0>\;
  doutb(216) <= \<const0>\;
  doutb(215) <= \<const0>\;
  doutb(214) <= \<const0>\;
  doutb(213) <= \<const0>\;
  doutb(212) <= \<const0>\;
  doutb(211) <= \<const0>\;
  doutb(210) <= \<const0>\;
  doutb(209) <= \<const0>\;
  doutb(208) <= \<const0>\;
  doutb(207) <= \<const0>\;
  doutb(206) <= \<const0>\;
  doutb(205) <= \<const0>\;
  doutb(204) <= \<const0>\;
  doutb(203) <= \<const0>\;
  doutb(202) <= \<const0>\;
  doutb(201) <= \<const0>\;
  doutb(200) <= \<const0>\;
  doutb(199) <= \<const0>\;
  doutb(198) <= \<const0>\;
  doutb(197) <= \<const0>\;
  doutb(196) <= \<const0>\;
  doutb(195) <= \<const0>\;
  doutb(194) <= \<const0>\;
  doutb(193) <= \<const0>\;
  doutb(192) <= \<const0>\;
  doutb(191) <= \<const0>\;
  doutb(190) <= \<const0>\;
  doutb(189) <= \<const0>\;
  doutb(188) <= \<const0>\;
  doutb(187) <= \<const0>\;
  doutb(186) <= \<const0>\;
  doutb(185) <= \<const0>\;
  doutb(184) <= \<const0>\;
  doutb(183) <= \<const0>\;
  doutb(182) <= \<const0>\;
  doutb(181) <= \<const0>\;
  doutb(180) <= \<const0>\;
  doutb(179) <= \<const0>\;
  doutb(178) <= \<const0>\;
  doutb(177) <= \<const0>\;
  doutb(176) <= \<const0>\;
  doutb(175) <= \<const0>\;
  doutb(174) <= \<const0>\;
  doutb(173) <= \<const0>\;
  doutb(172) <= \<const0>\;
  doutb(171) <= \<const0>\;
  doutb(170) <= \<const0>\;
  doutb(169) <= \<const0>\;
  doutb(168) <= \<const0>\;
  doutb(167) <= \<const0>\;
  doutb(166) <= \<const0>\;
  doutb(165) <= \<const0>\;
  doutb(164) <= \<const0>\;
  doutb(163) <= \<const0>\;
  doutb(162) <= \<const0>\;
  doutb(161) <= \<const0>\;
  doutb(160) <= \<const0>\;
  doutb(159) <= \<const0>\;
  doutb(158) <= \<const0>\;
  doutb(157) <= \<const0>\;
  doutb(156) <= \<const0>\;
  doutb(155) <= \<const0>\;
  doutb(154) <= \<const0>\;
  doutb(153) <= \<const0>\;
  doutb(152) <= \<const0>\;
  doutb(151) <= \<const0>\;
  doutb(150) <= \<const0>\;
  doutb(149) <= \<const0>\;
  doutb(148) <= \<const0>\;
  doutb(147) <= \<const0>\;
  doutb(146) <= \<const0>\;
  doutb(145) <= \<const0>\;
  doutb(144) <= \<const0>\;
  doutb(143) <= \<const0>\;
  doutb(142) <= \<const0>\;
  doutb(141) <= \<const0>\;
  doutb(140) <= \<const0>\;
  doutb(139) <= \<const0>\;
  doutb(138) <= \<const0>\;
  doutb(137) <= \<const0>\;
  doutb(136) <= \<const0>\;
  doutb(135) <= \<const0>\;
  doutb(134) <= \<const0>\;
  doutb(133) <= \<const0>\;
  doutb(132) <= \<const0>\;
  doutb(131) <= \<const0>\;
  doutb(130) <= \<const0>\;
  doutb(129) <= \<const0>\;
  doutb(128) <= \<const0>\;
  doutb(127) <= \<const0>\;
  doutb(126) <= \<const0>\;
  doutb(125) <= \<const0>\;
  doutb(124) <= \<const0>\;
  doutb(123) <= \<const0>\;
  doutb(122) <= \<const0>\;
  doutb(121) <= \<const0>\;
  doutb(120) <= \<const0>\;
  doutb(119) <= \<const0>\;
  doutb(118) <= \<const0>\;
  doutb(117) <= \<const0>\;
  doutb(116) <= \<const0>\;
  doutb(115) <= \<const0>\;
  doutb(114) <= \<const0>\;
  doutb(113) <= \<const0>\;
  doutb(112) <= \<const0>\;
  doutb(111) <= \<const0>\;
  doutb(110) <= \<const0>\;
  doutb(109) <= \<const0>\;
  doutb(108) <= \<const0>\;
  doutb(107) <= \<const0>\;
  doutb(106) <= \<const0>\;
  doutb(105) <= \<const0>\;
  doutb(104) <= \<const0>\;
  doutb(103) <= \<const0>\;
  doutb(102) <= \<const0>\;
  doutb(101) <= \<const0>\;
  doutb(100) <= \<const0>\;
  doutb(99) <= \<const0>\;
  doutb(98) <= \<const0>\;
  doutb(97) <= \<const0>\;
  doutb(96) <= \<const0>\;
  doutb(95) <= \<const0>\;
  doutb(94) <= \<const0>\;
  doutb(93) <= \<const0>\;
  doutb(92) <= \<const0>\;
  doutb(91) <= \<const0>\;
  doutb(90) <= \<const0>\;
  doutb(89) <= \<const0>\;
  doutb(88) <= \<const0>\;
  doutb(87) <= \<const0>\;
  doutb(86) <= \<const0>\;
  doutb(85) <= \<const0>\;
  doutb(84) <= \<const0>\;
  doutb(83) <= \<const0>\;
  doutb(82) <= \<const0>\;
  doutb(81) <= \<const0>\;
  doutb(80) <= \<const0>\;
  doutb(79) <= \<const0>\;
  doutb(78) <= \<const0>\;
  doutb(77) <= \<const0>\;
  doutb(76) <= \<const0>\;
  doutb(75) <= \<const0>\;
  doutb(74) <= \<const0>\;
  doutb(73) <= \<const0>\;
  doutb(72) <= \<const0>\;
  doutb(71) <= \<const0>\;
  doutb(70) <= \<const0>\;
  doutb(69) <= \<const0>\;
  doutb(68) <= \<const0>\;
  doutb(67) <= \<const0>\;
  doutb(66) <= \<const0>\;
  doutb(65) <= \<const0>\;
  doutb(64) <= \<const0>\;
  doutb(63) <= \<const0>\;
  doutb(62) <= \<const0>\;
  doutb(61) <= \<const0>\;
  doutb(60) <= \<const0>\;
  doutb(59) <= \<const0>\;
  doutb(58) <= \<const0>\;
  doutb(57) <= \<const0>\;
  doutb(56) <= \<const0>\;
  doutb(55) <= \<const0>\;
  doutb(54) <= \<const0>\;
  doutb(53) <= \<const0>\;
  doutb(52) <= \<const0>\;
  doutb(51) <= \<const0>\;
  doutb(50) <= \<const0>\;
  doutb(49) <= \<const0>\;
  doutb(48) <= \<const0>\;
  doutb(47) <= \<const0>\;
  doutb(46) <= \<const0>\;
  doutb(45) <= \<const0>\;
  doutb(44) <= \<const0>\;
  doutb(43) <= \<const0>\;
  doutb(42) <= \<const0>\;
  doutb(41) <= \<const0>\;
  doutb(40) <= \<const0>\;
  doutb(39) <= \<const0>\;
  doutb(38) <= \<const0>\;
  doutb(37) <= \<const0>\;
  doutb(36) <= \<const0>\;
  doutb(35) <= \<const0>\;
  doutb(34) <= \<const0>\;
  doutb(33) <= \<const0>\;
  doutb(32) <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_4\,
      CASDOUTA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_5\,
      CASDOUTA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_6\,
      CASDOUTA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_7\,
      CASDOUTA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_8\,
      CASDOUTA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_9\,
      CASDOUTA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_10\,
      CASDOUTA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_11\,
      CASDOUTA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_12\,
      CASDOUTA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_13\,
      CASDOUTA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_14\,
      CASDOUTA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_15\,
      CASDOUTA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_16\,
      CASDOUTA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_17\,
      CASDOUTA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_18\,
      CASDOUTA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_19\,
      CASDOUTA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_20\,
      CASDOUTA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_21\,
      CASDOUTA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_22\,
      CASDOUTA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_23\,
      CASDOUTA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_24\,
      CASDOUTA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_25\,
      CASDOUTA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_26\,
      CASDOUTA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_27\,
      CASDOUTA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_28\,
      CASDOUTA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_29\,
      CASDOUTA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_30\,
      CASDOUTA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_31\,
      CASDOUTA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_32\,
      CASDOUTA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_33\,
      CASDOUTA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_34\,
      CASDOUTA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_35\,
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_132\,
      CASDOUTPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_133\,
      CASDOUTPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_134\,
      CASDOUTPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_135\,
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_16_n_0\,
      DINADIN(15 downto 0) => dina(15 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_2_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_3_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_4_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_5_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_2_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_3_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_4_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_5_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => addra(10),
      I1 => ena,
      I2 => rsta,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(3),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(2),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(1),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(0),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_5_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_4\,
      CASDINA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_5\,
      CASDINA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_6\,
      CASDINA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_7\,
      CASDINA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_8\,
      CASDINA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_9\,
      CASDINA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_10\,
      CASDINA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_11\,
      CASDINA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_12\,
      CASDINA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_13\,
      CASDINA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_14\,
      CASDINA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_15\,
      CASDINA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_16\,
      CASDINA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_17\,
      CASDINA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_18\,
      CASDINA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_19\,
      CASDINA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_20\,
      CASDINA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_21\,
      CASDINA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_22\,
      CASDINA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_23\,
      CASDINA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_24\,
      CASDINA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_25\,
      CASDINA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_26\,
      CASDINA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_27\,
      CASDINA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_28\,
      CASDINA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_29\,
      CASDINA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_30\,
      CASDINA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_31\,
      CASDINA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_32\,
      CASDINA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_33\,
      CASDINA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_34\,
      CASDINA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_35\,
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_132\,
      CASDINPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_133\,
      CASDINPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_134\,
      CASDINPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_n_135\,
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXAU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_AU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_16_n_0\,
      DINADIN(15 downto 0) => dina(15 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => douta(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_17_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_18_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_19_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_20_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_17_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_18_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_19_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_20_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_4\,
      CASDOUTA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_5\,
      CASDOUTA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_6\,
      CASDOUTA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_7\,
      CASDOUTA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_8\,
      CASDOUTA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_9\,
      CASDOUTA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_10\,
      CASDOUTA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_11\,
      CASDOUTA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_12\,
      CASDOUTA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_13\,
      CASDOUTA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_14\,
      CASDOUTA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_15\,
      CASDOUTA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_16\,
      CASDOUTA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_17\,
      CASDOUTA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_18\,
      CASDOUTA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_19\,
      CASDOUTA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_20\,
      CASDOUTA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_21\,
      CASDOUTA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_22\,
      CASDOUTA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_23\,
      CASDOUTA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_24\,
      CASDOUTA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_25\,
      CASDOUTA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_26\,
      CASDOUTA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_27\,
      CASDOUTA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_28\,
      CASDOUTA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_29\,
      CASDOUTA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_30\,
      CASDOUTA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_31\,
      CASDOUTA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_32\,
      CASDOUTA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_33\,
      CASDOUTA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_34\,
      CASDOUTA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_35\,
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_132\,
      CASDOUTPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_133\,
      CASDOUTPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_134\,
      CASDOUTPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_135\,
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_1_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_2_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_3_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_4_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_1_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_2_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_3_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_4_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(23),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(22),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(21),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(20),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_4\,
      CASDINA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_5\,
      CASDINA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_6\,
      CASDINA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_7\,
      CASDINA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_8\,
      CASDINA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_9\,
      CASDINA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_10\,
      CASDINA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_11\,
      CASDINA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_12\,
      CASDINA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_13\,
      CASDINA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_14\,
      CASDINA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_15\,
      CASDINA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_16\,
      CASDINA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_17\,
      CASDINA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_18\,
      CASDINA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_19\,
      CASDINA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_20\,
      CASDINA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_21\,
      CASDINA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_22\,
      CASDINA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_23\,
      CASDINA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_24\,
      CASDINA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_25\,
      CASDINA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_26\,
      CASDINA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_27\,
      CASDINA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_28\,
      CASDINA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_29\,
      CASDINA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_30\,
      CASDINA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_31\,
      CASDINA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_32\,
      CASDINA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_33\,
      CASDINA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_34\,
      CASDINA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_35\,
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_132\,
      CASDINPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_133\,
      CASDINPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_134\,
      CASDINPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10_n_135\,
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXAU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_AU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => douta(191 downto 160),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_33_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_34_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_35_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_36_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_33_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_34_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_35_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_36_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(191),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(182),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_10_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(181),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_11_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(180),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_12_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(179),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_13_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(178),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_14_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(177),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_15_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(176),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_16_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(175),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_17_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(174),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_18_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(173),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_19_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(190),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(172),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_20_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(171),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_21_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(170),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_22_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(169),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_23_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(168),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_24_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(167),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_25_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(166),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_26_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(165),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_27_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(164),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_28_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(163),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_29_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(189),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(162),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_30_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(161),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_31_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(160),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_32_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(23),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_33_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(22),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_34_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(21),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_35_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(20),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_36_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(188),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(187),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_5_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(186),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_6_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(185),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_7_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(184),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_8_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(183),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11_i_9_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_4\,
      CASDOUTA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_5\,
      CASDOUTA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_6\,
      CASDOUTA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_7\,
      CASDOUTA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_8\,
      CASDOUTA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_9\,
      CASDOUTA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_10\,
      CASDOUTA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_11\,
      CASDOUTA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_12\,
      CASDOUTA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_13\,
      CASDOUTA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_14\,
      CASDOUTA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_15\,
      CASDOUTA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_16\,
      CASDOUTA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_17\,
      CASDOUTA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_18\,
      CASDOUTA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_19\,
      CASDOUTA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_20\,
      CASDOUTA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_21\,
      CASDOUTA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_22\,
      CASDOUTA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_23\,
      CASDOUTA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_24\,
      CASDOUTA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_25\,
      CASDOUTA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_26\,
      CASDOUTA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_27\,
      CASDOUTA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_28\,
      CASDOUTA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_29\,
      CASDOUTA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_30\,
      CASDOUTA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_31\,
      CASDOUTA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_32\,
      CASDOUTA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_33\,
      CASDOUTA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_34\,
      CASDOUTA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_35\,
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_132\,
      CASDOUTPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_133\,
      CASDOUTPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_134\,
      CASDOUTPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_135\,
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_1_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_2_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_3_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_4_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_1_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_2_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_3_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_4_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(27),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(26),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(25),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(24),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_4\,
      CASDINA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_5\,
      CASDINA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_6\,
      CASDINA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_7\,
      CASDINA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_8\,
      CASDINA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_9\,
      CASDINA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_10\,
      CASDINA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_11\,
      CASDINA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_12\,
      CASDINA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_13\,
      CASDINA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_14\,
      CASDINA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_15\,
      CASDINA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_16\,
      CASDINA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_17\,
      CASDINA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_18\,
      CASDINA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_19\,
      CASDINA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_20\,
      CASDINA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_21\,
      CASDINA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_22\,
      CASDINA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_23\,
      CASDINA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_24\,
      CASDINA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_25\,
      CASDINA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_26\,
      CASDINA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_27\,
      CASDINA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_28\,
      CASDINA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_29\,
      CASDINA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_30\,
      CASDINA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_31\,
      CASDINA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_32\,
      CASDINA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_33\,
      CASDINA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_34\,
      CASDINA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_35\,
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_132\,
      CASDINPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_133\,
      CASDINPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_134\,
      CASDINPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12_n_135\,
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXAU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_AU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => douta(223 downto 192),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_33_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_34_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_35_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_36_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_33_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_34_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_35_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_36_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(223),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(214),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_10_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(213),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_11_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(212),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_12_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(211),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_13_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(210),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_14_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(209),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_15_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(208),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_16_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(207),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_17_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(206),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_18_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(205),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_19_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(222),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(204),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_20_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(203),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_21_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(202),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_22_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(201),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_23_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(200),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_24_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(199),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_25_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(198),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_26_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(197),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_27_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(196),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_28_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(195),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_29_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(221),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(194),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_30_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(193),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_31_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(192),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_32_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(27),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_33_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(26),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_34_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(25),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_35_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(24),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_36_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(220),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(219),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_5_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(218),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_6_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(217),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_7_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(216),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_8_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(215),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13_i_9_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_4\,
      CASDOUTA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_5\,
      CASDOUTA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_6\,
      CASDOUTA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_7\,
      CASDOUTA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_8\,
      CASDOUTA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_9\,
      CASDOUTA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_10\,
      CASDOUTA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_11\,
      CASDOUTA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_12\,
      CASDOUTA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_13\,
      CASDOUTA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_14\,
      CASDOUTA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_15\,
      CASDOUTA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_16\,
      CASDOUTA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_17\,
      CASDOUTA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_18\,
      CASDOUTA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_19\,
      CASDOUTA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_20\,
      CASDOUTA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_21\,
      CASDOUTA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_22\,
      CASDOUTA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_23\,
      CASDOUTA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_24\,
      CASDOUTA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_25\,
      CASDOUTA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_26\,
      CASDOUTA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_27\,
      CASDOUTA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_28\,
      CASDOUTA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_29\,
      CASDOUTA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_30\,
      CASDOUTA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_31\,
      CASDOUTA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_32\,
      CASDOUTA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_33\,
      CASDOUTA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_34\,
      CASDOUTA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_35\,
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_132\,
      CASDOUTPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_133\,
      CASDOUTPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_134\,
      CASDOUTPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_135\,
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_1_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_2_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_3_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_4_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_1_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_2_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_3_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_4_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(31),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(30),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(29),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(28),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_4\,
      CASDINA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_5\,
      CASDINA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_6\,
      CASDINA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_7\,
      CASDINA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_8\,
      CASDINA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_9\,
      CASDINA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_10\,
      CASDINA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_11\,
      CASDINA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_12\,
      CASDINA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_13\,
      CASDINA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_14\,
      CASDINA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_15\,
      CASDINA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_16\,
      CASDINA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_17\,
      CASDINA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_18\,
      CASDINA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_19\,
      CASDINA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_20\,
      CASDINA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_21\,
      CASDINA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_22\,
      CASDINA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_23\,
      CASDINA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_24\,
      CASDINA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_25\,
      CASDINA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_26\,
      CASDINA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_27\,
      CASDINA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_28\,
      CASDINA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_29\,
      CASDINA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_30\,
      CASDINA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_31\,
      CASDINA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_32\,
      CASDINA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_33\,
      CASDINA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_34\,
      CASDINA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_35\,
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_132\,
      CASDINPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_133\,
      CASDINPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_134\,
      CASDINPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14_n_135\,
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXAU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_AU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => douta(255 downto 224),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_33_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_34_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_35_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_36_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_33_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_34_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_35_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_36_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(255),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(246),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_10_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(245),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_11_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(244),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_12_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(243),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_13_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(242),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_14_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(241),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_15_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(240),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_16_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(239),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_17_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(238),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_18_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(237),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_19_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(254),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(236),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_20_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(235),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_21_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(234),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_22_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(233),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_23_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(232),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_24_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(231),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_25_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(230),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_26_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(229),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_27_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(228),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_28_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(227),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_29_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(253),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(226),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_30_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(225),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_31_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(224),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_32_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(31),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_33_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(30),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_34_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(29),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_35_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(28),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_36_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(252),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(251),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_5_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(250),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_6_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(249),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_7_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(248),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_8_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(247),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15_i_9_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_4\,
      CASDOUTA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_5\,
      CASDOUTA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_6\,
      CASDOUTA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_7\,
      CASDOUTA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_8\,
      CASDOUTA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_9\,
      CASDOUTA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_10\,
      CASDOUTA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_11\,
      CASDOUTA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_12\,
      CASDOUTA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_13\,
      CASDOUTA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_14\,
      CASDOUTA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_15\,
      CASDOUTA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_16\,
      CASDOUTA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_17\,
      CASDOUTA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_18\,
      CASDOUTA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_19\,
      CASDOUTA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_20\,
      CASDOUTA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_21\,
      CASDOUTA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_22\,
      CASDOUTA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_23\,
      CASDOUTA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_24\,
      CASDOUTA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_25\,
      CASDOUTA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_26\,
      CASDOUTA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_27\,
      CASDOUTA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_28\,
      CASDOUTA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_29\,
      CASDOUTA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_30\,
      CASDOUTA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_31\,
      CASDOUTA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_32\,
      CASDOUTA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_33\,
      CASDOUTA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_34\,
      CASDOUTA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_35\,
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_132\,
      CASDOUTPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_133\,
      CASDOUTPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_134\,
      CASDOUTPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_135\,
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_1_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_2_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_3_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_4_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_1_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_2_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_3_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_4_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(35),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(34),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(33),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(32),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_4\,
      CASDINA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_5\,
      CASDINA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_6\,
      CASDINA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_7\,
      CASDINA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_8\,
      CASDINA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_9\,
      CASDINA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_10\,
      CASDINA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_11\,
      CASDINA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_12\,
      CASDINA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_13\,
      CASDINA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_14\,
      CASDINA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_15\,
      CASDINA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_16\,
      CASDINA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_17\,
      CASDINA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_18\,
      CASDINA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_19\,
      CASDINA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_20\,
      CASDINA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_21\,
      CASDINA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_22\,
      CASDINA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_23\,
      CASDINA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_24\,
      CASDINA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_25\,
      CASDINA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_26\,
      CASDINA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_27\,
      CASDINA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_28\,
      CASDINA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_29\,
      CASDINA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_30\,
      CASDINA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_31\,
      CASDINA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_32\,
      CASDINA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_33\,
      CASDINA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_34\,
      CASDINA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_35\,
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_132\,
      CASDINPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_133\,
      CASDINPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_134\,
      CASDINPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_16_n_135\,
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXAU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_AU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => douta(287 downto 256),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_33_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_34_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_35_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_36_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_33_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_34_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_35_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_36_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(287),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(278),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_10_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(277),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_11_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(276),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_12_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(275),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_13_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(274),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_14_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(273),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_15_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(272),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_16_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(271),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_17_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(270),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_18_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(269),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_19_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(286),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(268),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_20_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(267),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_21_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(266),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_22_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(265),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_23_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(264),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_24_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(263),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_25_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(262),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_26_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(261),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_27_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(260),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_28_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(259),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_29_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(285),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(258),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_30_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(257),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_31_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(256),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_32_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(35),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_33_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(34),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_34_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(33),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_35_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(32),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_36_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(284),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(283),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_5_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(282),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_6_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(281),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_7_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(280),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_8_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(279),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17_i_9_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_4\,
      CASDOUTA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_5\,
      CASDOUTA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_6\,
      CASDOUTA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_7\,
      CASDOUTA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_8\,
      CASDOUTA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_9\,
      CASDOUTA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_10\,
      CASDOUTA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_11\,
      CASDOUTA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_12\,
      CASDOUTA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_13\,
      CASDOUTA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_14\,
      CASDOUTA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_15\,
      CASDOUTA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_16\,
      CASDOUTA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_17\,
      CASDOUTA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_18\,
      CASDOUTA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_19\,
      CASDOUTA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_20\,
      CASDOUTA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_21\,
      CASDOUTA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_22\,
      CASDOUTA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_23\,
      CASDOUTA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_24\,
      CASDOUTA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_25\,
      CASDOUTA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_26\,
      CASDOUTA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_27\,
      CASDOUTA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_28\,
      CASDOUTA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_29\,
      CASDOUTA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_30\,
      CASDOUTA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_31\,
      CASDOUTA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_32\,
      CASDOUTA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_33\,
      CASDOUTA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_34\,
      CASDOUTA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_35\,
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_132\,
      CASDOUTPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_133\,
      CASDOUTPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_134\,
      CASDOUTPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_135\,
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_1_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_2_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_3_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_4_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_1_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_2_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_3_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_4_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(39),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(38),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(37),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(36),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_4\,
      CASDINA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_5\,
      CASDINA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_6\,
      CASDINA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_7\,
      CASDINA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_8\,
      CASDINA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_9\,
      CASDINA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_10\,
      CASDINA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_11\,
      CASDINA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_12\,
      CASDINA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_13\,
      CASDINA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_14\,
      CASDINA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_15\,
      CASDINA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_16\,
      CASDINA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_17\,
      CASDINA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_18\,
      CASDINA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_19\,
      CASDINA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_20\,
      CASDINA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_21\,
      CASDINA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_22\,
      CASDINA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_23\,
      CASDINA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_24\,
      CASDINA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_25\,
      CASDINA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_26\,
      CASDINA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_27\,
      CASDINA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_28\,
      CASDINA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_29\,
      CASDINA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_30\,
      CASDINA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_31\,
      CASDINA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_32\,
      CASDINA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_33\,
      CASDINA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_34\,
      CASDINA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_35\,
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_132\,
      CASDINPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_133\,
      CASDINPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_134\,
      CASDINPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_18_n_135\,
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXAU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_AU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => douta(319 downto 288),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_33_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_34_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_35_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_36_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_33_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_34_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_35_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_36_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(319),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(310),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_10_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(309),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_11_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(308),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_12_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(307),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_13_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(306),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_14_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(305),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_15_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(304),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_16_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(303),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_17_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(302),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_18_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(301),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_19_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(318),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(300),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_20_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(299),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_21_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(298),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_22_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(297),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_23_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(296),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_24_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(295),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_25_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(294),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_26_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(293),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_27_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(292),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_28_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(291),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_29_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(317),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(290),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_30_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(289),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_31_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(288),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_32_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(39),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_33_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(38),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_34_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(37),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_35_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(36),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_36_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(316),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(315),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_5_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(314),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_6_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(313),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_7_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(312),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_8_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(311),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19_i_9_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(31),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(22),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_10_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(21),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_11_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(20),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_12_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(19),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_13_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(18),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_14_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(17),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_15_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(16),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_16_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(3),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_17_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(2),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_18_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(1),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_19_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(30),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(0),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_20_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(29),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(28),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(27),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_5_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(26),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_6_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(25),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_7_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(24),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_8_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(23),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1_i_9_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_4\,
      CASDOUTA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_5\,
      CASDOUTA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_6\,
      CASDOUTA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_7\,
      CASDOUTA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_8\,
      CASDOUTA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_9\,
      CASDOUTA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_10\,
      CASDOUTA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_11\,
      CASDOUTA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_12\,
      CASDOUTA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_13\,
      CASDOUTA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_14\,
      CASDOUTA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_15\,
      CASDOUTA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_16\,
      CASDOUTA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_17\,
      CASDOUTA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_18\,
      CASDOUTA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_19\,
      CASDOUTA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_20\,
      CASDOUTA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_21\,
      CASDOUTA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_22\,
      CASDOUTA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_23\,
      CASDOUTA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_24\,
      CASDOUTA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_25\,
      CASDOUTA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_26\,
      CASDOUTA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_27\,
      CASDOUTA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_28\,
      CASDOUTA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_29\,
      CASDOUTA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_30\,
      CASDOUTA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_31\,
      CASDOUTA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_32\,
      CASDOUTA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_33\,
      CASDOUTA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_34\,
      CASDOUTA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_35\,
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_132\,
      CASDOUTPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_133\,
      CASDOUTPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_134\,
      CASDOUTPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_135\,
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_1_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_2_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_3_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_4_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_1_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_2_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_3_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_4_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_4\,
      CASDOUTA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_5\,
      CASDOUTA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_6\,
      CASDOUTA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_7\,
      CASDOUTA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_8\,
      CASDOUTA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_9\,
      CASDOUTA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_10\,
      CASDOUTA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_11\,
      CASDOUTA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_12\,
      CASDOUTA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_13\,
      CASDOUTA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_14\,
      CASDOUTA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_15\,
      CASDOUTA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_16\,
      CASDOUTA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_17\,
      CASDOUTA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_18\,
      CASDOUTA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_19\,
      CASDOUTA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_20\,
      CASDOUTA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_21\,
      CASDOUTA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_22\,
      CASDOUTA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_23\,
      CASDOUTA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_24\,
      CASDOUTA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_25\,
      CASDOUTA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_26\,
      CASDOUTA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_27\,
      CASDOUTA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_28\,
      CASDOUTA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_29\,
      CASDOUTA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_30\,
      CASDOUTA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_31\,
      CASDOUTA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_32\,
      CASDOUTA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_33\,
      CASDOUTA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_34\,
      CASDOUTA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_35\,
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_132\,
      CASDOUTPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_133\,
      CASDOUTPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_134\,
      CASDOUTPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_135\,
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_1_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_2_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_3_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_4_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_1_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_2_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_3_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_4_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(43),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(42),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(41),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(40),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_4\,
      CASDINA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_5\,
      CASDINA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_6\,
      CASDINA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_7\,
      CASDINA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_8\,
      CASDINA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_9\,
      CASDINA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_10\,
      CASDINA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_11\,
      CASDINA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_12\,
      CASDINA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_13\,
      CASDINA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_14\,
      CASDINA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_15\,
      CASDINA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_16\,
      CASDINA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_17\,
      CASDINA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_18\,
      CASDINA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_19\,
      CASDINA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_20\,
      CASDINA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_21\,
      CASDINA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_22\,
      CASDINA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_23\,
      CASDINA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_24\,
      CASDINA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_25\,
      CASDINA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_26\,
      CASDINA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_27\,
      CASDINA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_28\,
      CASDINA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_29\,
      CASDINA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_30\,
      CASDINA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_31\,
      CASDINA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_32\,
      CASDINA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_33\,
      CASDINA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_34\,
      CASDINA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_35\,
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_132\,
      CASDINPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_133\,
      CASDINPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_134\,
      CASDINPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_20_n_135\,
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXAU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_AU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => douta(351 downto 320),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_33_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_34_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_35_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_36_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_33_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_34_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_35_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_36_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(351),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(342),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_10_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(341),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_11_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(340),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_12_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(339),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_13_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(338),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_14_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(337),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_15_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(336),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_16_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(335),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_17_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(334),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_18_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(333),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_19_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(350),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(332),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_20_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(331),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_21_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(330),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_22_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(329),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_23_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(328),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_24_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(327),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_25_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(326),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_26_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(325),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_27_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(324),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_28_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(323),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_29_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(349),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(322),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_30_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(321),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_31_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(320),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_32_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(43),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_33_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(42),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_34_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(41),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_35_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(40),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_36_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(348),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(347),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_5_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(346),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_6_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(345),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_7_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(344),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_8_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(343),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_21_i_9_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_4\,
      CASDOUTA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_5\,
      CASDOUTA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_6\,
      CASDOUTA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_7\,
      CASDOUTA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_8\,
      CASDOUTA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_9\,
      CASDOUTA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_10\,
      CASDOUTA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_11\,
      CASDOUTA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_12\,
      CASDOUTA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_13\,
      CASDOUTA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_14\,
      CASDOUTA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_15\,
      CASDOUTA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_16\,
      CASDOUTA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_17\,
      CASDOUTA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_18\,
      CASDOUTA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_19\,
      CASDOUTA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_20\,
      CASDOUTA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_21\,
      CASDOUTA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_22\,
      CASDOUTA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_23\,
      CASDOUTA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_24\,
      CASDOUTA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_25\,
      CASDOUTA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_26\,
      CASDOUTA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_27\,
      CASDOUTA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_28\,
      CASDOUTA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_29\,
      CASDOUTA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_30\,
      CASDOUTA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_31\,
      CASDOUTA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_32\,
      CASDOUTA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_33\,
      CASDOUTA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_34\,
      CASDOUTA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_35\,
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_132\,
      CASDOUTPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_133\,
      CASDOUTPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_134\,
      CASDOUTPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_135\,
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_1_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_2_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_3_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_4_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_1_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_2_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_3_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_4_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(47),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(46),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(45),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(44),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_4\,
      CASDINA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_5\,
      CASDINA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_6\,
      CASDINA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_7\,
      CASDINA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_8\,
      CASDINA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_9\,
      CASDINA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_10\,
      CASDINA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_11\,
      CASDINA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_12\,
      CASDINA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_13\,
      CASDINA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_14\,
      CASDINA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_15\,
      CASDINA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_16\,
      CASDINA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_17\,
      CASDINA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_18\,
      CASDINA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_19\,
      CASDINA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_20\,
      CASDINA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_21\,
      CASDINA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_22\,
      CASDINA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_23\,
      CASDINA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_24\,
      CASDINA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_25\,
      CASDINA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_26\,
      CASDINA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_27\,
      CASDINA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_28\,
      CASDINA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_29\,
      CASDINA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_30\,
      CASDINA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_31\,
      CASDINA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_32\,
      CASDINA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_33\,
      CASDINA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_34\,
      CASDINA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_35\,
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_132\,
      CASDINPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_133\,
      CASDINPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_134\,
      CASDINPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_22_n_135\,
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXAU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_AU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => douta(383 downto 352),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_33_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_34_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_35_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_36_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_33_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_34_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_35_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_36_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(383),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(374),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_10_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(373),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_11_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(372),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_12_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(371),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_13_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(370),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_14_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(369),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_15_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(368),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_16_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(367),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_17_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(366),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_18_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(365),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_19_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(382),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(364),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_20_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(363),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_21_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(362),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_22_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(361),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_23_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(360),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_24_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(359),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_25_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(358),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_26_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(357),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_27_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(356),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_28_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(355),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_29_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(381),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(354),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_30_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(353),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_31_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(352),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_32_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(47),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_33_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(46),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_34_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(45),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_35_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(44),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_36_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(380),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(379),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_5_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(378),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_6_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(377),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_7_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(376),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_8_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(375),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23_i_9_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_4\,
      CASDOUTA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_5\,
      CASDOUTA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_6\,
      CASDOUTA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_7\,
      CASDOUTA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_8\,
      CASDOUTA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_9\,
      CASDOUTA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_10\,
      CASDOUTA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_11\,
      CASDOUTA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_12\,
      CASDOUTA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_13\,
      CASDOUTA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_14\,
      CASDOUTA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_15\,
      CASDOUTA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_16\,
      CASDOUTA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_17\,
      CASDOUTA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_18\,
      CASDOUTA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_19\,
      CASDOUTA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_20\,
      CASDOUTA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_21\,
      CASDOUTA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_22\,
      CASDOUTA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_23\,
      CASDOUTA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_24\,
      CASDOUTA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_25\,
      CASDOUTA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_26\,
      CASDOUTA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_27\,
      CASDOUTA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_28\,
      CASDOUTA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_29\,
      CASDOUTA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_30\,
      CASDOUTA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_31\,
      CASDOUTA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_32\,
      CASDOUTA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_33\,
      CASDOUTA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_34\,
      CASDOUTA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_35\,
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_132\,
      CASDOUTPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_133\,
      CASDOUTPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_134\,
      CASDOUTPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_135\,
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_1_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_2_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_3_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_4_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_1_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_2_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_3_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_4_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(51),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(50),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(49),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(48),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_4\,
      CASDINA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_5\,
      CASDINA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_6\,
      CASDINA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_7\,
      CASDINA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_8\,
      CASDINA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_9\,
      CASDINA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_10\,
      CASDINA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_11\,
      CASDINA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_12\,
      CASDINA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_13\,
      CASDINA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_14\,
      CASDINA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_15\,
      CASDINA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_16\,
      CASDINA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_17\,
      CASDINA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_18\,
      CASDINA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_19\,
      CASDINA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_20\,
      CASDINA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_21\,
      CASDINA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_22\,
      CASDINA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_23\,
      CASDINA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_24\,
      CASDINA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_25\,
      CASDINA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_26\,
      CASDINA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_27\,
      CASDINA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_28\,
      CASDINA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_29\,
      CASDINA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_30\,
      CASDINA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_31\,
      CASDINA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_32\,
      CASDINA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_33\,
      CASDINA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_34\,
      CASDINA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_35\,
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_132\,
      CASDINPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_133\,
      CASDINPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_134\,
      CASDINPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_24_n_135\,
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXAU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_AU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => douta(415 downto 384),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_33_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_34_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_35_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_36_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_33_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_34_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_35_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_36_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(415),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(406),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_10_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(405),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_11_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(404),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_12_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(403),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_13_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(402),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_14_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(401),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_15_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(400),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_16_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(399),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_17_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(398),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_18_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(397),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_19_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(414),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(396),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_20_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(395),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_21_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(394),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_22_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(393),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_23_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(392),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_24_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(391),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_25_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(390),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_26_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(389),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_27_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(388),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_28_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(387),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_29_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(413),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(386),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_30_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(385),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_31_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(384),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_32_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(51),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_33_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(50),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_34_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(49),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_35_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(48),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_36_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(412),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(411),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_5_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(410),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_6_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(409),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_7_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(408),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_8_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(407),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_25_i_9_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_4\,
      CASDOUTA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_5\,
      CASDOUTA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_6\,
      CASDOUTA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_7\,
      CASDOUTA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_8\,
      CASDOUTA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_9\,
      CASDOUTA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_10\,
      CASDOUTA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_11\,
      CASDOUTA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_12\,
      CASDOUTA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_13\,
      CASDOUTA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_14\,
      CASDOUTA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_15\,
      CASDOUTA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_16\,
      CASDOUTA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_17\,
      CASDOUTA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_18\,
      CASDOUTA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_19\,
      CASDOUTA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_20\,
      CASDOUTA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_21\,
      CASDOUTA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_22\,
      CASDOUTA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_23\,
      CASDOUTA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_24\,
      CASDOUTA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_25\,
      CASDOUTA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_26\,
      CASDOUTA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_27\,
      CASDOUTA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_28\,
      CASDOUTA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_29\,
      CASDOUTA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_30\,
      CASDOUTA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_31\,
      CASDOUTA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_32\,
      CASDOUTA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_33\,
      CASDOUTA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_34\,
      CASDOUTA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_35\,
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_132\,
      CASDOUTPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_133\,
      CASDOUTPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_134\,
      CASDOUTPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_135\,
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_1_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_2_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_3_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_4_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_1_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_2_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_3_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_4_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(55),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(54),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(53),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(52),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_4\,
      CASDINA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_5\,
      CASDINA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_6\,
      CASDINA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_7\,
      CASDINA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_8\,
      CASDINA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_9\,
      CASDINA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_10\,
      CASDINA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_11\,
      CASDINA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_12\,
      CASDINA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_13\,
      CASDINA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_14\,
      CASDINA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_15\,
      CASDINA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_16\,
      CASDINA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_17\,
      CASDINA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_18\,
      CASDINA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_19\,
      CASDINA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_20\,
      CASDINA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_21\,
      CASDINA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_22\,
      CASDINA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_23\,
      CASDINA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_24\,
      CASDINA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_25\,
      CASDINA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_26\,
      CASDINA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_27\,
      CASDINA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_28\,
      CASDINA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_29\,
      CASDINA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_30\,
      CASDINA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_31\,
      CASDINA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_32\,
      CASDINA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_33\,
      CASDINA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_34\,
      CASDINA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_35\,
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_132\,
      CASDINPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_133\,
      CASDINPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_134\,
      CASDINPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_26_n_135\,
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXAU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_AU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => douta(447 downto 416),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_33_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_34_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_35_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_36_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_33_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_34_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_35_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_36_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(447),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(438),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_10_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(437),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_11_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(436),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_12_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(435),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_13_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(434),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_14_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(433),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_15_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(432),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_16_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(431),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_17_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(430),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_18_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(429),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_19_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(446),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(428),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_20_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(427),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_21_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(426),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_22_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(425),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_23_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(424),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_24_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(423),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_25_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(422),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_26_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(421),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_27_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(420),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_28_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(419),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_29_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(445),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(418),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_30_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(417),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_31_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(416),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_32_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(55),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_33_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(54),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_34_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(53),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_35_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(52),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_36_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(444),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(443),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_5_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(442),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_6_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(441),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_7_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(440),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_8_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(439),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_27_i_9_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_4\,
      CASDOUTA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_5\,
      CASDOUTA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_6\,
      CASDOUTA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_7\,
      CASDOUTA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_8\,
      CASDOUTA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_9\,
      CASDOUTA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_10\,
      CASDOUTA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_11\,
      CASDOUTA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_12\,
      CASDOUTA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_13\,
      CASDOUTA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_14\,
      CASDOUTA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_15\,
      CASDOUTA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_16\,
      CASDOUTA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_17\,
      CASDOUTA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_18\,
      CASDOUTA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_19\,
      CASDOUTA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_20\,
      CASDOUTA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_21\,
      CASDOUTA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_22\,
      CASDOUTA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_23\,
      CASDOUTA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_24\,
      CASDOUTA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_25\,
      CASDOUTA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_26\,
      CASDOUTA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_27\,
      CASDOUTA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_28\,
      CASDOUTA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_29\,
      CASDOUTA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_30\,
      CASDOUTA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_31\,
      CASDOUTA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_32\,
      CASDOUTA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_33\,
      CASDOUTA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_34\,
      CASDOUTA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_35\,
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_132\,
      CASDOUTPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_133\,
      CASDOUTPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_134\,
      CASDOUTPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_135\,
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_1_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_2_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_3_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_4_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_1_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_2_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_3_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_4_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(59),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(58),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(57),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(56),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_4\,
      CASDINA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_5\,
      CASDINA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_6\,
      CASDINA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_7\,
      CASDINA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_8\,
      CASDINA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_9\,
      CASDINA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_10\,
      CASDINA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_11\,
      CASDINA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_12\,
      CASDINA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_13\,
      CASDINA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_14\,
      CASDINA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_15\,
      CASDINA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_16\,
      CASDINA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_17\,
      CASDINA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_18\,
      CASDINA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_19\,
      CASDINA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_20\,
      CASDINA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_21\,
      CASDINA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_22\,
      CASDINA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_23\,
      CASDINA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_24\,
      CASDINA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_25\,
      CASDINA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_26\,
      CASDINA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_27\,
      CASDINA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_28\,
      CASDINA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_29\,
      CASDINA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_30\,
      CASDINA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_31\,
      CASDINA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_32\,
      CASDINA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_33\,
      CASDINA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_34\,
      CASDINA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_35\,
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_132\,
      CASDINPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_133\,
      CASDINPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_134\,
      CASDINPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_28_n_135\,
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXAU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_AU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => douta(479 downto 448),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_33_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_34_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_35_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_36_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_33_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_34_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_35_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_36_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(479),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(470),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_10_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(469),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_11_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(468),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_12_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(467),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_13_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(466),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_14_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(465),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_15_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(464),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_16_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(463),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_17_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(462),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_18_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(461),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_19_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(478),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(460),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_20_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(459),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_21_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(458),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_22_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(457),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_23_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(456),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_24_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(455),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_25_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(454),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_26_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(453),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_27_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(452),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_28_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(451),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_29_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(477),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(450),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_30_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(449),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_31_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(448),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_32_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(59),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_33_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(58),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_34_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(57),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_35_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(56),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_36_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(476),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(475),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_5_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(474),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_6_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(473),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_7_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(472),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_8_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(471),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_29_i_9_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(7),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(6),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(5),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(4),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_4\,
      CASDINA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_5\,
      CASDINA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_6\,
      CASDINA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_7\,
      CASDINA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_8\,
      CASDINA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_9\,
      CASDINA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_10\,
      CASDINA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_11\,
      CASDINA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_12\,
      CASDINA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_13\,
      CASDINA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_14\,
      CASDINA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_15\,
      CASDINA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_16\,
      CASDINA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_17\,
      CASDINA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_18\,
      CASDINA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_19\,
      CASDINA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_20\,
      CASDINA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_21\,
      CASDINA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_22\,
      CASDINA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_23\,
      CASDINA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_24\,
      CASDINA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_25\,
      CASDINA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_26\,
      CASDINA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_27\,
      CASDINA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_28\,
      CASDINA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_29\,
      CASDINA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_30\,
      CASDINA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_31\,
      CASDINA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_32\,
      CASDINA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_33\,
      CASDINA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_34\,
      CASDINA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_35\,
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_132\,
      CASDINPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_133\,
      CASDINPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_134\,
      CASDINPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2_n_135\,
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXAU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_AU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => douta(63 downto 32),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_33_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_34_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_35_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_36_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_33_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_34_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_35_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_36_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_4\,
      CASDOUTA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_5\,
      CASDOUTA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_6\,
      CASDOUTA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_7\,
      CASDOUTA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_8\,
      CASDOUTA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_9\,
      CASDOUTA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_10\,
      CASDOUTA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_11\,
      CASDOUTA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_12\,
      CASDOUTA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_13\,
      CASDOUTA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_14\,
      CASDOUTA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_15\,
      CASDOUTA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_16\,
      CASDOUTA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_17\,
      CASDOUTA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_18\,
      CASDOUTA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_19\,
      CASDOUTA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_20\,
      CASDOUTA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_21\,
      CASDOUTA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_22\,
      CASDOUTA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_23\,
      CASDOUTA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_24\,
      CASDOUTA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_25\,
      CASDOUTA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_26\,
      CASDOUTA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_27\,
      CASDOUTA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_28\,
      CASDOUTA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_29\,
      CASDOUTA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_30\,
      CASDOUTA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_31\,
      CASDOUTA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_32\,
      CASDOUTA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_33\,
      CASDOUTA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_34\,
      CASDOUTA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_35\,
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_132\,
      CASDOUTPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_133\,
      CASDOUTPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_134\,
      CASDOUTPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_135\,
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_4_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_5_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_6_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_7_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_8_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_9_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_10_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_11_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_12_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_13_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_14_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_15_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_16_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_17_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_18_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_19_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_20_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_21_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_22_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_23_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_24_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_25_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_26_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_27_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_28_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_29_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_30_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_31_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_32_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_33_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_34_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_35_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_1_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_2_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_3_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_4_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_1_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_2_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_3_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_4_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(63),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(62),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(61),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(60),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_4\,
      CASDINA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_5\,
      CASDINA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_6\,
      CASDINA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_7\,
      CASDINA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_8\,
      CASDINA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_9\,
      CASDINA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_10\,
      CASDINA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_11\,
      CASDINA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_12\,
      CASDINA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_13\,
      CASDINA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_14\,
      CASDINA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_15\,
      CASDINA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_16\,
      CASDINA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_17\,
      CASDINA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_18\,
      CASDINA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_19\,
      CASDINA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_20\,
      CASDINA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_21\,
      CASDINA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_22\,
      CASDINA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_23\,
      CASDINA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_24\,
      CASDINA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_25\,
      CASDINA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_26\,
      CASDINA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_27\,
      CASDINA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_28\,
      CASDINA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_29\,
      CASDINA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_30\,
      CASDINA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_31\,
      CASDINA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_32\,
      CASDINA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_33\,
      CASDINA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_34\,
      CASDINA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_35\,
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_132\,
      CASDINPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_133\,
      CASDINPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_134\,
      CASDINPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_30_n_135\,
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXAU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_AU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_4_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_5_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_6_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_7_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_8_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_9_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_10_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_11_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_12_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_13_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_14_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_15_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_16_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_17_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_18_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_19_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_20_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_21_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_22_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_23_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_24_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_25_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_26_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_27_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_28_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_29_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_30_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_31_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_32_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_33_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_34_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_35_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => douta(511 downto 480),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_36_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_37_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_38_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_39_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_36_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_37_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_38_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_39_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(505),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_10_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(504),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_11_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(503),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_12_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(502),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_13_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(501),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_14_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(500),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_15_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(499),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_16_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(498),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_17_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(497),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_18_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(496),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_19_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rsta,
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(495),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_20_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(494),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_21_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(493),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_22_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(492),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_23_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(491),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_24_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(490),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_25_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(489),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_26_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(488),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_27_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(487),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_28_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(486),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_29_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => addra(10),
      I1 => ena,
      I2 => rsta,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(485),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_30_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(484),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_31_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(483),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_32_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(482),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_33_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(481),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_34_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(480),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_35_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(63),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_36_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(62),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_37_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(61),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_38_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(60),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_39_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(511),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(510),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_5_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(509),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_6_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(508),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_7_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(507),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_8_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(506),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_9_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(63),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(54),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_10_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(53),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_11_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(52),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_12_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(51),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_13_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(50),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_14_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(49),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_15_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(48),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_16_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(47),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_17_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(46),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_18_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(45),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_19_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(62),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(44),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_20_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(43),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_21_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(42),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_22_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(41),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_23_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(40),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_24_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(39),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_25_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(38),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_26_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(37),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_27_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(36),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_28_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(35),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_29_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(61),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(34),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_30_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(33),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_31_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(32),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_32_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(7),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_33_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(6),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_34_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(5),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_35_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(4),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_36_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(60),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(59),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_5_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(58),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_6_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(57),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_7_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(56),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_8_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(55),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3_i_9_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_4\,
      CASDOUTA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_5\,
      CASDOUTA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_6\,
      CASDOUTA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_7\,
      CASDOUTA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_8\,
      CASDOUTA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_9\,
      CASDOUTA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_10\,
      CASDOUTA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_11\,
      CASDOUTA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_12\,
      CASDOUTA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_13\,
      CASDOUTA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_14\,
      CASDOUTA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_15\,
      CASDOUTA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_16\,
      CASDOUTA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_17\,
      CASDOUTA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_18\,
      CASDOUTA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_19\,
      CASDOUTA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_20\,
      CASDOUTA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_21\,
      CASDOUTA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_22\,
      CASDOUTA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_23\,
      CASDOUTA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_24\,
      CASDOUTA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_25\,
      CASDOUTA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_26\,
      CASDOUTA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_27\,
      CASDOUTA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_28\,
      CASDOUTA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_29\,
      CASDOUTA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_30\,
      CASDOUTA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_31\,
      CASDOUTA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_32\,
      CASDOUTA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_33\,
      CASDOUTA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_34\,
      CASDOUTA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_35\,
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_132\,
      CASDOUTPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_133\,
      CASDOUTPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_134\,
      CASDOUTPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_135\,
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_1_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_2_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_3_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_4_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_1_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_2_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_3_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_4_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(11),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(10),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(9),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(8),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_4\,
      CASDINA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_5\,
      CASDINA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_6\,
      CASDINA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_7\,
      CASDINA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_8\,
      CASDINA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_9\,
      CASDINA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_10\,
      CASDINA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_11\,
      CASDINA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_12\,
      CASDINA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_13\,
      CASDINA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_14\,
      CASDINA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_15\,
      CASDINA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_16\,
      CASDINA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_17\,
      CASDINA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_18\,
      CASDINA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_19\,
      CASDINA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_20\,
      CASDINA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_21\,
      CASDINA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_22\,
      CASDINA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_23\,
      CASDINA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_24\,
      CASDINA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_25\,
      CASDINA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_26\,
      CASDINA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_27\,
      CASDINA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_28\,
      CASDINA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_29\,
      CASDINA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_30\,
      CASDINA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_31\,
      CASDINA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_32\,
      CASDINA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_33\,
      CASDINA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_34\,
      CASDINA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_35\,
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_132\,
      CASDINPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_133\,
      CASDINPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_134\,
      CASDINPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4_n_135\,
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXAU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_AU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => douta(95 downto 64),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_33_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_34_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_35_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_36_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_33_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_34_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_35_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_36_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(95),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(86),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_10_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(85),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_11_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(84),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_12_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(83),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_13_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(82),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_14_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(81),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_15_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(80),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_16_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(79),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_17_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(78),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_18_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(77),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_19_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(94),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(76),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_20_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(75),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_21_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(74),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_22_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(73),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_23_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(72),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_24_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(71),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_25_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(70),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_26_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(69),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_27_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(68),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_28_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(67),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_29_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(93),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(66),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_30_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(65),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_31_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(64),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_32_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(11),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_33_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(10),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_34_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(9),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_35_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(8),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_36_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(92),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(91),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_5_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(90),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_6_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(89),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_7_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(88),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_8_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(87),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5_i_9_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_4\,
      CASDOUTA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_5\,
      CASDOUTA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_6\,
      CASDOUTA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_7\,
      CASDOUTA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_8\,
      CASDOUTA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_9\,
      CASDOUTA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_10\,
      CASDOUTA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_11\,
      CASDOUTA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_12\,
      CASDOUTA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_13\,
      CASDOUTA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_14\,
      CASDOUTA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_15\,
      CASDOUTA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_16\,
      CASDOUTA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_17\,
      CASDOUTA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_18\,
      CASDOUTA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_19\,
      CASDOUTA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_20\,
      CASDOUTA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_21\,
      CASDOUTA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_22\,
      CASDOUTA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_23\,
      CASDOUTA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_24\,
      CASDOUTA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_25\,
      CASDOUTA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_26\,
      CASDOUTA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_27\,
      CASDOUTA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_28\,
      CASDOUTA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_29\,
      CASDOUTA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_30\,
      CASDOUTA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_31\,
      CASDOUTA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_32\,
      CASDOUTA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_33\,
      CASDOUTA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_34\,
      CASDOUTA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_35\,
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_132\,
      CASDOUTPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_133\,
      CASDOUTPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_134\,
      CASDOUTPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_135\,
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_1_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_2_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_3_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_4_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_1_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_2_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_3_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_4_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(15),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(14),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(13),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(12),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_4\,
      CASDINA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_5\,
      CASDINA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_6\,
      CASDINA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_7\,
      CASDINA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_8\,
      CASDINA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_9\,
      CASDINA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_10\,
      CASDINA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_11\,
      CASDINA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_12\,
      CASDINA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_13\,
      CASDINA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_14\,
      CASDINA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_15\,
      CASDINA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_16\,
      CASDINA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_17\,
      CASDINA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_18\,
      CASDINA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_19\,
      CASDINA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_20\,
      CASDINA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_21\,
      CASDINA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_22\,
      CASDINA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_23\,
      CASDINA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_24\,
      CASDINA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_25\,
      CASDINA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_26\,
      CASDINA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_27\,
      CASDINA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_28\,
      CASDINA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_29\,
      CASDINA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_30\,
      CASDINA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_31\,
      CASDINA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_32\,
      CASDINA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_33\,
      CASDINA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_34\,
      CASDINA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_35\,
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_132\,
      CASDINPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_133\,
      CASDINPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_134\,
      CASDINPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6_n_135\,
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXAU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_AU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => douta(127 downto 96),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_33_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_34_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_35_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_36_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_33_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_34_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_35_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_36_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(127),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(118),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_10_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(117),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_11_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(116),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_12_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(115),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_13_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(114),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_14_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(113),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_15_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(112),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_16_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(111),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_17_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(110),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_18_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(109),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_19_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(126),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(108),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_20_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(107),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_21_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(106),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_22_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(105),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_23_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(104),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_24_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(103),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_25_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(102),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_26_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(101),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_27_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(100),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_28_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(99),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_29_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(125),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(98),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_30_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(97),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_31_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(96),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_32_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(15),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_33_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(14),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_34_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(13),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_35_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(12),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_36_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(124),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(123),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_5_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(122),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_6_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(121),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_7_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(120),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_8_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(119),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7_i_9_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "FIRST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => '0',
      CASDOMUXAU => '0',
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => '1',
      CASDOMUXEN_AU => '1',
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_4\,
      CASDOUTA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_5\,
      CASDOUTA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_6\,
      CASDOUTA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_7\,
      CASDOUTA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_8\,
      CASDOUTA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_9\,
      CASDOUTA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_10\,
      CASDOUTA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_11\,
      CASDOUTA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_12\,
      CASDOUTA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_13\,
      CASDOUTA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_14\,
      CASDOUTA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_15\,
      CASDOUTA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_16\,
      CASDOUTA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_17\,
      CASDOUTA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_18\,
      CASDOUTA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_19\,
      CASDOUTA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_20\,
      CASDOUTA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_21\,
      CASDOUTA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_22\,
      CASDOUTA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_23\,
      CASDOUTA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_24\,
      CASDOUTA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_25\,
      CASDOUTA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_26\,
      CASDOUTA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_27\,
      CASDOUTA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_28\,
      CASDOUTA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_29\,
      CASDOUTA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_30\,
      CASDOUTA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_31\,
      CASDOUTA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_32\,
      CASDOUTA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_33\,
      CASDOUTA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_34\,
      CASDOUTA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_35\,
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_132\,
      CASDOUTPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_133\,
      CASDOUTPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_134\,
      CASDOUTPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_135\,
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0_i_1_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_1_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_2_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_3_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_4_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_1_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_2_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_3_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_4_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(19),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(18),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(17),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wea(16),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9\: unisim.vcomponents.RAMB36E5_INT
    generic map(
      BWE_MODE_B => "PARITY_INTERLEAVED",
      CASCADE_ORDER_A => "LAST",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      PR_SAVE_DATA => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      RST_MODE_A => "SYNC",
      RST_MODE_B => "SYNC",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDRL(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRL(1 downto 0) => B"00",
      ADDRARDADDRU(11 downto 2) => addra(9 downto 0),
      ADDRARDADDRU(1 downto 0) => B"00",
      ADDRBWRADDRL(11 downto 0) => B"111111111111",
      ADDRBWRADDRU(11 downto 0) => B"111111111111",
      ARST_A_L => '0',
      ARST_A_U => '0',
      ARST_B_L => '0',
      ARST_B_U => '0',
      CASDINA(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_4\,
      CASDINA(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_5\,
      CASDINA(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_6\,
      CASDINA(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_7\,
      CASDINA(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_8\,
      CASDINA(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_9\,
      CASDINA(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_10\,
      CASDINA(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_11\,
      CASDINA(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_12\,
      CASDINA(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_13\,
      CASDINA(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_14\,
      CASDINA(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_15\,
      CASDINA(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_16\,
      CASDINA(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_17\,
      CASDINA(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_18\,
      CASDINA(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_19\,
      CASDINA(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_20\,
      CASDINA(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_21\,
      CASDINA(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_22\,
      CASDINA(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_23\,
      CASDINA(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_24\,
      CASDINA(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_25\,
      CASDINA(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_26\,
      CASDINA(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_27\,
      CASDINA(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_28\,
      CASDINA(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_29\,
      CASDINA(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_30\,
      CASDINA(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_31\,
      CASDINA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_32\,
      CASDINA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_33\,
      CASDINA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_34\,
      CASDINA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_35\,
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_132\,
      CASDINPA(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_133\,
      CASDINPA(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_134\,
      CASDINPA(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8_n_135\,
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXAL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXAU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_1_n_0\,
      CASDOMUXBL => '0',
      CASDOMUXBU => '0',
      CASDOMUXEN_AL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_AU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_2_n_0\,
      CASDOMUXEN_BL => '1',
      CASDOMUXEN_BU => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXAL => '0',
      CASOREGIMUXAU => '0',
      CASOREGIMUXBL => '0',
      CASOREGIMUXBU => '0',
      CASOREGIMUXEN_AL => '1',
      CASOREGIMUXEN_AU => '1',
      CASOREGIMUXEN_BL => '1',
      CASOREGIMUXEN_BU => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLKL => clka,
      CLKARDCLKU => clka,
      CLKBWRCLKL => '0',
      CLKBWRCLKU => '0',
      DBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_DBITERR_UNCONNECTED\,
      DINADIN(31) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_1_n_0\,
      DINADIN(30) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_2_n_0\,
      DINADIN(29) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_3_n_0\,
      DINADIN(28) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_4_n_0\,
      DINADIN(27) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_5_n_0\,
      DINADIN(26) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_6_n_0\,
      DINADIN(25) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_7_n_0\,
      DINADIN(24) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_8_n_0\,
      DINADIN(23) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_9_n_0\,
      DINADIN(22) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_10_n_0\,
      DINADIN(21) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_11_n_0\,
      DINADIN(20) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_12_n_0\,
      DINADIN(19) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_13_n_0\,
      DINADIN(18) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_14_n_0\,
      DINADIN(17) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_15_n_0\,
      DINADIN(16) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_16_n_0\,
      DINADIN(15) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_17_n_0\,
      DINADIN(14) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_18_n_0\,
      DINADIN(13) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_19_n_0\,
      DINADIN(12) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_20_n_0\,
      DINADIN(11) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_21_n_0\,
      DINADIN(10) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_22_n_0\,
      DINADIN(9) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_23_n_0\,
      DINADIN(8) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_24_n_0\,
      DINADIN(7) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_25_n_0\,
      DINADIN(6) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_26_n_0\,
      DINADIN(5) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_27_n_0\,
      DINADIN(4) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_28_n_0\,
      DINADIN(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_29_n_0\,
      DINADIN(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_30_n_0\,
      DINADIN(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_31_n_0\,
      DINADIN(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_32_n_0\,
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => douta(159 downto 128),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPIPECEL => '1',
      ENARDENL => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENARDENU => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_31_i_3_n_0\,
      ENBWRENL => '0',
      ENBWRENU => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      REGCEAREGCEL => '1',
      REGCEAREGCEU => '1',
      REGCEBL => '1',
      REGCEBU => '1',
      RSTRAMARSTRAML => rsta,
      RSTRAMARSTRAMU => rsta,
      RSTRAMBL => '0',
      RSTRAMBU => '0',
      RSTREGARSTREGL => '0',
      RSTREGARSTREGU => '0',
      RSTREGBL => '0',
      RSTREGBU => '0',
      SBITERR => \NLW_gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_SBITERR_UNCONNECTED\,
      SLEEPL => '0',
      SLEEPU => '0',
      WEAL(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_33_n_0\,
      WEAL(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_34_n_0\,
      WEAL(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_35_n_0\,
      WEAL(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_36_n_0\,
      WEAU(3) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_33_n_0\,
      WEAU(2) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_34_n_0\,
      WEAU(1) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_35_n_0\,
      WEAU(0) => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_36_n_0\,
      WEBWEL(3 downto 0) => B"1111",
      WEBWEU(3 downto 0) => B"1111",
      WE_IND_PARITY => '1'
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(159),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_1_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(150),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_10_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(149),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_11_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(148),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_12_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(147),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_13_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(146),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_14_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(145),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_15_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(144),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_16_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(143),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_17_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(142),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_18_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(141),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_19_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(158),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_2_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(140),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_20_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(139),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_21_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(138),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_22_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(137),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_23_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(136),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_24_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(135),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_25_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(134),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_26_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(133),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_27_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(132),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_28_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(131),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_29_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(157),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_3_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(130),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_30_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(129),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_31_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(128),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_32_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(19),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_33_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(18),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_34_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(17),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_35_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wea(16),
      I1 => ena,
      I2 => addra(10),
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_36_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(156),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_4_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(155),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_5_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(154),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_6_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(153),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_7_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(152),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_8_n_0\
    );
\gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dina(151),
      I1 => ena,
      O => \gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 63 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 511 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 511 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 63 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 511 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 511 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute C_ADDRA_WIDTH_ACTUAL : integer;
  attribute C_ADDRA_WIDTH_ACTUAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 11;
  attribute C_ADDRB_WIDTH_ACTUAL : integer;
  attribute C_ADDRB_WIDTH_ACTUAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 11;
  attribute C_ADDR_WIDTH_A : integer;
  attribute C_ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 17;
  attribute C_ADDR_WIDTH_B : integer;
  attribute C_ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 17;
  attribute C_AUTO_SLEEP_TIME : integer;
  attribute C_AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 0;
  attribute C_BYTE_WRITE_WIDTH_A : integer;
  attribute C_BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 8;
  attribute C_BYTE_WRITE_WIDTH_B : integer;
  attribute C_BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 8;
  attribute C_CASCADE_HEIGHT : integer;
  attribute C_CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 0;
  attribute C_CLOCKING_MODE : integer;
  attribute C_CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 0;
  attribute C_ECC_BIT_RANGE : string;
  attribute C_ECC_BIT_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is "7:0";
  attribute C_ECC_MODE : integer;
  attribute C_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 0;
  attribute C_ECC_TYPE : string;
  attribute C_ECC_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is "NONE";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 1;
  attribute C_IGNORE_INIT_SYNTH : integer;
  attribute C_IGNORE_INIT_SYNTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 0;
  attribute C_MEMORY_INIT_FILE : string;
  attribute C_MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is "none";
  attribute C_MEMORY_INIT_PARAM : string;
  attribute C_MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is "0";
  attribute C_MEMORY_OPTIMIZATION : integer;
  attribute C_MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 1;
  attribute C_MEMORY_PRIMITIVE : integer;
  attribute C_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 2;
  attribute C_MEMORY_SIZE : integer;
  attribute C_MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 1048576;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 0;
  attribute C_MESSAGE_CONTROL : integer;
  attribute C_MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 0;
  attribute C_READ_DATA_WIDTH_A : integer;
  attribute C_READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 512;
  attribute C_READ_DATA_WIDTH_B : integer;
  attribute C_READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 512;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 1;
  attribute C_READ_RESET_VALUE_A : string;
  attribute C_READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is "0";
  attribute C_READ_RESET_VALUE_B : string;
  attribute C_READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is "0";
  attribute C_RST_MODE_A : string;
  attribute C_RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is "SYNC";
  attribute C_RST_MODE_B : string;
  attribute C_RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is "SYNC";
  attribute C_SIM_ASSERT_CHK : integer;
  attribute C_SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 0;
  attribute C_USE_EMBEDDED_CONSTRAINT : integer;
  attribute C_USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 0;
  attribute C_VERSION : integer;
  attribute C_VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 0;
  attribute C_WAKEUP_TIME : integer;
  attribute C_WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 0;
  attribute C_WRITE_DATA_WIDTH_A : integer;
  attribute C_WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 512;
  attribute C_WRITE_DATA_WIDTH_B : integer;
  attribute C_WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 512;
  attribute C_WRITE_MODE_A : integer;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 0;
  attribute C_WRITE_MODE_B : integer;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 0;
  attribute C_WRITE_PROTECT : integer;
  attribute C_WRITE_PROTECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 1;
  attribute C_XPM_SELECT : integer;
  attribute C_XPM_SELECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 0;
  attribute MEMORY_INIT_FILE_ECC : string;
  attribute MEMORY_INIT_FILE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is "emb_mem_init_ecc.mem";
  attribute NO_MEMORY_INIT : integer;
  attribute NO_MEMORY_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is 0;
  attribute P_MEMORY_INIT_FILE : string;
  attribute P_MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is "none";
  attribute P_MEMORY_OPTIMIZATION : string;
  attribute P_MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 : entity is "true";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6 is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_xpm.gen_base.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_xpm.gen_base.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_xpm.gen_base.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_xpm.gen_base.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_xpm.gen_base.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 511 downto 0 );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 8;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is "7:0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 2047;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 512;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 1048576;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 1;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 1;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 512;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 512;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 512;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 512;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 512;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 64;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 64;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 512;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 512;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 1;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 1;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 512;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 512;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 512;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_xpm.gen_base.xpm_memory_base_inst\ : label is 512;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  doutb(511) <= \<const0>\;
  doutb(510) <= \<const0>\;
  doutb(509) <= \<const0>\;
  doutb(508) <= \<const0>\;
  doutb(507) <= \<const0>\;
  doutb(506) <= \<const0>\;
  doutb(505) <= \<const0>\;
  doutb(504) <= \<const0>\;
  doutb(503) <= \<const0>\;
  doutb(502) <= \<const0>\;
  doutb(501) <= \<const0>\;
  doutb(500) <= \<const0>\;
  doutb(499) <= \<const0>\;
  doutb(498) <= \<const0>\;
  doutb(497) <= \<const0>\;
  doutb(496) <= \<const0>\;
  doutb(495) <= \<const0>\;
  doutb(494) <= \<const0>\;
  doutb(493) <= \<const0>\;
  doutb(492) <= \<const0>\;
  doutb(491) <= \<const0>\;
  doutb(490) <= \<const0>\;
  doutb(489) <= \<const0>\;
  doutb(488) <= \<const0>\;
  doutb(487) <= \<const0>\;
  doutb(486) <= \<const0>\;
  doutb(485) <= \<const0>\;
  doutb(484) <= \<const0>\;
  doutb(483) <= \<const0>\;
  doutb(482) <= \<const0>\;
  doutb(481) <= \<const0>\;
  doutb(480) <= \<const0>\;
  doutb(479) <= \<const0>\;
  doutb(478) <= \<const0>\;
  doutb(477) <= \<const0>\;
  doutb(476) <= \<const0>\;
  doutb(475) <= \<const0>\;
  doutb(474) <= \<const0>\;
  doutb(473) <= \<const0>\;
  doutb(472) <= \<const0>\;
  doutb(471) <= \<const0>\;
  doutb(470) <= \<const0>\;
  doutb(469) <= \<const0>\;
  doutb(468) <= \<const0>\;
  doutb(467) <= \<const0>\;
  doutb(466) <= \<const0>\;
  doutb(465) <= \<const0>\;
  doutb(464) <= \<const0>\;
  doutb(463) <= \<const0>\;
  doutb(462) <= \<const0>\;
  doutb(461) <= \<const0>\;
  doutb(460) <= \<const0>\;
  doutb(459) <= \<const0>\;
  doutb(458) <= \<const0>\;
  doutb(457) <= \<const0>\;
  doutb(456) <= \<const0>\;
  doutb(455) <= \<const0>\;
  doutb(454) <= \<const0>\;
  doutb(453) <= \<const0>\;
  doutb(452) <= \<const0>\;
  doutb(451) <= \<const0>\;
  doutb(450) <= \<const0>\;
  doutb(449) <= \<const0>\;
  doutb(448) <= \<const0>\;
  doutb(447) <= \<const0>\;
  doutb(446) <= \<const0>\;
  doutb(445) <= \<const0>\;
  doutb(444) <= \<const0>\;
  doutb(443) <= \<const0>\;
  doutb(442) <= \<const0>\;
  doutb(441) <= \<const0>\;
  doutb(440) <= \<const0>\;
  doutb(439) <= \<const0>\;
  doutb(438) <= \<const0>\;
  doutb(437) <= \<const0>\;
  doutb(436) <= \<const0>\;
  doutb(435) <= \<const0>\;
  doutb(434) <= \<const0>\;
  doutb(433) <= \<const0>\;
  doutb(432) <= \<const0>\;
  doutb(431) <= \<const0>\;
  doutb(430) <= \<const0>\;
  doutb(429) <= \<const0>\;
  doutb(428) <= \<const0>\;
  doutb(427) <= \<const0>\;
  doutb(426) <= \<const0>\;
  doutb(425) <= \<const0>\;
  doutb(424) <= \<const0>\;
  doutb(423) <= \<const0>\;
  doutb(422) <= \<const0>\;
  doutb(421) <= \<const0>\;
  doutb(420) <= \<const0>\;
  doutb(419) <= \<const0>\;
  doutb(418) <= \<const0>\;
  doutb(417) <= \<const0>\;
  doutb(416) <= \<const0>\;
  doutb(415) <= \<const0>\;
  doutb(414) <= \<const0>\;
  doutb(413) <= \<const0>\;
  doutb(412) <= \<const0>\;
  doutb(411) <= \<const0>\;
  doutb(410) <= \<const0>\;
  doutb(409) <= \<const0>\;
  doutb(408) <= \<const0>\;
  doutb(407) <= \<const0>\;
  doutb(406) <= \<const0>\;
  doutb(405) <= \<const0>\;
  doutb(404) <= \<const0>\;
  doutb(403) <= \<const0>\;
  doutb(402) <= \<const0>\;
  doutb(401) <= \<const0>\;
  doutb(400) <= \<const0>\;
  doutb(399) <= \<const0>\;
  doutb(398) <= \<const0>\;
  doutb(397) <= \<const0>\;
  doutb(396) <= \<const0>\;
  doutb(395) <= \<const0>\;
  doutb(394) <= \<const0>\;
  doutb(393) <= \<const0>\;
  doutb(392) <= \<const0>\;
  doutb(391) <= \<const0>\;
  doutb(390) <= \<const0>\;
  doutb(389) <= \<const0>\;
  doutb(388) <= \<const0>\;
  doutb(387) <= \<const0>\;
  doutb(386) <= \<const0>\;
  doutb(385) <= \<const0>\;
  doutb(384) <= \<const0>\;
  doutb(383) <= \<const0>\;
  doutb(382) <= \<const0>\;
  doutb(381) <= \<const0>\;
  doutb(380) <= \<const0>\;
  doutb(379) <= \<const0>\;
  doutb(378) <= \<const0>\;
  doutb(377) <= \<const0>\;
  doutb(376) <= \<const0>\;
  doutb(375) <= \<const0>\;
  doutb(374) <= \<const0>\;
  doutb(373) <= \<const0>\;
  doutb(372) <= \<const0>\;
  doutb(371) <= \<const0>\;
  doutb(370) <= \<const0>\;
  doutb(369) <= \<const0>\;
  doutb(368) <= \<const0>\;
  doutb(367) <= \<const0>\;
  doutb(366) <= \<const0>\;
  doutb(365) <= \<const0>\;
  doutb(364) <= \<const0>\;
  doutb(363) <= \<const0>\;
  doutb(362) <= \<const0>\;
  doutb(361) <= \<const0>\;
  doutb(360) <= \<const0>\;
  doutb(359) <= \<const0>\;
  doutb(358) <= \<const0>\;
  doutb(357) <= \<const0>\;
  doutb(356) <= \<const0>\;
  doutb(355) <= \<const0>\;
  doutb(354) <= \<const0>\;
  doutb(353) <= \<const0>\;
  doutb(352) <= \<const0>\;
  doutb(351) <= \<const0>\;
  doutb(350) <= \<const0>\;
  doutb(349) <= \<const0>\;
  doutb(348) <= \<const0>\;
  doutb(347) <= \<const0>\;
  doutb(346) <= \<const0>\;
  doutb(345) <= \<const0>\;
  doutb(344) <= \<const0>\;
  doutb(343) <= \<const0>\;
  doutb(342) <= \<const0>\;
  doutb(341) <= \<const0>\;
  doutb(340) <= \<const0>\;
  doutb(339) <= \<const0>\;
  doutb(338) <= \<const0>\;
  doutb(337) <= \<const0>\;
  doutb(336) <= \<const0>\;
  doutb(335) <= \<const0>\;
  doutb(334) <= \<const0>\;
  doutb(333) <= \<const0>\;
  doutb(332) <= \<const0>\;
  doutb(331) <= \<const0>\;
  doutb(330) <= \<const0>\;
  doutb(329) <= \<const0>\;
  doutb(328) <= \<const0>\;
  doutb(327) <= \<const0>\;
  doutb(326) <= \<const0>\;
  doutb(325) <= \<const0>\;
  doutb(324) <= \<const0>\;
  doutb(323) <= \<const0>\;
  doutb(322) <= \<const0>\;
  doutb(321) <= \<const0>\;
  doutb(320) <= \<const0>\;
  doutb(319) <= \<const0>\;
  doutb(318) <= \<const0>\;
  doutb(317) <= \<const0>\;
  doutb(316) <= \<const0>\;
  doutb(315) <= \<const0>\;
  doutb(314) <= \<const0>\;
  doutb(313) <= \<const0>\;
  doutb(312) <= \<const0>\;
  doutb(311) <= \<const0>\;
  doutb(310) <= \<const0>\;
  doutb(309) <= \<const0>\;
  doutb(308) <= \<const0>\;
  doutb(307) <= \<const0>\;
  doutb(306) <= \<const0>\;
  doutb(305) <= \<const0>\;
  doutb(304) <= \<const0>\;
  doutb(303) <= \<const0>\;
  doutb(302) <= \<const0>\;
  doutb(301) <= \<const0>\;
  doutb(300) <= \<const0>\;
  doutb(299) <= \<const0>\;
  doutb(298) <= \<const0>\;
  doutb(297) <= \<const0>\;
  doutb(296) <= \<const0>\;
  doutb(295) <= \<const0>\;
  doutb(294) <= \<const0>\;
  doutb(293) <= \<const0>\;
  doutb(292) <= \<const0>\;
  doutb(291) <= \<const0>\;
  doutb(290) <= \<const0>\;
  doutb(289) <= \<const0>\;
  doutb(288) <= \<const0>\;
  doutb(287) <= \<const0>\;
  doutb(286) <= \<const0>\;
  doutb(285) <= \<const0>\;
  doutb(284) <= \<const0>\;
  doutb(283) <= \<const0>\;
  doutb(282) <= \<const0>\;
  doutb(281) <= \<const0>\;
  doutb(280) <= \<const0>\;
  doutb(279) <= \<const0>\;
  doutb(278) <= \<const0>\;
  doutb(277) <= \<const0>\;
  doutb(276) <= \<const0>\;
  doutb(275) <= \<const0>\;
  doutb(274) <= \<const0>\;
  doutb(273) <= \<const0>\;
  doutb(272) <= \<const0>\;
  doutb(271) <= \<const0>\;
  doutb(270) <= \<const0>\;
  doutb(269) <= \<const0>\;
  doutb(268) <= \<const0>\;
  doutb(267) <= \<const0>\;
  doutb(266) <= \<const0>\;
  doutb(265) <= \<const0>\;
  doutb(264) <= \<const0>\;
  doutb(263) <= \<const0>\;
  doutb(262) <= \<const0>\;
  doutb(261) <= \<const0>\;
  doutb(260) <= \<const0>\;
  doutb(259) <= \<const0>\;
  doutb(258) <= \<const0>\;
  doutb(257) <= \<const0>\;
  doutb(256) <= \<const0>\;
  doutb(255) <= \<const0>\;
  doutb(254) <= \<const0>\;
  doutb(253) <= \<const0>\;
  doutb(252) <= \<const0>\;
  doutb(251) <= \<const0>\;
  doutb(250) <= \<const0>\;
  doutb(249) <= \<const0>\;
  doutb(248) <= \<const0>\;
  doutb(247) <= \<const0>\;
  doutb(246) <= \<const0>\;
  doutb(245) <= \<const0>\;
  doutb(244) <= \<const0>\;
  doutb(243) <= \<const0>\;
  doutb(242) <= \<const0>\;
  doutb(241) <= \<const0>\;
  doutb(240) <= \<const0>\;
  doutb(239) <= \<const0>\;
  doutb(238) <= \<const0>\;
  doutb(237) <= \<const0>\;
  doutb(236) <= \<const0>\;
  doutb(235) <= \<const0>\;
  doutb(234) <= \<const0>\;
  doutb(233) <= \<const0>\;
  doutb(232) <= \<const0>\;
  doutb(231) <= \<const0>\;
  doutb(230) <= \<const0>\;
  doutb(229) <= \<const0>\;
  doutb(228) <= \<const0>\;
  doutb(227) <= \<const0>\;
  doutb(226) <= \<const0>\;
  doutb(225) <= \<const0>\;
  doutb(224) <= \<const0>\;
  doutb(223) <= \<const0>\;
  doutb(222) <= \<const0>\;
  doutb(221) <= \<const0>\;
  doutb(220) <= \<const0>\;
  doutb(219) <= \<const0>\;
  doutb(218) <= \<const0>\;
  doutb(217) <= \<const0>\;
  doutb(216) <= \<const0>\;
  doutb(215) <= \<const0>\;
  doutb(214) <= \<const0>\;
  doutb(213) <= \<const0>\;
  doutb(212) <= \<const0>\;
  doutb(211) <= \<const0>\;
  doutb(210) <= \<const0>\;
  doutb(209) <= \<const0>\;
  doutb(208) <= \<const0>\;
  doutb(207) <= \<const0>\;
  doutb(206) <= \<const0>\;
  doutb(205) <= \<const0>\;
  doutb(204) <= \<const0>\;
  doutb(203) <= \<const0>\;
  doutb(202) <= \<const0>\;
  doutb(201) <= \<const0>\;
  doutb(200) <= \<const0>\;
  doutb(199) <= \<const0>\;
  doutb(198) <= \<const0>\;
  doutb(197) <= \<const0>\;
  doutb(196) <= \<const0>\;
  doutb(195) <= \<const0>\;
  doutb(194) <= \<const0>\;
  doutb(193) <= \<const0>\;
  doutb(192) <= \<const0>\;
  doutb(191) <= \<const0>\;
  doutb(190) <= \<const0>\;
  doutb(189) <= \<const0>\;
  doutb(188) <= \<const0>\;
  doutb(187) <= \<const0>\;
  doutb(186) <= \<const0>\;
  doutb(185) <= \<const0>\;
  doutb(184) <= \<const0>\;
  doutb(183) <= \<const0>\;
  doutb(182) <= \<const0>\;
  doutb(181) <= \<const0>\;
  doutb(180) <= \<const0>\;
  doutb(179) <= \<const0>\;
  doutb(178) <= \<const0>\;
  doutb(177) <= \<const0>\;
  doutb(176) <= \<const0>\;
  doutb(175) <= \<const0>\;
  doutb(174) <= \<const0>\;
  doutb(173) <= \<const0>\;
  doutb(172) <= \<const0>\;
  doutb(171) <= \<const0>\;
  doutb(170) <= \<const0>\;
  doutb(169) <= \<const0>\;
  doutb(168) <= \<const0>\;
  doutb(167) <= \<const0>\;
  doutb(166) <= \<const0>\;
  doutb(165) <= \<const0>\;
  doutb(164) <= \<const0>\;
  doutb(163) <= \<const0>\;
  doutb(162) <= \<const0>\;
  doutb(161) <= \<const0>\;
  doutb(160) <= \<const0>\;
  doutb(159) <= \<const0>\;
  doutb(158) <= \<const0>\;
  doutb(157) <= \<const0>\;
  doutb(156) <= \<const0>\;
  doutb(155) <= \<const0>\;
  doutb(154) <= \<const0>\;
  doutb(153) <= \<const0>\;
  doutb(152) <= \<const0>\;
  doutb(151) <= \<const0>\;
  doutb(150) <= \<const0>\;
  doutb(149) <= \<const0>\;
  doutb(148) <= \<const0>\;
  doutb(147) <= \<const0>\;
  doutb(146) <= \<const0>\;
  doutb(145) <= \<const0>\;
  doutb(144) <= \<const0>\;
  doutb(143) <= \<const0>\;
  doutb(142) <= \<const0>\;
  doutb(141) <= \<const0>\;
  doutb(140) <= \<const0>\;
  doutb(139) <= \<const0>\;
  doutb(138) <= \<const0>\;
  doutb(137) <= \<const0>\;
  doutb(136) <= \<const0>\;
  doutb(135) <= \<const0>\;
  doutb(134) <= \<const0>\;
  doutb(133) <= \<const0>\;
  doutb(132) <= \<const0>\;
  doutb(131) <= \<const0>\;
  doutb(130) <= \<const0>\;
  doutb(129) <= \<const0>\;
  doutb(128) <= \<const0>\;
  doutb(127) <= \<const0>\;
  doutb(126) <= \<const0>\;
  doutb(125) <= \<const0>\;
  doutb(124) <= \<const0>\;
  doutb(123) <= \<const0>\;
  doutb(122) <= \<const0>\;
  doutb(121) <= \<const0>\;
  doutb(120) <= \<const0>\;
  doutb(119) <= \<const0>\;
  doutb(118) <= \<const0>\;
  doutb(117) <= \<const0>\;
  doutb(116) <= \<const0>\;
  doutb(115) <= \<const0>\;
  doutb(114) <= \<const0>\;
  doutb(113) <= \<const0>\;
  doutb(112) <= \<const0>\;
  doutb(111) <= \<const0>\;
  doutb(110) <= \<const0>\;
  doutb(109) <= \<const0>\;
  doutb(108) <= \<const0>\;
  doutb(107) <= \<const0>\;
  doutb(106) <= \<const0>\;
  doutb(105) <= \<const0>\;
  doutb(104) <= \<const0>\;
  doutb(103) <= \<const0>\;
  doutb(102) <= \<const0>\;
  doutb(101) <= \<const0>\;
  doutb(100) <= \<const0>\;
  doutb(99) <= \<const0>\;
  doutb(98) <= \<const0>\;
  doutb(97) <= \<const0>\;
  doutb(96) <= \<const0>\;
  doutb(95) <= \<const0>\;
  doutb(94) <= \<const0>\;
  doutb(93) <= \<const0>\;
  doutb(92) <= \<const0>\;
  doutb(91) <= \<const0>\;
  doutb(90) <= \<const0>\;
  doutb(89) <= \<const0>\;
  doutb(88) <= \<const0>\;
  doutb(87) <= \<const0>\;
  doutb(86) <= \<const0>\;
  doutb(85) <= \<const0>\;
  doutb(84) <= \<const0>\;
  doutb(83) <= \<const0>\;
  doutb(82) <= \<const0>\;
  doutb(81) <= \<const0>\;
  doutb(80) <= \<const0>\;
  doutb(79) <= \<const0>\;
  doutb(78) <= \<const0>\;
  doutb(77) <= \<const0>\;
  doutb(76) <= \<const0>\;
  doutb(75) <= \<const0>\;
  doutb(74) <= \<const0>\;
  doutb(73) <= \<const0>\;
  doutb(72) <= \<const0>\;
  doutb(71) <= \<const0>\;
  doutb(70) <= \<const0>\;
  doutb(69) <= \<const0>\;
  doutb(68) <= \<const0>\;
  doutb(67) <= \<const0>\;
  doutb(66) <= \<const0>\;
  doutb(65) <= \<const0>\;
  doutb(64) <= \<const0>\;
  doutb(63) <= \<const0>\;
  doutb(62) <= \<const0>\;
  doutb(61) <= \<const0>\;
  doutb(60) <= \<const0>\;
  doutb(59) <= \<const0>\;
  doutb(58) <= \<const0>\;
  doutb(57) <= \<const0>\;
  doutb(56) <= \<const0>\;
  doutb(55) <= \<const0>\;
  doutb(54) <= \<const0>\;
  doutb(53) <= \<const0>\;
  doutb(52) <= \<const0>\;
  doutb(51) <= \<const0>\;
  doutb(50) <= \<const0>\;
  doutb(49) <= \<const0>\;
  doutb(48) <= \<const0>\;
  doutb(47) <= \<const0>\;
  doutb(46) <= \<const0>\;
  doutb(45) <= \<const0>\;
  doutb(44) <= \<const0>\;
  doutb(43) <= \<const0>\;
  doutb(42) <= \<const0>\;
  doutb(41) <= \<const0>\;
  doutb(40) <= \<const0>\;
  doutb(39) <= \<const0>\;
  doutb(38) <= \<const0>\;
  doutb(37) <= \<const0>\;
  doutb(36) <= \<const0>\;
  doutb(35) <= \<const0>\;
  doutb(34) <= \<const0>\;
  doutb(33) <= \<const0>\;
  doutb(32) <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_xpm.gen_base.xpm_memory_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(10 downto 0) => addra(16 downto 6),
      addrb(10 downto 0) => B"00000000000",
      clka => clka,
      clkb => '0',
      dbiterra => \NLW_gen_xpm.gen_base.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_xpm.gen_base.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(511 downto 0) => dina(511 downto 0),
      dinb(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(511 downto 0) => douta(511 downto 0),
      doutb(511 downto 0) => \NLW_gen_xpm.gen_base.xpm_memory_base_inst_doutb_UNCONNECTED\(511 downto 0),
      ena => ena,
      enb => '0',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rstb => '0',
      sbiterra => \NLW_gen_xpm.gen_base.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_xpm.gen_base.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(63 downto 0) => wea(63 downto 0),
      web(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 63 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 511 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 511 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "ulp_inst_0_plram_ctrl_bram_0,emb_mem_gen_v1_0_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "emb_mem_gen_v1_0_6,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 511 downto 0 );
  attribute C_ADDRA_WIDTH_ACTUAL : integer;
  attribute C_ADDRA_WIDTH_ACTUAL of inst : label is 11;
  attribute C_ADDRB_WIDTH_ACTUAL : integer;
  attribute C_ADDRB_WIDTH_ACTUAL of inst : label is 11;
  attribute C_ADDR_WIDTH_A : integer;
  attribute C_ADDR_WIDTH_A of inst : label is 17;
  attribute C_ADDR_WIDTH_B : integer;
  attribute C_ADDR_WIDTH_B of inst : label is 17;
  attribute C_AUTO_SLEEP_TIME : integer;
  attribute C_AUTO_SLEEP_TIME of inst : label is 0;
  attribute C_BYTE_WRITE_WIDTH_A : integer;
  attribute C_BYTE_WRITE_WIDTH_A of inst : label is 8;
  attribute C_BYTE_WRITE_WIDTH_B : integer;
  attribute C_BYTE_WRITE_WIDTH_B of inst : label is 8;
  attribute C_CASCADE_HEIGHT : integer;
  attribute C_CASCADE_HEIGHT of inst : label is 0;
  attribute C_CLOCKING_MODE : integer;
  attribute C_CLOCKING_MODE of inst : label is 0;
  attribute C_ECC_BIT_RANGE : string;
  attribute C_ECC_BIT_RANGE of inst : label is "7:0";
  attribute C_ECC_MODE : integer;
  attribute C_ECC_MODE of inst : label is 0;
  attribute C_ECC_TYPE : string;
  attribute C_ECC_TYPE of inst : label is "NONE";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of inst : label is 1;
  attribute C_IGNORE_INIT_SYNTH : integer;
  attribute C_IGNORE_INIT_SYNTH of inst : label is 0;
  attribute C_MEMORY_INIT_FILE : string;
  attribute C_MEMORY_INIT_FILE of inst : label is "none";
  attribute C_MEMORY_INIT_PARAM : string;
  attribute C_MEMORY_INIT_PARAM of inst : label is "0";
  attribute C_MEMORY_OPTIMIZATION : integer;
  attribute C_MEMORY_OPTIMIZATION of inst : label is 1;
  attribute C_MEMORY_PRIMITIVE : integer;
  attribute C_MEMORY_PRIMITIVE of inst : label is 2;
  attribute C_MEMORY_SIZE : integer;
  attribute C_MEMORY_SIZE of inst : label is 1048576;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of inst : label is 0;
  attribute C_MESSAGE_CONTROL : integer;
  attribute C_MESSAGE_CONTROL of inst : label is 0;
  attribute C_READ_DATA_WIDTH_A : integer;
  attribute C_READ_DATA_WIDTH_A of inst : label is 512;
  attribute C_READ_DATA_WIDTH_B : integer;
  attribute C_READ_DATA_WIDTH_B of inst : label is 512;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of inst : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of inst : label is 1;
  attribute C_READ_RESET_VALUE_A : string;
  attribute C_READ_RESET_VALUE_A of inst : label is "0";
  attribute C_READ_RESET_VALUE_B : string;
  attribute C_READ_RESET_VALUE_B of inst : label is "0";
  attribute C_RST_MODE_A : string;
  attribute C_RST_MODE_A of inst : label is "SYNC";
  attribute C_RST_MODE_B : string;
  attribute C_RST_MODE_B of inst : label is "SYNC";
  attribute C_SIM_ASSERT_CHK : integer;
  attribute C_SIM_ASSERT_CHK of inst : label is 0;
  attribute C_USE_EMBEDDED_CONSTRAINT : integer;
  attribute C_USE_EMBEDDED_CONSTRAINT of inst : label is 0;
  attribute C_VERSION : integer;
  attribute C_VERSION of inst : label is 0;
  attribute C_WAKEUP_TIME : integer;
  attribute C_WAKEUP_TIME of inst : label is 0;
  attribute C_WRITE_DATA_WIDTH_A : integer;
  attribute C_WRITE_DATA_WIDTH_A of inst : label is 512;
  attribute C_WRITE_DATA_WIDTH_B : integer;
  attribute C_WRITE_DATA_WIDTH_B of inst : label is 512;
  attribute C_WRITE_MODE_A : integer;
  attribute C_WRITE_MODE_A of inst : label is 0;
  attribute C_WRITE_MODE_B : integer;
  attribute C_WRITE_MODE_B of inst : label is 0;
  attribute C_WRITE_PROTECT : integer;
  attribute C_WRITE_PROTECT of inst : label is 1;
  attribute C_XPM_SELECT : integer;
  attribute C_XPM_SELECT of inst : label is 0;
  attribute MEMORY_INIT_FILE_ECC : string;
  attribute MEMORY_INIT_FILE_ECC of inst : label is "emb_mem_init_ecc.mem";
  attribute NO_MEMORY_INIT : integer;
  attribute NO_MEMORY_INIT of inst : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of inst : label is 0;
  attribute P_MEMORY_INIT_FILE : string;
  attribute P_MEMORY_INIT_FILE of inst : label is "none";
  attribute P_MEMORY_OPTIMIZATION : string;
  attribute P_MEMORY_OPTIMIZATION of inst : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of rsta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA RST";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of douta : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 131072, MEM_WIDTH 512, MEM_ECC NONE, MASTER_TYPE BRAM_CTRL, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_emb_mem_gen_v1_0_6
     port map (
      addra(16 downto 6) => addra(16 downto 6),
      addra(5 downto 0) => B"000000",
      addrb(16 downto 0) => B"00000000000000000",
      clka => clka,
      clkb => '0',
      dbiterra => NLW_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_inst_dbiterrb_UNCONNECTED,
      dina(511 downto 0) => dina(511 downto 0),
      dinb(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(511 downto 0) => douta(511 downto 0),
      doutb(511 downto 0) => NLW_inst_doutb_UNCONNECTED(511 downto 0),
      ena => ena,
      enb => '0',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rstb => '0',
      sbiterra => NLW_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(63 downto 0) => wea(63 downto 0),
      web(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000"
    );
end STRUCTURE;
