{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521211688088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521211688088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 16 11:48:07 2018 " "Processing started: Fri Mar 16 11:48:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521211688088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521211688088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Receiver -c UART_Receiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Receiver -c UART_Receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521211688088 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1521211688481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-rtl " "Found design unit 1: fsm-rtl" {  } { { "source/fsm.vhd" "" { Text "C:/Users/ea999/Desktop/UART_Receiver/source/fsm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521211689012 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "source/fsm.vhd" "" { Text "C:/Users/ea999/Desktop/UART_Receiver/source/fsm.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521211689012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521211689012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/tick_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/tick_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tick_generator-rtl " "Found design unit 1: tick_generator-rtl" {  } { { "source/tick_generator.vhd" "" { Text "C:/Users/ea999/Desktop/UART_Receiver/source/tick_generator.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521211689028 ""} { "Info" "ISGN_ENTITY_NAME" "1 tick_generator " "Found entity 1: tick_generator" {  } { { "source/tick_generator.vhd" "" { Text "C:/Users/ea999/Desktop/UART_Receiver/source/tick_generator.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521211689028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521211689028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sync_n_edgedetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/sync_n_edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_n_edgeDetector-rtl " "Found design unit 1: sync_n_edgeDetector-rtl" {  } { { "source/sync_n_edgeDetector.vhd" "" { Text "C:/Users/ea999/Desktop/UART_Receiver/source/sync_n_edgeDetector.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521211689043 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_n_edgeDetector " "Found entity 1: sync_n_edgeDetector" {  } { { "source/sync_n_edgeDetector.vhd" "" { Text "C:/Users/ea999/Desktop/UART_Receiver/source/sync_n_edgeDetector.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521211689043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521211689043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rx_register_s2p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/rx_register_s2p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg_s2p-rtl " "Found design unit 1: shiftreg_s2p-rtl" {  } { { "source/rx_register_s2p.vhd" "" { Text "C:/Users/ea999/Desktop/UART_Receiver/source/rx_register_s2p.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521211689059 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_s2p " "Found entity 1: shiftreg_s2p" {  } { { "source/rx_register_s2p.vhd" "" { Text "C:/Users/ea999/Desktop/UART_Receiver/source/rx_register_s2p.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521211689059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521211689059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/modulo_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/modulo_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_divider-rtl " "Found design unit 1: modulo_divider-rtl" {  } { { "source/modulo_divider.vhd" "" { Text "C:/Users/ea999/Desktop/UART_Receiver/source/modulo_divider.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521211689074 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_divider " "Found entity 1: modulo_divider" {  } { { "source/modulo_divider.vhd" "" { Text "C:/Users/ea999/Desktop/UART_Receiver/source/modulo_divider.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521211689074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521211689074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/hex2sevseg_w_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/hex2sevseg_w_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex2sevseg_w_control-rtl " "Found design unit 1: hex2sevseg_w_control-rtl" {  } { { "source/hex2sevseg_w_control.vhd" "" { Text "C:/Users/ea999/Desktop/UART_Receiver/source/hex2sevseg_w_control.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521211689090 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex2sevseg_w_control " "Found entity 1: hex2sevseg_w_control" {  } { { "source/hex2sevseg_w_control.vhd" "" { Text "C:/Users/ea999/Desktop/UART_Receiver/source/hex2sevseg_w_control.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521211689090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521211689090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_receiver_top.vhd 0 0 " "Found 0 design units, including 0 entities, in source file source/uart_receiver_top.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521211689106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tick_generator " "Elaborating entity \"tick_generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1521211689168 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1521211689965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521211689965 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1521211689996 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1521211689996 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1521211689996 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1521211689996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521211690028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 16 11:48:10 2018 " "Processing ended: Fri Mar 16 11:48:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521211690028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521211690028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521211690028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521211690028 ""}
