<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>PMDEVARCH</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">PMDEVARCH, Performance Monitors Device Architecture register</h1><p>The PMDEVARCH characteristics are:</p><h2>Purpose</h2>
        <p>Identifies the programmers' model architecture of the Performance Monitor component.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_PMUv3_EXT is implemented. Otherwise, direct accesses to PMDEVARCH are <span class="arm-defined-word">RES0</span>.</p>
        <p>If <span class="xref">FEAT_DoPD</span> is implemented, this register is in the Core power domain. If <span class="xref">FEAT_DoPD</span> is not implemented, this register is in the Debug power domain.</p>
      <h2>Attributes</h2>
        <p>PMDEVARCH is a 32-bit register.</p>
      <p>This  register is part of the <a href="pmu.html">PMU</a> block.</p><h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="11"><a href="#fieldset_0-31_21">ARCHITECT</a></td><td class="lr" colspan="1"><a href="#fieldset_0-20_20">PRESENT</a></td><td class="lr" colspan="4"><a href="#fieldset_0-19_16">REVISION</a></td><td class="lr" colspan="4"><a href="#fieldset_0-15_12">ARCHVER</a></td><td class="lr" colspan="12"><a href="#fieldset_0-11_0">ARCHPART</a></td></tr></tbody></table><h4 id="fieldset_0-31_21">ARCHITECT, bits [31:21]</h4><div class="field"><p>Defines the architecture of the component. For Performance Monitors, this is Arm Limited.</p>
<p>Bits [31:28] are the JEP106 continuation code, <span class="hexnumber">0x4</span>.</p>
<p>Bits [27:21] are the JEP106 ID code, <span class="hexnumber">0x3B</span>.</p>
      <p>Reads as <span class="binarynumber">0b01000111011</span>.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-20_20">PRESENT, bit [20]</h4><div class="field">
      <p>Indicates that the DEVARCH is present.</p>
    
      <p>Reads as <span class="binarynumber">0b1</span>.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-19_16">REVISION, bits [19:16]</h4><div class="field"><p>Defines the architecture revision. For architectures defined by Arm this is the minor revision.</p>
<p>For Performance Monitors, the revision defined by Armv8 is <span class="hexnumber">0x0</span>.</p>
<p>All other values are reserved.</p>
      <p>Reads as <span class="binarynumber">0b0000</span>.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-15_12">ARCHVER, bits [15:12]</h4><div class="field">
      <p>Architecture Version. Defines the architecture version of the component.</p>
    <table class="valuetable"><tr><th>ARCHVER</th><th>Meaning</th></tr><tr><td class="bitfield">0b0010</td><td>
          <p>Performance Monitors Extension version 3, PMUv3.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>PMDEVARCH.ARCHVER and PMDEVARCH.ARCHPART are also defined as a single field, PMDEVARCH.ARCHID, so that PMDEVARCH.ARCHVER is PMDEVARCH.ARCHID[15:12].</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-11_0">ARCHPART, bits [11:0]</h4><div class="field">
      <p>Architecture Part. Defines the architecture of the component.</p>
    <table class="valuetable"><tr><th>ARCHPART</th><th>Meaning</th><th>Applies when</th></tr><tr><td class="bitfield">0xA16</td><td>
          <p>Armv8-A PE performance monitors.</p>
        </td></tr><tr><td class="bitfield">0xA26</td><td>
          <p>Armv8-A PE performance monitors, including the 64-bit programmers' model extension.</p>
        </td><td>From Armv8.8</td></tr></table><p>PMDEVARCH.ARCHVER and PMDEVARCH.ARCHPART are also defined as a single field, PMDEVARCH.ARCHID, so that PMDEVARCH.ARCHPART is PMDEVARCH.ARCHID[11:0].</p>
<p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><div class="access_mechanisms"><h2>Accessing PMDEVARCH</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">Accessible at offset 0xFBC from PMU</h4><ul><li>When FEAT_DoPD is implemented and !IsCorePowered(), accesses to this register generate an error response.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RO</span>.
          </li></ul><table class="access_instructions"><tr/><tr/></table></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
