Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto abed74878acc46d49a3db1b5bfe01516 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_top__mp_adder_TB_behav xil_defaultlib.uart_top__mp_adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx(CLK_FREQ=100,BAUD_RATE=1...
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_Nb(ADDER_WIDT...
Compiling module xil_defaultlib.mp_adder(OPERAND_WIDTH=8,ADDER_W...
Compiling module xil_defaultlib.uart_tx(CLK_FREQ=100,BAUD_RATE=1...
Compiling module xil_defaultlib.uart_top(OPERAND_WIDTH=8,ADDER_W...
Compiling module xil_defaultlib.uart_top__mp_adder_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_top__mp_adder_TB_behav
