# ***************************************************************************
# *     Copyright (c) 2012-2014, Broadcom Corporation
# *     All Rights Reserved
# *     Confidential Property of Broadcom Corporation
# *
# *  THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
# *  AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
# *  EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
# * 
# ***************************************************************************

# The same board with differing DDR speeds.

# make distclean; make toolfind;make 7445d0 CFG=config/testing/ddrtests-7445.cfg -j8

include config/testing/family-7445-oneboard.cfg


#[board BCM97445_1133 : board.BCM97445SVMB]
# ddr -n 0 -size_mb 1024 -base_mb    0 -clk 1133MHz -size_bits 4G -width 16 -phy 32
# ddr -n 1 -size_mb 1024 -base_mb 1024 -clk 1133MHz -size_bits 4G -width 16 -phy 32
# ddr -n 2 -size_mb 1024 -base_mb 2048 -clk 1133MHz -size_bits 4G -width 16 -phy 32 

#[board BCM97445_1100 : board.BCM97445SVMB]
# ddr -n 0 -size_mb 1024 -base_mb    0 -clk 1100MHz -size_bits 4G -width 16 -phy 32
# ddr -n 1 -size_mb 1024 -base_mb 1024 -clk 1100MHz -size_bits 4G -width 16 -phy 32
# ddr -n 2 -size_mb 1024 -base_mb 2048 -clk 1100MHz -size_bits 4G -width 16 -phy 32 

[board BCM97445_1067 : board.BCM97445SVMB]
 ddr -n 0 -size_mb 1024 -base_mb    0 -clk 1067MHz -size_bits 4G -width 16 -phy 32
 ddr -n 1 -size_mb 1024 -base_mb 1024 -clk 1067MHz -size_bits 4G -width 16 -phy 32
 ddr -n 2 -size_mb 1024 -base_mb 2048 -clk 1067MHz -size_bits 4G -width 16 -phy 32

#[board BCM97445_1033 : board.BCM97445SVMB]
# ddr -n 0 -size_mb 1024 -base_mb    0 -clk 1033MHz -size_bits 4G -width 16 -phy 32
# ddr -n 1 -size_mb 1024 -base_mb 1024 -clk 1033MHz -size_bits 4G -width 16 -phy 32
# ddr -n 2 -size_mb 1024 -base_mb 2048 -clk 1033MHz -size_bits 4G -width 16 -phy 32 

#[board BCM97445_1000 : board.BCM97445SVMB]
# ddr -n 0 -size_mb 1024 -base_mb    0 -clk 1000MHz -size_bits 4G -width 16 -phy 32
# ddr -n 1 -size_mb 1024 -base_mb 1024 -clk 1000MHz -size_bits 4G -width 16 -phy 32
# ddr -n 2 -size_mb 1024 -base_mb 2048 -clk 1000MHz -size_bits 4G -width 16 -phy 32 

#[board BCM97445_966 : board.BCM97445SVMB]
# ddr -n 0 -size_mb 1024 -base_mb    0 -clk 966MHz -size_bits 4G -width 16 -phy 32
# ddr -n 1 -size_mb 1024 -base_mb 1024 -clk 966MHz -size_bits 4G -width 16 -phy 32
# ddr -n 2 -size_mb 1024 -base_mb 2048 -clk 966MHz -size_bits 4G -width 16 -phy 32 

[board BCM97445_933 : board.BCM97445SVMB]
 ddr -n 0 -size_mb 1024 -base_mb    0 -clk 933MHz -size_bits 4G -width 16 -phy 32
 ddr -n 1 -size_mb 1024 -base_mb 1024 -clk 933MHz -size_bits 4G -width 16 -phy 32
 ddr -n 2 -size_mb 1024 -base_mb 2048 -clk 933MHz -size_bits 4G -width 16 -phy 32 

#[board BCM97445_900 : board.BCM97445SVMB]
# ddr -n 0 -size_mb 1024 -base_mb    0 -clk 900MHz -size_bits 4G -width 16 -phy 32
# ddr -n 1 -size_mb 1024 -base_mb 1024 -clk 900MHz -size_bits 4G -width 16 -phy 32
# ddr -n 2 -size_mb 1024 -base_mb 2048 -clk 900MHz -size_bits 4G -width 16 -phy 32 

[board BCM97445_800 : board.BCM97445SVMB]
 ddr -n 0 -size_mb 1024 -base_mb    0 -clk 800MHz -size_bits 4G -width 16 -phy 32
 ddr -n 1 -size_mb 1024 -base_mb 1024 -clk 800MHz -size_bits 4G -width 16 -phy 32
 ddr -n 2 -size_mb 1024 -base_mb 2048 -clk 800MHz -size_bits 4G -width 16 -phy 32 

#[board BCM97445_667 : board.BCM97445SVMB]
# ddr -n 0 -size_mb 1024 -base_mb    0 -clk 667MHz -size_bits 4G -width 16 -phy 32
# ddr -n 1 -size_mb 1024 -base_mb 1024 -clk 667MHz -size_bits 4G -width 16 -phy 32
# ddr -n 2 -size_mb 1024 -base_mb 2048 -clk 667MHz -size_bits 4G -width 16 -phy 32 

[end]
