Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 13:11:59 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_113/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.057        0.000                      0                 2769        0.001        0.000                      0                 2769        2.444        0.000                       0                  2770  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.719}        5.439           183.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.057        0.000                      0                 2769        0.001        0.000                      0                 2769        2.444        0.000                       0                  2770  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 demux/sel_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by vclock  {rise@0.000ns fall@2.720ns period=5.439ns})
  Destination:            demux/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.720ns period=5.439ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.439ns  (vclock rise@5.439ns - vclock rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 2.075ns (38.858%)  route 3.265ns (61.142%))
  Logic Levels:           19  (CARRY8=10 LUT2=2 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 7.899 - 5.439 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 1.050ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.953ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=2769, routed)        2.018     2.979    demux/CLK
    SLICE_X112Y445       FDSE                                         r  demux/sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y445       FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.058 r  demux/sel_reg[4]/Q
                         net (fo=53, routed)          0.333     3.391    demux/sel[4]
    SLICE_X113Y443       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     3.540 r  demux/sel_reg[8]_i_6/O[4]
                         net (fo=33, routed)          0.211     3.751    demux/sel_reg[0]_0[4]
    SLICE_X113Y440       LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     3.888 r  demux/sel[8]_i_236/O
                         net (fo=2, routed)           0.104     3.992    demux/sel[8]_i_236_n_0
    SLICE_X113Y440       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     4.091 r  demux/sel[8]_i_243/O
                         net (fo=1, routed)           0.025     4.116    demux/sel[8]_i_243_n_0
    SLICE_X113Y440       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.279 f  demux/sel_reg[8]_i_200/CO[7]
                         net (fo=1, routed)           0.026     4.305    demux/sel_reg[8]_i_200_n_0
    SLICE_X113Y441       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     4.382 f  demux/sel_reg[8]_i_166/CO[5]
                         net (fo=30, routed)          0.226     4.608    demux_n_9
    SLICE_X112Y440       LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.118     4.726 r  sel[8]_i_136/O
                         net (fo=2, routed)           0.188     4.914    sel[8]_i_136_n_0
    SLICE_X112Y440       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     5.063 r  sel[8]_i_143/O
                         net (fo=1, routed)           0.008     5.071    demux/sel[8]_i_64_0[5]
    SLICE_X112Y440       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.186 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     5.212    demux/sel_reg[8]_i_81_n_0
    SLICE_X112Y441       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.288 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.481     5.769    demux_n_98
    SLICE_X111Y442       LUT3 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.138     5.907 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.180     6.087    sel[8]_i_32_n_0
    SLICE_X111Y442       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.136 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.011     6.147    demux/sel[8]_i_28_0[5]
    SLICE_X111Y442       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.302 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, routed)           0.026     6.328    demux/sel_reg[8]_i_20_n_0
    SLICE_X111Y443       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.384 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=3, routed)           0.747     7.131    demux/O[0]
    SLICE_X112Y446       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     7.335 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, routed)           0.243     7.578    demux_n_106
    SLICE_X113Y445       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     7.631 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.015     7.646    demux/sel_reg[6]_0[6]
    SLICE_X113Y445       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     7.763 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     7.789    demux/sel_reg[8]_i_4_n_0
    SLICE_X113Y446       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.845 f  demux/sel_reg[8]_i_3/O[0]
                         net (fo=6, routed)           0.187     8.032    demux/sel_reg[8]_i_3_n_15
    SLICE_X112Y447       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     8.082 r  demux/sel[4]_i_2/O
                         net (fo=4, routed)           0.044     8.126    demux/sel[4]_i_2_n_0
    SLICE_X112Y447       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     8.161 r  demux/sel[2]_i_1/O
                         net (fo=1, routed)           0.158     8.319    demux/sel20_in[2]
    SLICE_X112Y444       FDRE                                         r  demux/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     5.439     5.439 r  
    AR14                                              0.000     5.439 r  clk (IN)
                         net (fo=0)                   0.000     5.439    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.798    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     6.085    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.109 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=2769, routed)        1.790     7.899    demux/CLK
    SLICE_X112Y444       FDRE                                         r  demux/sel_reg[2]/C
                         clock pessimism              0.487     8.386    
                         clock uncertainty           -0.035     8.351    
    SLICE_X112Y444       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.376    demux/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  0.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 demux/genblk1[371].z_reg[371][0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.720ns period=5.439ns})
  Destination:            genblk1[371].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.720ns period=5.439ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.059ns (37.107%)  route 0.100ns (62.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Net Delay (Source):      1.806ns (routing 0.953ns, distribution 0.853ns)
  Clock Net Delay (Destination): 2.049ns (routing 1.050ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=2769, routed)        1.806     2.476    demux/CLK
    SLICE_X112Y430       FDRE                                         r  demux/genblk1[371].z_reg[371][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y430       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.535 r  demux/genblk1[371].z_reg[371][0]/Q
                         net (fo=1, routed)           0.100     2.635    genblk1[371].reg_in/D[0]
    SLICE_X114Y430       FDRE                                         r  genblk1[371].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=2769, routed)        2.049     3.010    genblk1[371].reg_in/CLK
    SLICE_X114Y430       FDRE                                         r  genblk1[371].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.436     2.574    
    SLICE_X114Y430       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     2.634    genblk1[371].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.001    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.720 }
Period(ns):         5.439
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         5.439       4.149      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.719       2.444      SLICE_X116Y451  genblk1[279].reg_in/reg_out_reg[5]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.719       2.444      SLICE_X118Y420  demux/genblk1[305].z_reg[305][1]/C



