IP Generator (Version 2023.2-SP1 build 147282)
Check out license ...
Start generating at 2024-06-14 17:34
Instance: Transceiver_10G (G:\Current_Pango\TenGigTest\ipcore\Transceiver_10G\Transceiver_10G.idf)
IP: HSST (1.8a)
Part: Titan2-PG2T390H-FFBG900--6
Create directory 'example_design\' ...
Create directory 'example_design\bench\' ...
Create directory 'example_design\rtl\' ...
Create directory 'rtl\' ...
Create directory 'pnr\' ...
Create directory 'sim\' ...
Create directory 'sim_lib\modelsim\' ...
Copy 'example_design\bench\ipm2t_hssthp_wrapper_top_tb.v.xml' to 'example_design\bench' ...
Copy 'example_design\rtl\ipm2t_hssthp_wrapper_chk.v.xml' to 'example_design\rtl' ...
Copy 'example_design\rtl\ipm2t_hssthp_wrapper_dut_top.v.xml' to 'example_design\rtl' ...
Copy 'example_design\rtl\ipm2t_hssthp_wrapper_if.v.xml' to 'example_design\rtl' ...
Copy 'example_design\rtl\ipm2t_hssthp_wrapper_if_top.v.xml' to 'example_design\rtl' ...
Copy 'example_design\rtl\ipm2t_hssthp_wrapper_src.v.xml' to 'example_design\rtl' ...
Copy 'example_design\rtl\ipm2t_hssthp_wrapper_top.v.xml' to 'example_design\rtl' ...
Copy 'pnr\core_only' to 'pnr' ...
Copy 'pnr\example_design' to 'pnr' ...
Copy 'rtl\ipm2t_hssthp_4bytes_boundary_40b.v' to 'rtl' ...
Copy 'rtl\ipm2t_hssthp_apb_bridge_v1_0.v' to 'rtl' ...
Copy 'rtl\ipm2t_hssthp_bufds_wrapper_v1_0.v.xml' to 'rtl' ...
Copy 'rtl\ipm2t_hssthp_hpll_wrapper_v1_6.v.xml' to 'rtl' ...
Copy 'rtl\ipm2t_hssthp_lane0_wrapper_v1_5.v.xml' to 'rtl' ...
Copy 'rtl\ipm2t_hssthp_lane1_wrapper_v1_5.v.xml' to 'rtl' ...
Copy 'rtl\ipm2t_hssthp_lane2_wrapper_v1_5.v.xml' to 'rtl' ...
Copy 'rtl\ipm2t_hssthp_lane3_wrapper_v1_5.v.xml' to 'rtl' ...
Copy 'rtl\ipm2t_hssthp_rst' to 'rtl' ...
Copy 'rtl\ipm2t_hssthp_wrapper_v1_8a.v.xml' to 'rtl' ...
Copy 'sim\modelsim' to 'sim' ...
Copy 'ipm2t_hssthp_wrapper_v1_8a.v.xml' ...
Copy 'readme.txt' ...
Run file 'calcParams.tcl' ...
Compile file 'rtl\ipm2t_hssthp_wrapper_v1_8a.v.xml' to 'rtl\ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v' ...
Compile file 'rtl\ipm2t_hssthp_bufds_wrapper_v1_0.v.xml' to 'rtl\ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v' ...
Compile file 'rtl\ipm2t_hssthp_hpll_wrapper_v1_6.v.xml' to 'rtl\ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v' ...
Compile file 'rtl\ipm2t_hssthp_lane0_wrapper_v1_5.v.xml' to 'rtl\ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v' ...
Compile file 'rtl\ipm2t_hssthp_lane1_wrapper_v1_5.v.xml' to 'rtl\ipm2t_hssthp_Transceiver_10G_lane1_wrapper_v1_5.v' ...
Compile file 'rtl\ipm2t_hssthp_lane2_wrapper_v1_5.v.xml' to 'rtl\ipm2t_hssthp_Transceiver_10G_lane2_wrapper_v1_5.v' ...
Compile file 'rtl\ipm2t_hssthp_lane3_wrapper_v1_5.v.xml' to 'rtl\ipm2t_hssthp_Transceiver_10G_lane3_wrapper_v1_5.v' ...
Compile file 'ipm2t_hssthp_wrapper_v1_8a.v.xml' to 'Transceiver_10G.v' ...
Found top module 'Transceiver_10G' in file 'Transceiver_10G.v'.
Compile file 'example_design\bench\ipm2t_hssthp_wrapper_top_tb.v.xml' to 'example_design\bench\Transceiver_10G_top_tb.v' ...
Compile file 'example_design\rtl\ipm2t_hssthp_wrapper_top.v.xml' to 'example_design\rtl\Transceiver_10G_top.v' ...
Compile file 'example_design\rtl\ipm2t_hssthp_wrapper_if.v.xml' to 'example_design\rtl\Transceiver_10G_if.v' ...
Compile file 'example_design\rtl\ipm2t_hssthp_wrapper_src.v.xml' to 'example_design\rtl\Transceiver_10G_src.v' ...
Compile file 'example_design\rtl\ipm2t_hssthp_wrapper_chk.v.xml' to 'example_design\rtl\Transceiver_10G_chk.v' ...
Compile file 'example_design\rtl\ipm2t_hssthp_wrapper_if_top.v.xml' to 'example_design\rtl\Transceiver_10G_if_top.v' ...
Compile file 'example_design\rtl\ipm2t_hssthp_wrapper_dut_top.v.xml' to 'example_design\rtl\Transceiver_10G_dut_top.v' ...
Run file 'createFiles.tcl' ...
Create template file 'Transceiver_10G_tmpl.v' ...
Create template file 'Transceiver_10G_tmpl.vhdl' ...
There are 20 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
