evRAM128X1DL6AB_S.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devRAM128X1DL6AB_S : device CLMS
{

    parameter
    (
        config bit CP_INITA[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODEA = "RAM",

        config string CP_CR0PREMUX_SEL = "YX",
        config string CP_CR0POSTMUX_SEL = "CX",
        config string CP_RAM_LUTA_DIH = "LI",
        config string CP_RAM_LUTA_DIL = "LI",
        config string CP_MASK_LUT6A = "FALSE",

        config bit CP_INITB[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODEB = "RAM",
        config string CP_RAM_LUTB_DIH = "LI",
        config string CP_RAM_LUTB_DIL = "LI",
        config string CP_MASK_LUT6B = "FALSE",

        config string CP_CLK_POL = "FALSE",

        config string CP_WCK_SEL = "LOCAL",
        config string CP_RAM_MODE = "LRAM",
        config string CP_RAM32_EN = "TRUE"
    );
    port
    (
        input A0,
        input A1,
        input A2,
        input A3,
        input A4,
        input A5,
        input M0,
        input AD,
        output Y0,
        output CR0,
        input B0,
        input B1,
        input B2,
        input B3,
        input B4,
        input B5,
        input M1,
        input BD,
        output Y1,
        input D0,
        input D1,
        input D2,
        input D3,
        input D4,
        input D5,

        input M2,
        input WE,
        input CLK,
        input NEXT_CLK

    );
}; // end of device devRAM128X1DL6AB_S


structure netlist of devRAM128X1DL6AB_S
{

    wire  ntA5      ;
    wire  ntA4      ;
    wire  ntA3      ;
    wire  ntA2      ;
    wire  ntA1      ;
    wire  ntA0      ;
    wire  ntM0      ;
    wire  ntAD      ;
    wire  ntL6A     ;
    wire  ntQC0     ;
    wire  ntCR0   ;
    wire  ntB5      ;
    wire  ntB4      ;
    wire  ntB3      ;
    wire  ntB2      ;
    wire  ntB1      ;
    wire  ntB0      ;
    wire  ntM1      ;
    wire  ntBD      ;
    wire  ntL6B     ;
    wire  ntCR1   ;
    wire  ntM2      ;
    wire  ntD5      ;
    wire  ntD4      ;
    wire  ntD3      ;
    wire  ntD2      ;
    wire  ntD1      ;
    wire  ntD0      ;
    wire  ntWE      ;
    wire  ntCLK     ;
    wire  ntNEXT_CLK;

    wire ntL7AB;
    wire ntWCLK;
    wire ntCLKR;

    ntA5        <= A5      ;
    ntA4        <= A4      ;
    ntA3        <= A3      ;
    ntA2        <= A2      ;
    ntA1        <= A1      ;
    ntA0        <= A0      ;
    ntM0        <= M0      ;
    ntAD        <= AD      ;
    Y0          <= ntL6A   ;
    CR0         <= ntCR0 ;
    ntB5        <= B5      ;
    ntB4        <= B4      ;
    ntB3        <= B3      ;
    ntB2        <= B2      ;
    ntB1        <= B1      ;
    ntB0        <= B0      ;
    ntM1        <= M1      ;
    ntBD        <= BD      ;
    Y1          <= ntL6B   ;
    ntM2        <= M2      ;
    ntD5        <= D5      ;
    ntD4        <= D4      ;
    ntD3        <= D3      ;
    ntD2        <= D2      ;
    ntD1        <= D1      ;
    ntD0        <= D0      ;
    ntWE        <= WE      ;
    ntCLK       <= CLK     ;
    ntNEXT_CLK  <= NEXT_CLK;


    device LUT6S FYA
       parameter map
       (
             CP_INIT         => CP_INITA       ,
             CP_MODE         => CP_MODEA       ,
             CP_MASK_LUT6    => CP_MASK_LUT6A  ,
             CP_RAM_LUT_DIL  => CP_RAM_LUTA_DIL,
             CP_RAM_LUT_DIH  => CP_RAM_LUTA_DIH,
             CP_M1_SEL       => 1'b0,
             CP_M2_SEL       => 1'b0,
             CP_RAM32_EN     => CP_RAM32_EN    ,
             CP_RAM_MODE     => CP_RAM_MODE
       )
       port map
       (
             A0      => ntA0                                 ,
             A1      => ntA1                                 ,
             A2      => ntA2                                 ,
             A3      => ntA3                                 ,
             A4      => ntA4                                 ,
             A5      => ntA5                                 ,
             WA      => {ntD5, ntD4, ntD3, ntD2, ntD1, ntD0} ,
             M1      => ntM1                                 ,
             M2      => ntM2                                 ,
             WCK     => ntWCLK                              ,
             WE      => ntWE                                 ,
             MX      => ntM0                               ,
             XD      => ntAD                               ,
             L6      => ntL6A
       );


    device LUT6S FYB
       parameter map
       (
             CP_INIT         => CP_INITB       ,
             CP_MODE         => CP_MODEB       ,
             CP_MASK_LUT6    => CP_MASK_LUT6B  ,
             CP_RAM_LUT_DIL  => CP_RAM_LUTB_DIL,
             CP_RAM_LUT_DIH  => CP_RAM_LUTB_DIH,
             CP_M1_SEL       => 1'b1,
             CP_M2_SEL       => 1'b0,
             CP_RAM32_EN     => CP_RAM32_EN    ,
             CP_RAM_MODE     => CP_RAM_MODE
       )
       port map
       (
             A0      => ntB0                                 ,
             A1      => ntB1                                 ,
             A2      => ntB2                                 ,
             A3      => ntB3                                 ,
             A4      => ntB4                                 ,
             A5      => ntB5                                 ,
             WA      => {ntD5, ntD4, ntD3, ntD2, ntD1, ntD0} ,
             M1      => ntM1                                 ,
             M2      => ntM2                                 ,
             WCK     => ntWCLK                              ,
             WE      => ntWE                                 ,
             MX      => ntM1                               ,
             XD      => ntBD                               ,
             L6      => ntL6B

       );



       device MUX2_P WCKMUX
       parameter map
       (
           SEL => CP_WCK_SEL
       )
       port map
       (
           DOUT  => ntWCLK    ,
           DI0   => ntNEXT_CLK,
           DI1   => ntCLKR
       );


      device MUX2 L7ABMUX
      port map
      (
          DOUT  =>  ntL7AB  ,
          SEL   =>  ntM0    ,
          DI1   =>  ntL6B   ,
          DI0   =>  ntL6A
      );
      device CLK_POLMUX CLKPOLMUX
      parameter map
      (
           CP_CLK_POL   =>   CP_CLK_POL
      )
      port map
      (    Y            =>   ntCLKR,
           DIN1         =>   ntCLK,
           DIN0         =>   ntCLK
      );



    device CRPREMUX CR0PREMUX
    parameter map
    (
         CP_CRPREMUX_SEL     =>    CP_CR0PREMUX_SEL
    )
    port map
    (
         MF                  =>    ntL7AB,
         Q                   =>    ntQC0
    );



   device CRPOSTMUX CR0POSTMUX
   parameter map
   (
           CP_CRPOSTMUX_SEL     =>    CP_CR0POSTMUX_SEL
   )
   port map
   (
           CX                   =>    ntQC0,
           Q                    =>    ntCR0
   );

}; // end of structure netlist of devRAM128X1DL6AB_S



