/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_17z;
  wire [27:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_31z;
  wire [15:0] celloutsig_0_39z;
  wire [6:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  reg [16:0] celloutsig_0_7z;
  wire [13:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire [26:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire [18:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [1:0] _00_;
  always_latch
    if (clkin_data[0]) _00_ = 2'h0;
    else if (celloutsig_1_19z[0]) _00_ = celloutsig_0_5z[10:9];
  assign celloutsig_0_13z[3:2] = _00_;
  assign celloutsig_0_0z = in_data[78:73] ^ in_data[40:35];
  assign celloutsig_0_39z = { celloutsig_0_4z[2:0], celloutsig_0_17z[3:2], celloutsig_0_2z[5:4], celloutsig_0_31z[8], celloutsig_0_4z[3:0], celloutsig_0_17z[3:2], celloutsig_0_2z[5:4] } ^ { celloutsig_0_11z[5:4], celloutsig_0_2z[5], celloutsig_0_11z[2:0], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[175:170] ^ in_data[140:135];
  assign celloutsig_1_1z = { in_data[112:110], celloutsig_1_0z } ^ in_data[184:176];
  assign celloutsig_0_4z = { celloutsig_0_0z[4], celloutsig_0_0z } ^ celloutsig_0_2z[6:0];
  assign celloutsig_1_2z = celloutsig_1_0z[3:0] ^ celloutsig_1_0z[4:1];
  assign celloutsig_1_3z = celloutsig_1_0z[4:0] ^ celloutsig_1_1z[7:3];
  assign celloutsig_1_4z = { in_data[125:122], celloutsig_1_3z, celloutsig_1_3z } ^ { in_data[162:158], celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_4z[10:8], celloutsig_1_1z } ^ { celloutsig_1_2z[2], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_0z[3], celloutsig_1_2z, celloutsig_1_0z } ^ { celloutsig_1_1z[4:3], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_7z = { in_data[159:153], celloutsig_1_2z } ^ { celloutsig_1_2z[2:1], celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_1z[3:2], celloutsig_1_6z, celloutsig_1_0z } ^ { celloutsig_1_5z[4:0], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_9z = celloutsig_1_8z[13:8] ^ celloutsig_1_0z;
  assign celloutsig_1_10z = celloutsig_1_2z[2:0] ^ celloutsig_1_6z[4:2];
  assign celloutsig_1_11z = { celloutsig_1_0z[1], celloutsig_1_0z, celloutsig_1_10z } ^ celloutsig_1_4z[10:1];
  assign celloutsig_1_12z = celloutsig_1_6z[4:1] ^ celloutsig_1_0z[4:1];
  assign celloutsig_1_13z = celloutsig_1_2z[3:1] ^ celloutsig_1_9z[5:3];
  assign celloutsig_1_14z = { celloutsig_1_1z[6:0], celloutsig_1_3z } ^ { celloutsig_1_0z[4:1], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_15z = { celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_9z } ^ { celloutsig_1_13z[1], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_16z = celloutsig_1_15z[16:6] ^ { in_data[142:139], celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_1_18z = { celloutsig_1_16z[7:4], celloutsig_1_2z } ^ celloutsig_1_7z[8:1];
  assign celloutsig_1_19z = celloutsig_1_11z[7:5] ^ in_data[166:164];
  assign celloutsig_0_10z = celloutsig_0_0z[5:3] ^ celloutsig_0_9z[12:10];
  assign celloutsig_0_2z = { celloutsig_0_0z[5:2], celloutsig_0_0z } ^ in_data[93:84];
  always_latch
    if (!clkin_data[32]) celloutsig_0_7z = 17'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_1z[27:12] = in_data[70:55] ^ { in_data[69:66], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_5z[10:9] = celloutsig_0_2z[5:4] ^ celloutsig_0_2z[6:5];
  assign celloutsig_0_11z[7:4] = celloutsig_0_2z[9:6] ^ celloutsig_0_1z[15:12];
  assign celloutsig_0_9z[13:9] = { celloutsig_0_7z[14:12], celloutsig_0_5z[10:9] } ^ celloutsig_0_7z[8:4];
  assign celloutsig_0_11z[2:0] = celloutsig_0_10z ^ celloutsig_0_2z[4:2];
  assign celloutsig_0_31z[8] = celloutsig_0_5z[9] ^ celloutsig_0_4z[4];
  assign out_data[40:32] = { celloutsig_0_29z[8:2], celloutsig_0_7z[5:4] } ^ in_data[18:10];
  assign celloutsig_0_17z[3:2] = celloutsig_0_11z[5:4] ^ celloutsig_0_13z[3:2];
  assign { celloutsig_0_29z[3:2], celloutsig_0_29z[8:4] } = { celloutsig_0_13z[3:2], celloutsig_0_2z[5:1] } ^ { celloutsig_0_7z[7:6], celloutsig_0_7z[12:8] };
  assign celloutsig_0_11z[3] = celloutsig_0_2z[5];
  assign celloutsig_0_13z[1:0] = 2'h0;
  assign celloutsig_0_17z[1:0] = celloutsig_0_2z[5:4];
  assign celloutsig_0_1z[11:0] = 12'h000;
  assign celloutsig_0_29z[1:0] = celloutsig_0_7z[5:4];
  assign celloutsig_0_31z[7:0] = { celloutsig_0_4z[3:0], celloutsig_0_17z[3:2], celloutsig_0_2z[5:4] };
  assign celloutsig_0_5z[8:0] = 9'h000;
  assign celloutsig_0_9z[8:0] = { celloutsig_0_7z[3:1], celloutsig_0_0z };
  assign { out_data[135:128], out_data[98:96], out_data[46:41], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, in_data[24:19], celloutsig_0_39z };
endmodule
