Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: procesador2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "procesador2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "procesador2"
Output Format                      : NGC
Target Device                      : xc3s100e-5-vq100

---- Source Options
Top Module Name                    : procesador2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/sumador.vhd" in Library work.
Architecture behavioral of Entity sumador is up to date.
Compiling vhdl file "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/nexPC.vhd" in Library work.
Architecture behavioral of Entity nextprogramcounter is up to date.
Compiling vhdl file "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/IM.vhd" in Library work.
Architecture arqinstructionmemory of Entity instructionmemory is up to date.
Compiling vhdl file "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/U_control.vhd" in Library work.
Architecture behavioral of Entity u_control is up to date.
Compiling vhdl file "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/resgisterfile.vhd" in Library work.
Architecture behavioral of Entity resgisterfile is up to date.
Compiling vhdl file "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/remote_sources/_/_/_/_/Downloads/Nueva carpeta (3)/ArqComp2-2017-master/procesador2/MUX.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/SEU.vhd" in Library work.
Architecture behavioral of Entity seu is up to date.
Compiling vhdl file "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/PSRmd.vhd" in Library work.
Architecture behavioral of Entity psrmd is up to date.
Compiling vhdl file "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/PSR.vhd" in Library work.
Architecture behavioral of Entity psr is up to date.
Compiling vhdl file "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/Alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/procesador2.vhd" in Library work.
Architecture behavioral of Entity procesador2 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <procesador2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sumador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <nextProgramCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <instructionMemory> in library <work> (architecture <arqinstructionmemory>).

Analyzing hierarchy for entity <U_control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <resgisterfile> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SEU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PSRmd> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PSR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Alu> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <procesador2> in library <work> (Architecture <behavioral>).
Entity <procesador2> analyzed. Unit <procesador2> generated.

Analyzing Entity <sumador> in library <work> (Architecture <behavioral>).
Entity <sumador> analyzed. Unit <sumador> generated.

Analyzing Entity <nextProgramCounter> in library <work> (Architecture <behavioral>).
Entity <nextProgramCounter> analyzed. Unit <nextProgramCounter> generated.

Analyzing Entity <instructionMemory> in library <work> (Architecture <arqinstructionmemory>).
Entity <instructionMemory> analyzed. Unit <instructionMemory> generated.

Analyzing Entity <U_control> in library <work> (Architecture <behavioral>).
Entity <U_control> analyzed. Unit <U_control> generated.

Analyzing Entity <resgisterfile> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/resgisterfile.vhd" line 52: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rgs>
Entity <resgisterfile> analyzed. Unit <resgisterfile> generated.

Analyzing Entity <MUX> in library <work> (Architecture <behavioral>).
Entity <MUX> analyzed. Unit <MUX> generated.

Analyzing Entity <SEU> in library <work> (Architecture <behavioral>).
Entity <SEU> analyzed. Unit <SEU> generated.

Analyzing Entity <PSRmd> in library <work> (Architecture <behavioral>).
WARNING:Xst:795 - "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/PSRmd.vhd" line 102: Size of operands are different : result is <false>.
Entity <PSRmd> analyzed. Unit <PSRmd> generated.

Analyzing Entity <PSR> in library <work> (Architecture <behavioral>).
Entity <PSR> analyzed. Unit <PSR> generated.

Analyzing Entity <Alu> in library <work> (Architecture <behavioral>).
Entity <Alu> analyzed. Unit <Alu> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <rgs<0>> in unit <resgisterfile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <sumador>.
    Related source file is "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/sumador.vhd".
    Found 32-bit adder for signal <resultado>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <sumador> synthesized.


Synthesizing Unit <nextProgramCounter>.
    Related source file is "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/nexPC.vhd".
    Found 32-bit register for signal <salida>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <nextProgramCounter> synthesized.


Synthesizing Unit <instructionMemory>.
    Related source file is "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/IM.vhd".
WARNING:Xst:647 - Input <address<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 64x32-bit ROM for signal <$varindex0000> created at line 52.
    Summary:
	inferred   1 ROM(s).
Unit <instructionMemory> synthesized.


Synthesizing Unit <U_control>.
    Related source file is "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/U_control.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <Salida>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32x6-bit ROM for signal <Salida$mux0002>.
    Summary:
	inferred   1 ROM(s).
Unit <U_control> synthesized.


Synthesizing Unit <resgisterfile>.
    Related source file is "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/resgisterfile.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <rgs_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 61.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0001> created at line 62.
    Summary:
	inferred  64 Multiplexer(s).
Unit <resgisterfile> synthesized.


Synthesizing Unit <MUX>.
    Related source file is "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/remote_sources/_/_/_/_/Downloads/Nueva carpeta (3)/ArqComp2-2017-master/procesador2/MUX.vhd".
Unit <MUX> synthesized.


Synthesizing Unit <SEU>.
    Related source file is "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/SEU.vhd".
Unit <SEU> synthesized.


Synthesizing Unit <PSRmd>.
    Related source file is "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/PSRmd.vhd".
WARNING:Xst:647 - Input <crs1<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <crs2<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_psr_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_psr_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_psr_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_psr_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <PSRmd> synthesized.


Synthesizing Unit <PSR>.
    Related source file is "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/PSR.vhd".
WARNING:Xst:647 - Input <nzvc_psr<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <PSR> synthesized.


Synthesizing Unit <Alu>.
    Related source file is "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/Alu.vhd".
    Found 32-bit adder carry in for signal <salida$addsub0000>.
    Found 32-bit subtractor for signal <salida$addsub0001> created at line 49.
    Found 32-bit subtractor for signal <salida$addsub0002> created at line 57.
    Found 32-bit xor2 for signal <salida$xor0000> created at line 54.
    Found 32-bit xor2 for signal <salida$xor0001>.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <Alu> synthesized.


Synthesizing Unit <procesador2>.
    Related source file is "C:/Users/manuel/Desktop/ArqComp2-2017/ArqComp2_2017/procesador3/procesador2.vhd".
Unit <procesador2> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x6-bit ROM                                          : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
# Registers                                            : 2
 32-bit register                                       : 2
# Latches                                              : 36
 1-bit latch                                           : 4
 32-bit latch                                          : 31
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <salida_6> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_7> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_8> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_9> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_10> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_11> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_12> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_13> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_14> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_15> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_16> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_17> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_18> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_19> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_20> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_21> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_22> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_23> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_24> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_25> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_26> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_27> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_28> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_29> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_30> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_31> of sequential type is unconnected in block <Inst_PC>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x6-bit ROM                                          : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
# Registers                                            : 64
 Flip-Flops                                            : 64
# Latches                                              : 36
 1-bit latch                                           : 4
 32-bit latch                                          : 31
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <procesador2> ...

Optimizing unit <nextProgramCounter> ...

Optimizing unit <PSRmd> ...

Optimizing unit <Alu> ...

Optimizing unit <U_control> ...

Optimizing unit <resgisterfile> ...
WARNING:Xst:1710 - FF/Latch <Inst_U_control/Salida_5> (without init value) has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_U_control/Salida_4> (without init value) has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_U_control/Salida_3> (without init value) has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_24_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_9_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_25_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_7_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_23_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_8_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_27_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_28_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_29_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_30_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_26_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_31_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_13_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_14_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_PSRmd/nzvc_psr_0> (without init value) has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_10_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_11_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_12_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_21_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_6_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_22_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_4_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_15_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_23> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_22> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_21> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_20> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_19> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_18> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_17> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_16> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_15> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_14> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_13> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_12> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_11> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_10> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_9> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_8> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_7> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_6> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_5> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_4> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_3> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_2> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_1> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_20_0> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_31> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_30> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_29> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_28> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_27> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_26> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_25> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_resgisterfile/rgs_5_24> has a constant value of 0 in block <procesador2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_PC/salida_31> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_30> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_29> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_28> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_27> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_26> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_25> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_24> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_23> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_22> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_21> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_20> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_19> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_18> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_17> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_16> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_15> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_14> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_13> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_12> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_11> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_10> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_9> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_8> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_7> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PC/salida_6> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_31> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_30> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_29> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_28> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_27> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_26> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_25> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_24> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_23> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_22> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_21> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_20> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_19> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_18> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_17> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_16> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_15> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_14> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_13> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_12> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_11> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_10> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_9> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_8> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_7> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_nextProgramCounter/salida_6> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PSRmd/nzvc_psr_1> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PSRmd/nzvc_psr_2> of sequential type is unconnected in block <procesador2>.
WARNING:Xst:2677 - Node <Inst_PSRmd/nzvc_psr_3> of sequential type is unconnected in block <procesador2>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block procesador2, actual ratio is 49.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : procesador2.ngr
Top Level Output File Name         : procesador2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 884
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 38
#      LUT2                        : 56
#      LUT3                        : 170
#      LUT3_D                      : 1
#      LUT3_L                      : 31
#      LUT4                        : 245
#      LUT4_D                      : 29
#      LUT4_L                      : 1
#      MUXCY                       : 67
#      MUXF5                       : 97
#      MUXF6                       : 65
#      MUXF7                       : 7
#      MUXF8                       : 4
#      VCC                         : 1
#      XORCY                       : 70
# FlipFlops/Latches                : 207
#      FDC                         : 12
#      LD                          : 3
#      LDC                         : 192
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-5 

 Number of Slices:                      416  out of    960    43%  
 Number of Slice Flip Flops:            207  out of   1920    10%  
 Number of 4 input LUTs:                572  out of   1920    29%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of     66    51%  
 Number of GCLKs:                         7  out of     24    29%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------+--------------------------------------+-------+
Clock Signal                                                                  | Clock buffer(FF name)                | Load  |
------------------------------------------------------------------------------+--------------------------------------+-------+
clk                                                                           | BUFGP                                | 12    |
Inst_U_control/Salida_cmp_eq0000(imToURS<29>1:O)                              | NONE(*)(Inst_U_control/Salida_2)     | 3     |
Inst_resgisterfile/rgs_1_cmp_eq00001(Inst_resgisterfile/rgs_1_cmp_eq00001:O)  | BUFG(*)(Inst_resgisterfile/rgs_1_31) | 32    |
Inst_resgisterfile/rgs_2_cmp_eq00001(Inst_resgisterfile/rgs_2_cmp_eq00001:O)  | BUFG(*)(Inst_resgisterfile/rgs_2_31) | 32    |
Inst_resgisterfile/rgs_16_cmp_eq00001(Inst_resgisterfile/rgs_16_cmp_eq00001:O)| BUFG(*)(Inst_resgisterfile/rgs_16_31)| 32    |
Inst_resgisterfile/rgs_17_cmp_eq00001(Inst_resgisterfile/rgs_17_cmp_eq00001:O)| BUFG(*)(Inst_resgisterfile/rgs_17_31)| 32    |
Inst_resgisterfile/rgs_18_cmp_eq00001(Inst_resgisterfile/rgs_18_cmp_eq00001:O)| BUFG(*)(Inst_resgisterfile/rgs_18_31)| 32    |
Inst_resgisterfile/rgs_19_cmp_eq00001(Inst_resgisterfile/rgs_19_cmp_eq00001:O)| BUFG(*)(Inst_resgisterfile/rgs_19_31)| 32    |
------------------------------------------------------------------------------+--------------------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 204   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.117ns (Maximum Frequency: 98.843MHz)
   Minimum input arrival time before clock: 14.946ns
   Maximum output required time after clock: 17.084ns
   Maximum combinational path delay: 18.449ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.183ns (frequency: 314.125MHz)
  Total number of paths / destination ports: 27 / 12
-------------------------------------------------------------------------
Delay:               3.183ns (Levels of Logic = 6)
  Source:            Inst_nextProgramCounter/salida_1 (FF)
  Destination:       Inst_nextProgramCounter/salida_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_nextProgramCounter/salida_1 to Inst_nextProgramCounter/salida_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.532  Inst_nextProgramCounter/salida_1 (Inst_nextProgramCounter/salida_1)
     LUT1:I0->O            1   0.612   0.000  Inst_sumador/Madd_resultado_cy<1>_rt (Inst_sumador/Madd_resultado_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Inst_sumador/Madd_resultado_cy<1> (Inst_sumador/Madd_resultado_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_sumador/Madd_resultado_cy<2> (Inst_sumador/Madd_resultado_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_sumador/Madd_resultado_cy<3> (Inst_sumador/Madd_resultado_cy<3>)
     MUXCY:CI->O           0   0.051   0.000  Inst_sumador/Madd_resultado_cy<4> (Inst_sumador/Madd_resultado_cy<4>)
     XORCY:CI->O           1   0.699   0.000  Inst_sumador/Madd_resultado_xor<5> (sumadorToNPC<5>)
     FDC:D                     0.268          Inst_nextProgramCounter/salida_5
    ----------------------------------------
    Total                      3.183ns (2.652ns logic, 0.532ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_resgisterfile/rgs_1_cmp_eq00001'
  Clock period: 10.117ns (frequency: 98.843MHz)
  Total number of paths / destination ports: 1179 / 32
-------------------------------------------------------------------------
Delay:               10.117ns (Levels of Logic = 41)
  Source:            Inst_resgisterfile/rgs_1_0 (LATCH)
  Destination:       Inst_resgisterfile/rgs_1_31 (LATCH)
  Source Clock:      Inst_resgisterfile/rgs_1_cmp_eq00001 falling
  Destination Clock: Inst_resgisterfile/rgs_1_cmp_eq00001 falling

  Data Path: Inst_resgisterfile/rgs_1_0 to Inst_resgisterfile/rgs_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.426  Inst_resgisterfile/rgs_1_0 (Inst_resgisterfile/rgs_1_0)
     LUT2:I1->O            1   0.612   0.000  Inst_resgisterfile/Mmux__varindex0001_10 (Inst_resgisterfile/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.278   0.000  Inst_resgisterfile/Mmux__varindex0001_8_f5 (Inst_resgisterfile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_6_f6 (Inst_resgisterfile/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_4_f7 (Inst_resgisterfile/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.451   0.360  Inst_resgisterfile/Mmux__varindex0001_2_f8 (Inst_resgisterfile/_varindex0001<0>)
     LUT4_D:I3->O          5   0.612   0.607  Inst_MUX/salmux<0>2 (muxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_Alu/Madd_salida_addsub0000_lut<0> (Inst_Alu/Madd_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_Alu/Madd_salida_addsub0000_cy<0> (Inst_Alu/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<1> (Inst_Alu/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<2> (Inst_Alu/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<3> (Inst_Alu/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<4> (Inst_Alu/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<5> (Inst_Alu/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<6> (Inst_Alu/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<7> (Inst_Alu/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<8> (Inst_Alu/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<9> (Inst_Alu/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<10> (Inst_Alu/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<11> (Inst_Alu/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<12> (Inst_Alu/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<13> (Inst_Alu/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<14> (Inst_Alu/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<15> (Inst_Alu/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<16> (Inst_Alu/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<17> (Inst_Alu/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<18> (Inst_Alu/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<19> (Inst_Alu/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<20> (Inst_Alu/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<21> (Inst_Alu/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<22> (Inst_Alu/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<23> (Inst_Alu/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<24> (Inst_Alu/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<25> (Inst_Alu/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<26> (Inst_Alu/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<27> (Inst_Alu/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<28> (Inst_Alu/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<29> (Inst_Alu/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<30> (Inst_Alu/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_Alu/Madd_salida_addsub0000_xor<31> (Inst_Alu/salida_addsub0000<31>)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_Alu/salida<31>113_SW0 (N137)
     LUT4:I3->O            7   0.612   0.000  Inst_Alu/salida<31>113 (RFprocesador_31_OBUF)
     LDC:D                     0.268          Inst_resgisterfile/rgs_1_31
    ----------------------------------------
    Total                     10.117ns (8.195ns logic, 1.922ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_resgisterfile/rgs_2_cmp_eq00001'
  Clock period: 10.078ns (frequency: 99.226MHz)
  Total number of paths / destination ports: 1179 / 32
-------------------------------------------------------------------------
Delay:               10.078ns (Levels of Logic = 41)
  Source:            Inst_resgisterfile/rgs_2_0 (LATCH)
  Destination:       Inst_resgisterfile/rgs_2_31 (LATCH)
  Source Clock:      Inst_resgisterfile/rgs_2_cmp_eq00001 falling
  Destination Clock: Inst_resgisterfile/rgs_2_cmp_eq00001 falling

  Data Path: Inst_resgisterfile/rgs_2_0 to Inst_resgisterfile/rgs_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.387  Inst_resgisterfile/rgs_2_0 (Inst_resgisterfile/rgs_2_0)
     LUT3:I2->O            1   0.612   0.000  Inst_resgisterfile/Mmux__varindex0001_93 (Inst_resgisterfile/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_resgisterfile/Mmux__varindex0001_8_f5 (Inst_resgisterfile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_6_f6 (Inst_resgisterfile/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_4_f7 (Inst_resgisterfile/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.451   0.360  Inst_resgisterfile/Mmux__varindex0001_2_f8 (Inst_resgisterfile/_varindex0001<0>)
     LUT4_D:I3->O          5   0.612   0.607  Inst_MUX/salmux<0>2 (muxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_Alu/Madd_salida_addsub0000_lut<0> (Inst_Alu/Madd_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_Alu/Madd_salida_addsub0000_cy<0> (Inst_Alu/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<1> (Inst_Alu/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<2> (Inst_Alu/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<3> (Inst_Alu/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<4> (Inst_Alu/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<5> (Inst_Alu/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<6> (Inst_Alu/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<7> (Inst_Alu/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<8> (Inst_Alu/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<9> (Inst_Alu/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<10> (Inst_Alu/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<11> (Inst_Alu/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<12> (Inst_Alu/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<13> (Inst_Alu/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<14> (Inst_Alu/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<15> (Inst_Alu/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<16> (Inst_Alu/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<17> (Inst_Alu/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<18> (Inst_Alu/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<19> (Inst_Alu/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<20> (Inst_Alu/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<21> (Inst_Alu/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<22> (Inst_Alu/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<23> (Inst_Alu/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<24> (Inst_Alu/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<25> (Inst_Alu/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<26> (Inst_Alu/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<27> (Inst_Alu/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<28> (Inst_Alu/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<29> (Inst_Alu/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<30> (Inst_Alu/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_Alu/Madd_salida_addsub0000_xor<31> (Inst_Alu/salida_addsub0000<31>)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_Alu/salida<31>113_SW0 (N137)
     LUT4:I3->O            7   0.612   0.000  Inst_Alu/salida<31>113 (RFprocesador_31_OBUF)
     LDC:D                     0.268          Inst_resgisterfile/rgs_2_31
    ----------------------------------------
    Total                     10.078ns (8.195ns logic, 1.883ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_resgisterfile/rgs_16_cmp_eq00001'
  Clock period: 10.101ns (frequency: 99.000MHz)
  Total number of paths / destination ports: 3350 / 32
-------------------------------------------------------------------------
Delay:               10.101ns (Levels of Logic = 41)
  Source:            Inst_resgisterfile/rgs_16_0 (LATCH)
  Destination:       Inst_resgisterfile/rgs_16_31 (LATCH)
  Source Clock:      Inst_resgisterfile/rgs_16_cmp_eq00001 falling
  Destination Clock: Inst_resgisterfile/rgs_16_cmp_eq00001 falling

  Data Path: Inst_resgisterfile/rgs_16_0 to Inst_resgisterfile/rgs_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.588   0.410  Inst_resgisterfile/rgs_16_0 (Inst_resgisterfile/rgs_16_0)
     LUT3:I2->O            1   0.612   0.000  Inst_resgisterfile/Mmux__varindex0001_9 (Inst_resgisterfile/Mmux__varindex0001_9)
     MUXF5:I0->O           1   0.278   0.000  Inst_resgisterfile/Mmux__varindex0001_7_f5 (Inst_resgisterfile/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_5_f6 (Inst_resgisterfile/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_3_f7 (Inst_resgisterfile/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_resgisterfile/Mmux__varindex0001_2_f8 (Inst_resgisterfile/_varindex0001<0>)
     LUT4_D:I3->O          5   0.612   0.607  Inst_MUX/salmux<0>2 (muxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_Alu/Madd_salida_addsub0000_lut<0> (Inst_Alu/Madd_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_Alu/Madd_salida_addsub0000_cy<0> (Inst_Alu/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<1> (Inst_Alu/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<2> (Inst_Alu/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<3> (Inst_Alu/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<4> (Inst_Alu/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<5> (Inst_Alu/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<6> (Inst_Alu/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<7> (Inst_Alu/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<8> (Inst_Alu/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<9> (Inst_Alu/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<10> (Inst_Alu/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<11> (Inst_Alu/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<12> (Inst_Alu/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<13> (Inst_Alu/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<14> (Inst_Alu/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<15> (Inst_Alu/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<16> (Inst_Alu/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<17> (Inst_Alu/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<18> (Inst_Alu/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<19> (Inst_Alu/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<20> (Inst_Alu/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<21> (Inst_Alu/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<22> (Inst_Alu/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<23> (Inst_Alu/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<24> (Inst_Alu/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<25> (Inst_Alu/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<26> (Inst_Alu/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<27> (Inst_Alu/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<28> (Inst_Alu/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<29> (Inst_Alu/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<30> (Inst_Alu/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_Alu/Madd_salida_addsub0000_xor<31> (Inst_Alu/salida_addsub0000<31>)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_Alu/salida<31>113_SW0 (N137)
     LUT4:I3->O            7   0.612   0.000  Inst_Alu/salida<31>113 (RFprocesador_31_OBUF)
     LDC:D                     0.268          Inst_resgisterfile/rgs_16_31
    ----------------------------------------
    Total                     10.101ns (8.195ns logic, 1.906ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_resgisterfile/rgs_17_cmp_eq00001'
  Clock period: 10.117ns (frequency: 98.843MHz)
  Total number of paths / destination ports: 1179 / 32
-------------------------------------------------------------------------
Delay:               10.117ns (Levels of Logic = 41)
  Source:            Inst_resgisterfile/rgs_17_0 (LATCH)
  Destination:       Inst_resgisterfile/rgs_17_31 (LATCH)
  Source Clock:      Inst_resgisterfile/rgs_17_cmp_eq00001 falling
  Destination Clock: Inst_resgisterfile/rgs_17_cmp_eq00001 falling

  Data Path: Inst_resgisterfile/rgs_17_0 to Inst_resgisterfile/rgs_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.426  Inst_resgisterfile/rgs_17_0 (Inst_resgisterfile/rgs_17_0)
     LUT3:I1->O            1   0.612   0.000  Inst_resgisterfile/Mmux__varindex0001_9 (Inst_resgisterfile/Mmux__varindex0001_9)
     MUXF5:I0->O           1   0.278   0.000  Inst_resgisterfile/Mmux__varindex0001_7_f5 (Inst_resgisterfile/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_5_f6 (Inst_resgisterfile/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_3_f7 (Inst_resgisterfile/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_resgisterfile/Mmux__varindex0001_2_f8 (Inst_resgisterfile/_varindex0001<0>)
     LUT4_D:I3->O          5   0.612   0.607  Inst_MUX/salmux<0>2 (muxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_Alu/Madd_salida_addsub0000_lut<0> (Inst_Alu/Madd_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_Alu/Madd_salida_addsub0000_cy<0> (Inst_Alu/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<1> (Inst_Alu/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<2> (Inst_Alu/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<3> (Inst_Alu/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<4> (Inst_Alu/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<5> (Inst_Alu/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<6> (Inst_Alu/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<7> (Inst_Alu/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<8> (Inst_Alu/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<9> (Inst_Alu/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<10> (Inst_Alu/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<11> (Inst_Alu/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<12> (Inst_Alu/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<13> (Inst_Alu/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<14> (Inst_Alu/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<15> (Inst_Alu/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<16> (Inst_Alu/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<17> (Inst_Alu/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<18> (Inst_Alu/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<19> (Inst_Alu/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<20> (Inst_Alu/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<21> (Inst_Alu/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<22> (Inst_Alu/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<23> (Inst_Alu/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<24> (Inst_Alu/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<25> (Inst_Alu/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<26> (Inst_Alu/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<27> (Inst_Alu/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<28> (Inst_Alu/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<29> (Inst_Alu/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<30> (Inst_Alu/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_Alu/Madd_salida_addsub0000_xor<31> (Inst_Alu/salida_addsub0000<31>)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_Alu/salida<31>113_SW0 (N137)
     LUT4:I3->O            7   0.612   0.000  Inst_Alu/salida<31>113 (RFprocesador_31_OBUF)
     LDC:D                     0.268          Inst_resgisterfile/rgs_17_31
    ----------------------------------------
    Total                     10.117ns (8.195ns logic, 1.922ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_resgisterfile/rgs_18_cmp_eq00001'
  Clock period: 10.117ns (frequency: 98.843MHz)
  Total number of paths / destination ports: 1184 / 32
-------------------------------------------------------------------------
Delay:               10.117ns (Levels of Logic = 41)
  Source:            Inst_resgisterfile/rgs_18_0 (LATCH)
  Destination:       Inst_resgisterfile/rgs_18_31 (LATCH)
  Source Clock:      Inst_resgisterfile/rgs_18_cmp_eq00001 falling
  Destination Clock: Inst_resgisterfile/rgs_18_cmp_eq00001 falling

  Data Path: Inst_resgisterfile/rgs_18_0 to Inst_resgisterfile/rgs_18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.426  Inst_resgisterfile/rgs_18_0 (Inst_resgisterfile/rgs_18_0)
     LUT3:I1->O            1   0.612   0.000  Inst_resgisterfile/Mmux__varindex0001_82 (Inst_resgisterfile/Mmux__varindex0001_82)
     MUXF5:I1->O           1   0.278   0.000  Inst_resgisterfile/Mmux__varindex0001_7_f5 (Inst_resgisterfile/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_5_f6 (Inst_resgisterfile/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_3_f7 (Inst_resgisterfile/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_resgisterfile/Mmux__varindex0001_2_f8 (Inst_resgisterfile/_varindex0001<0>)
     LUT4_D:I3->O          5   0.612   0.607  Inst_MUX/salmux<0>2 (muxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_Alu/Madd_salida_addsub0000_lut<0> (Inst_Alu/Madd_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_Alu/Madd_salida_addsub0000_cy<0> (Inst_Alu/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<1> (Inst_Alu/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<2> (Inst_Alu/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<3> (Inst_Alu/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<4> (Inst_Alu/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<5> (Inst_Alu/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<6> (Inst_Alu/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<7> (Inst_Alu/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<8> (Inst_Alu/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<9> (Inst_Alu/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<10> (Inst_Alu/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<11> (Inst_Alu/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<12> (Inst_Alu/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<13> (Inst_Alu/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<14> (Inst_Alu/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<15> (Inst_Alu/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<16> (Inst_Alu/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<17> (Inst_Alu/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<18> (Inst_Alu/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<19> (Inst_Alu/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<20> (Inst_Alu/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<21> (Inst_Alu/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<22> (Inst_Alu/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<23> (Inst_Alu/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<24> (Inst_Alu/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<25> (Inst_Alu/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<26> (Inst_Alu/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<27> (Inst_Alu/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<28> (Inst_Alu/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<29> (Inst_Alu/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<30> (Inst_Alu/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_Alu/Madd_salida_addsub0000_xor<31> (Inst_Alu/salida_addsub0000<31>)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_Alu/salida<31>113_SW0 (N137)
     LUT4:I3->O            7   0.612   0.000  Inst_Alu/salida<31>113 (RFprocesador_31_OBUF)
     LDC:D                     0.268          Inst_resgisterfile/rgs_18_31
    ----------------------------------------
    Total                     10.117ns (8.195ns logic, 1.922ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_resgisterfile/rgs_19_cmp_eq00001'
  Clock period: 10.078ns (frequency: 99.226MHz)
  Total number of paths / destination ports: 1179 / 32
-------------------------------------------------------------------------
Delay:               10.078ns (Levels of Logic = 41)
  Source:            Inst_resgisterfile/rgs_19_0 (LATCH)
  Destination:       Inst_resgisterfile/rgs_19_31 (LATCH)
  Source Clock:      Inst_resgisterfile/rgs_19_cmp_eq00001 falling
  Destination Clock: Inst_resgisterfile/rgs_19_cmp_eq00001 falling

  Data Path: Inst_resgisterfile/rgs_19_0 to Inst_resgisterfile/rgs_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.387  Inst_resgisterfile/rgs_19_0 (Inst_resgisterfile/rgs_19_0)
     LUT3:I2->O            1   0.612   0.000  Inst_resgisterfile/Mmux__varindex0001_82 (Inst_resgisterfile/Mmux__varindex0001_82)
     MUXF5:I1->O           1   0.278   0.000  Inst_resgisterfile/Mmux__varindex0001_7_f5 (Inst_resgisterfile/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_5_f6 (Inst_resgisterfile/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_3_f7 (Inst_resgisterfile/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_resgisterfile/Mmux__varindex0001_2_f8 (Inst_resgisterfile/_varindex0001<0>)
     LUT4_D:I3->O          5   0.612   0.607  Inst_MUX/salmux<0>2 (muxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_Alu/Madd_salida_addsub0000_lut<0> (Inst_Alu/Madd_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_Alu/Madd_salida_addsub0000_cy<0> (Inst_Alu/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<1> (Inst_Alu/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<2> (Inst_Alu/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<3> (Inst_Alu/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<4> (Inst_Alu/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<5> (Inst_Alu/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<6> (Inst_Alu/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<7> (Inst_Alu/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<8> (Inst_Alu/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<9> (Inst_Alu/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<10> (Inst_Alu/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<11> (Inst_Alu/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<12> (Inst_Alu/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<13> (Inst_Alu/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<14> (Inst_Alu/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<15> (Inst_Alu/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<16> (Inst_Alu/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<17> (Inst_Alu/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<18> (Inst_Alu/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<19> (Inst_Alu/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<20> (Inst_Alu/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<21> (Inst_Alu/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<22> (Inst_Alu/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<23> (Inst_Alu/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<24> (Inst_Alu/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<25> (Inst_Alu/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<26> (Inst_Alu/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<27> (Inst_Alu/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<28> (Inst_Alu/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<29> (Inst_Alu/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<30> (Inst_Alu/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_Alu/Madd_salida_addsub0000_xor<31> (Inst_Alu/salida_addsub0000<31>)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_Alu/salida<31>113_SW0 (N137)
     LUT4:I3->O            7   0.612   0.000  Inst_Alu/salida<31>113 (RFprocesador_31_OBUF)
     LDC:D                     0.268          Inst_resgisterfile/rgs_19_31
    ----------------------------------------
    Total                     10.078ns (8.195ns logic, 1.883ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_U_control/Salida_cmp_eq0000'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.860ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       Inst_U_control/Salida_2 (LATCH)
  Destination Clock: Inst_U_control/Salida_cmp_eq0000 falling

  Data Path: rst to Inst_U_control/Salida_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           288   1.106   1.294  rst_IBUF (rst_IBUF)
     LUT3:I0->O           12   0.612   0.969  Inst_instructionMemory/outInstruction<20>11 (N4)
     LUT3:I0->O            1   0.612   0.000  Inst_instructionMemory/outInstruction<19>1 (imToURS<19>)
     LD:D                      0.268          Inst_U_control/Salida_2
    ----------------------------------------
    Total                      4.860ns (2.598ns logic, 2.262ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_resgisterfile/rgs_1_cmp_eq00001'
  Total number of paths / destination ports: 14951 / 32
-------------------------------------------------------------------------
Offset:              14.946ns (Levels of Logic = 44)
  Source:            rst (PAD)
  Destination:       Inst_resgisterfile/rgs_1_31 (LATCH)
  Destination Clock: Inst_resgisterfile/rgs_1_cmp_eq00001 falling

  Data Path: rst to Inst_resgisterfile/rgs_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           288   1.106   1.294  rst_IBUF (rst_IBUF)
     LUT3:I0->O           12   0.612   0.969  Inst_instructionMemory/outInstruction<20>11 (N4)
     LUT4:I0->O          128   0.612   1.251  Inst_instructionMemory/outInstruction<0>1 (imToURS<0>)
     LUT3:I0->O            1   0.612   0.000  Inst_resgisterfile/Mmux__varindex0001_82 (Inst_resgisterfile/Mmux__varindex0001_82)
     MUXF5:I1->O           1   0.278   0.000  Inst_resgisterfile/Mmux__varindex0001_7_f5 (Inst_resgisterfile/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_5_f6 (Inst_resgisterfile/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_3_f7 (Inst_resgisterfile/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_resgisterfile/Mmux__varindex0001_2_f8 (Inst_resgisterfile/_varindex0001<0>)
     LUT4_D:I3->O          5   0.612   0.607  Inst_MUX/salmux<0>2 (muxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_Alu/Madd_salida_addsub0000_lut<0> (Inst_Alu/Madd_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_Alu/Madd_salida_addsub0000_cy<0> (Inst_Alu/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<1> (Inst_Alu/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<2> (Inst_Alu/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<3> (Inst_Alu/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<4> (Inst_Alu/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<5> (Inst_Alu/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<6> (Inst_Alu/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<7> (Inst_Alu/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<8> (Inst_Alu/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<9> (Inst_Alu/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<10> (Inst_Alu/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<11> (Inst_Alu/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<12> (Inst_Alu/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<13> (Inst_Alu/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<14> (Inst_Alu/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<15> (Inst_Alu/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<16> (Inst_Alu/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<17> (Inst_Alu/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<18> (Inst_Alu/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<19> (Inst_Alu/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<20> (Inst_Alu/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<21> (Inst_Alu/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<22> (Inst_Alu/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<23> (Inst_Alu/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<24> (Inst_Alu/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<25> (Inst_Alu/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<26> (Inst_Alu/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<27> (Inst_Alu/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<28> (Inst_Alu/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<29> (Inst_Alu/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<30> (Inst_Alu/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_Alu/Madd_salida_addsub0000_xor<31> (Inst_Alu/salida_addsub0000<31>)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_Alu/salida<31>113_SW0 (N137)
     LUT4:I3->O            7   0.612   0.000  Inst_Alu/salida<31>113 (RFprocesador_31_OBUF)
     LDC:D                     0.268          Inst_resgisterfile/rgs_1_31
    ----------------------------------------
    Total                     14.946ns (9.937ns logic, 5.009ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_resgisterfile/rgs_2_cmp_eq00001'
  Total number of paths / destination ports: 14951 / 32
-------------------------------------------------------------------------
Offset:              14.946ns (Levels of Logic = 44)
  Source:            rst (PAD)
  Destination:       Inst_resgisterfile/rgs_2_31 (LATCH)
  Destination Clock: Inst_resgisterfile/rgs_2_cmp_eq00001 falling

  Data Path: rst to Inst_resgisterfile/rgs_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           288   1.106   1.294  rst_IBUF (rst_IBUF)
     LUT3:I0->O           12   0.612   0.969  Inst_instructionMemory/outInstruction<20>11 (N4)
     LUT4:I0->O          128   0.612   1.251  Inst_instructionMemory/outInstruction<0>1 (imToURS<0>)
     LUT3:I0->O            1   0.612   0.000  Inst_resgisterfile/Mmux__varindex0001_82 (Inst_resgisterfile/Mmux__varindex0001_82)
     MUXF5:I1->O           1   0.278   0.000  Inst_resgisterfile/Mmux__varindex0001_7_f5 (Inst_resgisterfile/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_5_f6 (Inst_resgisterfile/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_3_f7 (Inst_resgisterfile/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_resgisterfile/Mmux__varindex0001_2_f8 (Inst_resgisterfile/_varindex0001<0>)
     LUT4_D:I3->O          5   0.612   0.607  Inst_MUX/salmux<0>2 (muxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_Alu/Madd_salida_addsub0000_lut<0> (Inst_Alu/Madd_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_Alu/Madd_salida_addsub0000_cy<0> (Inst_Alu/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<1> (Inst_Alu/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<2> (Inst_Alu/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<3> (Inst_Alu/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<4> (Inst_Alu/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<5> (Inst_Alu/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<6> (Inst_Alu/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<7> (Inst_Alu/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<8> (Inst_Alu/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<9> (Inst_Alu/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<10> (Inst_Alu/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<11> (Inst_Alu/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<12> (Inst_Alu/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<13> (Inst_Alu/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<14> (Inst_Alu/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<15> (Inst_Alu/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<16> (Inst_Alu/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<17> (Inst_Alu/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<18> (Inst_Alu/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<19> (Inst_Alu/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<20> (Inst_Alu/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<21> (Inst_Alu/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<22> (Inst_Alu/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<23> (Inst_Alu/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<24> (Inst_Alu/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<25> (Inst_Alu/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<26> (Inst_Alu/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<27> (Inst_Alu/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<28> (Inst_Alu/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<29> (Inst_Alu/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<30> (Inst_Alu/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_Alu/Madd_salida_addsub0000_xor<31> (Inst_Alu/salida_addsub0000<31>)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_Alu/salida<31>113_SW0 (N137)
     LUT4:I3->O            7   0.612   0.000  Inst_Alu/salida<31>113 (RFprocesador_31_OBUF)
     LDC:D                     0.268          Inst_resgisterfile/rgs_2_31
    ----------------------------------------
    Total                     14.946ns (9.937ns logic, 5.009ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_resgisterfile/rgs_16_cmp_eq00001'
  Total number of paths / destination ports: 14951 / 32
-------------------------------------------------------------------------
Offset:              14.946ns (Levels of Logic = 44)
  Source:            rst (PAD)
  Destination:       Inst_resgisterfile/rgs_16_31 (LATCH)
  Destination Clock: Inst_resgisterfile/rgs_16_cmp_eq00001 falling

  Data Path: rst to Inst_resgisterfile/rgs_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           288   1.106   1.294  rst_IBUF (rst_IBUF)
     LUT3:I0->O           12   0.612   0.969  Inst_instructionMemory/outInstruction<20>11 (N4)
     LUT4:I0->O          128   0.612   1.251  Inst_instructionMemory/outInstruction<0>1 (imToURS<0>)
     LUT3:I0->O            1   0.612   0.000  Inst_resgisterfile/Mmux__varindex0001_82 (Inst_resgisterfile/Mmux__varindex0001_82)
     MUXF5:I1->O           1   0.278   0.000  Inst_resgisterfile/Mmux__varindex0001_7_f5 (Inst_resgisterfile/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_5_f6 (Inst_resgisterfile/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_3_f7 (Inst_resgisterfile/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_resgisterfile/Mmux__varindex0001_2_f8 (Inst_resgisterfile/_varindex0001<0>)
     LUT4_D:I3->O          5   0.612   0.607  Inst_MUX/salmux<0>2 (muxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_Alu/Madd_salida_addsub0000_lut<0> (Inst_Alu/Madd_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_Alu/Madd_salida_addsub0000_cy<0> (Inst_Alu/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<1> (Inst_Alu/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<2> (Inst_Alu/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<3> (Inst_Alu/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<4> (Inst_Alu/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<5> (Inst_Alu/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<6> (Inst_Alu/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<7> (Inst_Alu/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<8> (Inst_Alu/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<9> (Inst_Alu/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<10> (Inst_Alu/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<11> (Inst_Alu/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<12> (Inst_Alu/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<13> (Inst_Alu/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<14> (Inst_Alu/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<15> (Inst_Alu/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<16> (Inst_Alu/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<17> (Inst_Alu/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<18> (Inst_Alu/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<19> (Inst_Alu/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<20> (Inst_Alu/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<21> (Inst_Alu/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<22> (Inst_Alu/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<23> (Inst_Alu/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<24> (Inst_Alu/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<25> (Inst_Alu/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<26> (Inst_Alu/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<27> (Inst_Alu/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<28> (Inst_Alu/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<29> (Inst_Alu/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<30> (Inst_Alu/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_Alu/Madd_salida_addsub0000_xor<31> (Inst_Alu/salida_addsub0000<31>)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_Alu/salida<31>113_SW0 (N137)
     LUT4:I3->O            7   0.612   0.000  Inst_Alu/salida<31>113 (RFprocesador_31_OBUF)
     LDC:D                     0.268          Inst_resgisterfile/rgs_16_31
    ----------------------------------------
    Total                     14.946ns (9.937ns logic, 5.009ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_resgisterfile/rgs_17_cmp_eq00001'
  Total number of paths / destination ports: 14951 / 32
-------------------------------------------------------------------------
Offset:              14.946ns (Levels of Logic = 44)
  Source:            rst (PAD)
  Destination:       Inst_resgisterfile/rgs_17_31 (LATCH)
  Destination Clock: Inst_resgisterfile/rgs_17_cmp_eq00001 falling

  Data Path: rst to Inst_resgisterfile/rgs_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           288   1.106   1.294  rst_IBUF (rst_IBUF)
     LUT3:I0->O           12   0.612   0.969  Inst_instructionMemory/outInstruction<20>11 (N4)
     LUT4:I0->O          128   0.612   1.251  Inst_instructionMemory/outInstruction<0>1 (imToURS<0>)
     LUT3:I0->O            1   0.612   0.000  Inst_resgisterfile/Mmux__varindex0001_82 (Inst_resgisterfile/Mmux__varindex0001_82)
     MUXF5:I1->O           1   0.278   0.000  Inst_resgisterfile/Mmux__varindex0001_7_f5 (Inst_resgisterfile/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_5_f6 (Inst_resgisterfile/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_3_f7 (Inst_resgisterfile/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_resgisterfile/Mmux__varindex0001_2_f8 (Inst_resgisterfile/_varindex0001<0>)
     LUT4_D:I3->O          5   0.612   0.607  Inst_MUX/salmux<0>2 (muxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_Alu/Madd_salida_addsub0000_lut<0> (Inst_Alu/Madd_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_Alu/Madd_salida_addsub0000_cy<0> (Inst_Alu/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<1> (Inst_Alu/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<2> (Inst_Alu/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<3> (Inst_Alu/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<4> (Inst_Alu/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<5> (Inst_Alu/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<6> (Inst_Alu/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<7> (Inst_Alu/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<8> (Inst_Alu/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<9> (Inst_Alu/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<10> (Inst_Alu/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<11> (Inst_Alu/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<12> (Inst_Alu/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<13> (Inst_Alu/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<14> (Inst_Alu/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<15> (Inst_Alu/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<16> (Inst_Alu/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<17> (Inst_Alu/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<18> (Inst_Alu/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<19> (Inst_Alu/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<20> (Inst_Alu/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<21> (Inst_Alu/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<22> (Inst_Alu/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<23> (Inst_Alu/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<24> (Inst_Alu/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<25> (Inst_Alu/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<26> (Inst_Alu/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<27> (Inst_Alu/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<28> (Inst_Alu/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<29> (Inst_Alu/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<30> (Inst_Alu/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_Alu/Madd_salida_addsub0000_xor<31> (Inst_Alu/salida_addsub0000<31>)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_Alu/salida<31>113_SW0 (N137)
     LUT4:I3->O            7   0.612   0.000  Inst_Alu/salida<31>113 (RFprocesador_31_OBUF)
     LDC:D                     0.268          Inst_resgisterfile/rgs_17_31
    ----------------------------------------
    Total                     14.946ns (9.937ns logic, 5.009ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_resgisterfile/rgs_18_cmp_eq00001'
  Total number of paths / destination ports: 14951 / 32
-------------------------------------------------------------------------
Offset:              14.946ns (Levels of Logic = 44)
  Source:            rst (PAD)
  Destination:       Inst_resgisterfile/rgs_18_31 (LATCH)
  Destination Clock: Inst_resgisterfile/rgs_18_cmp_eq00001 falling

  Data Path: rst to Inst_resgisterfile/rgs_18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           288   1.106   1.294  rst_IBUF (rst_IBUF)
     LUT3:I0->O           12   0.612   0.969  Inst_instructionMemory/outInstruction<20>11 (N4)
     LUT4:I0->O          128   0.612   1.251  Inst_instructionMemory/outInstruction<0>1 (imToURS<0>)
     LUT3:I0->O            1   0.612   0.000  Inst_resgisterfile/Mmux__varindex0001_82 (Inst_resgisterfile/Mmux__varindex0001_82)
     MUXF5:I1->O           1   0.278   0.000  Inst_resgisterfile/Mmux__varindex0001_7_f5 (Inst_resgisterfile/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_5_f6 (Inst_resgisterfile/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_3_f7 (Inst_resgisterfile/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_resgisterfile/Mmux__varindex0001_2_f8 (Inst_resgisterfile/_varindex0001<0>)
     LUT4_D:I3->O          5   0.612   0.607  Inst_MUX/salmux<0>2 (muxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_Alu/Madd_salida_addsub0000_lut<0> (Inst_Alu/Madd_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_Alu/Madd_salida_addsub0000_cy<0> (Inst_Alu/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<1> (Inst_Alu/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<2> (Inst_Alu/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<3> (Inst_Alu/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<4> (Inst_Alu/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<5> (Inst_Alu/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<6> (Inst_Alu/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<7> (Inst_Alu/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<8> (Inst_Alu/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<9> (Inst_Alu/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<10> (Inst_Alu/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<11> (Inst_Alu/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<12> (Inst_Alu/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<13> (Inst_Alu/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<14> (Inst_Alu/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<15> (Inst_Alu/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<16> (Inst_Alu/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<17> (Inst_Alu/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<18> (Inst_Alu/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<19> (Inst_Alu/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<20> (Inst_Alu/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<21> (Inst_Alu/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<22> (Inst_Alu/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<23> (Inst_Alu/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<24> (Inst_Alu/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<25> (Inst_Alu/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<26> (Inst_Alu/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<27> (Inst_Alu/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<28> (Inst_Alu/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<29> (Inst_Alu/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<30> (Inst_Alu/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_Alu/Madd_salida_addsub0000_xor<31> (Inst_Alu/salida_addsub0000<31>)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_Alu/salida<31>113_SW0 (N137)
     LUT4:I3->O            7   0.612   0.000  Inst_Alu/salida<31>113 (RFprocesador_31_OBUF)
     LDC:D                     0.268          Inst_resgisterfile/rgs_18_31
    ----------------------------------------
    Total                     14.946ns (9.937ns logic, 5.009ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_resgisterfile/rgs_19_cmp_eq00001'
  Total number of paths / destination ports: 14951 / 32
-------------------------------------------------------------------------
Offset:              14.946ns (Levels of Logic = 44)
  Source:            rst (PAD)
  Destination:       Inst_resgisterfile/rgs_19_31 (LATCH)
  Destination Clock: Inst_resgisterfile/rgs_19_cmp_eq00001 falling

  Data Path: rst to Inst_resgisterfile/rgs_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           288   1.106   1.294  rst_IBUF (rst_IBUF)
     LUT3:I0->O           12   0.612   0.969  Inst_instructionMemory/outInstruction<20>11 (N4)
     LUT4:I0->O          128   0.612   1.251  Inst_instructionMemory/outInstruction<0>1 (imToURS<0>)
     LUT3:I0->O            1   0.612   0.000  Inst_resgisterfile/Mmux__varindex0001_82 (Inst_resgisterfile/Mmux__varindex0001_82)
     MUXF5:I1->O           1   0.278   0.000  Inst_resgisterfile/Mmux__varindex0001_7_f5 (Inst_resgisterfile/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_5_f6 (Inst_resgisterfile/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_3_f7 (Inst_resgisterfile/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_resgisterfile/Mmux__varindex0001_2_f8 (Inst_resgisterfile/_varindex0001<0>)
     LUT4_D:I3->O          5   0.612   0.607  Inst_MUX/salmux<0>2 (muxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_Alu/Madd_salida_addsub0000_lut<0> (Inst_Alu/Madd_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_Alu/Madd_salida_addsub0000_cy<0> (Inst_Alu/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<1> (Inst_Alu/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<2> (Inst_Alu/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<3> (Inst_Alu/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<4> (Inst_Alu/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<5> (Inst_Alu/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<6> (Inst_Alu/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<7> (Inst_Alu/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<8> (Inst_Alu/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<9> (Inst_Alu/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<10> (Inst_Alu/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<11> (Inst_Alu/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<12> (Inst_Alu/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<13> (Inst_Alu/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<14> (Inst_Alu/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<15> (Inst_Alu/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<16> (Inst_Alu/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<17> (Inst_Alu/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<18> (Inst_Alu/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<19> (Inst_Alu/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<20> (Inst_Alu/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<21> (Inst_Alu/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<22> (Inst_Alu/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<23> (Inst_Alu/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<24> (Inst_Alu/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<25> (Inst_Alu/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<26> (Inst_Alu/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<27> (Inst_Alu/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<28> (Inst_Alu/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<29> (Inst_Alu/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_Alu/Madd_salida_addsub0000_cy<30> (Inst_Alu/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_Alu/Madd_salida_addsub0000_xor<31> (Inst_Alu/salida_addsub0000<31>)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_Alu/salida<31>113_SW0 (N137)
     LUT4:I3->O            7   0.612   0.000  Inst_Alu/salida<31>113 (RFprocesador_31_OBUF)
     LDC:D                     0.268          Inst_resgisterfile/rgs_19_31
    ----------------------------------------
    Total                     14.946ns (9.937ns logic, 5.009ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_U_control/Salida_cmp_eq0000'
  Total number of paths / destination ports: 653 / 32
-------------------------------------------------------------------------
Offset:              10.096ns (Levels of Logic = 5)
  Source:            Inst_U_control/Salida_1 (LATCH)
  Destination:       RFprocesador<31> (PAD)
  Source Clock:      Inst_U_control/Salida_cmp_eq0000 falling

  Data Path: Inst_U_control/Salida_1 to RFprocesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q             135   0.588   1.253  Inst_U_control/Salida_1 (Inst_U_control/Salida_1)
     LUT3:I0->O           28   0.612   1.224  Inst_Alu/salida_or00041 (Inst_Alu/salida_or0004)
     LUT3:I0->O            1   0.612   0.426  Inst_Alu/salida<4>19 (Inst_Alu/salida<4>19)
     LUT4:I1->O            1   0.612   0.387  Inst_Alu/salida<4>87 (Inst_Alu/salida<4>87)
     LUT4:I2->O            7   0.612   0.602  Inst_Alu/salida<4>113 (RFprocesador_4_OBUF)
     OBUF:I->O                 3.169          RFprocesador_4_OBUF (RFprocesador<4>)
    ----------------------------------------
    Total                     10.096ns (6.205ns logic, 3.891ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_resgisterfile/rgs_1_cmp_eq00001'
  Total number of paths / destination ports: 1179 / 32
-------------------------------------------------------------------------
Offset:              13.620ns (Levels of Logic = 42)
  Source:            Inst_resgisterfile/rgs_1_0 (LATCH)
  Destination:       RFprocesador<31> (PAD)
  Source Clock:      Inst_resgisterfile/rgs_1_cmp_eq00001 falling

  Data Path: Inst_resgisterfile/rgs_1_0 to RFprocesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.426  Inst_resgisterfile/rgs_1_0 (Inst_resgisterfile/rgs_1_0)
     LUT2:I1->O            1   0.612   0.000  Inst_resgisterfile/Mmux__varindex0001_10 (Inst_resgisterfile/Mmux__varindex0001_10)
     MUXF5:I0->O           1   0.278   0.000  Inst_resgisterfile/Mmux__varindex0001_8_f5 (Inst_resgisterfile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_6_f6 (Inst_resgisterfile/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_4_f7 (Inst_resgisterfile/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.451   0.360  Inst_resgisterfile/Mmux__varindex0001_2_f8 (Inst_resgisterfile/_varindex0001<0>)
     LUT4_D:I3->O          5   0.612   0.607  Inst_MUX/salmux<0>2 (muxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_Alu/Madd_salida_addsub0000_lut<0> (Inst_Alu/Madd_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_Alu/Madd_salida_addsub0000_cy<0> (Inst_Alu/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<1> (Inst_Alu/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<2> (Inst_Alu/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<3> (Inst_Alu/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<4> (Inst_Alu/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<5> (Inst_Alu/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<6> (Inst_Alu/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<7> (Inst_Alu/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<8> (Inst_Alu/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<9> (Inst_Alu/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<10> (Inst_Alu/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<11> (Inst_Alu/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<12> (Inst_Alu/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<13> (Inst_Alu/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<14> (Inst_Alu/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<15> (Inst_Alu/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<16> (Inst_Alu/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<17> (Inst_Alu/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<18> (Inst_Alu/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<19> (Inst_Alu/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<20> (Inst_Alu/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<21> (Inst_Alu/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<22> (Inst_Alu/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<23> (Inst_Alu/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<24> (Inst_Alu/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<25> (Inst_Alu/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<26> (Inst_Alu/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<27> (Inst_Alu/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<28> (Inst_Alu/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<29> (Inst_Alu/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<30> (Inst_Alu/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_Alu/Madd_salida_addsub0000_xor<31> (Inst_Alu/salida_addsub0000<31>)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_Alu/salida<31>113_SW0 (N137)
     LUT4:I3->O            7   0.612   0.602  Inst_Alu/salida<31>113 (RFprocesador_31_OBUF)
     OBUF:I->O                 3.169          RFprocesador_31_OBUF (RFprocesador<31>)
    ----------------------------------------
    Total                     13.620ns (11.096ns logic, 2.524ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 62799 / 32
-------------------------------------------------------------------------
Offset:              17.084ns (Levels of Logic = 44)
  Source:            Inst_PC/salida_5 (FF)
  Destination:       RFprocesador<31> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_PC/salida_5 to RFprocesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.520  Inst_PC/salida_5 (Inst_PC/salida_5)
     LUT3:I1->O           12   0.612   0.969  Inst_instructionMemory/outInstruction<20>11 (N4)
     LUT4:I0->O          128   0.612   1.251  Inst_instructionMemory/outInstruction<0>1 (imToURS<0>)
     LUT3:I0->O            1   0.612   0.000  Inst_resgisterfile/Mmux__varindex0001_82 (Inst_resgisterfile/Mmux__varindex0001_82)
     MUXF5:I1->O           1   0.278   0.000  Inst_resgisterfile/Mmux__varindex0001_7_f5 (Inst_resgisterfile/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_5_f6 (Inst_resgisterfile/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_3_f7 (Inst_resgisterfile/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_resgisterfile/Mmux__varindex0001_2_f8 (Inst_resgisterfile/_varindex0001<0>)
     LUT4_D:I3->O          5   0.612   0.607  Inst_MUX/salmux<0>2 (muxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_Alu/Madd_salida_addsub0000_lut<0> (Inst_Alu/Madd_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_Alu/Madd_salida_addsub0000_cy<0> (Inst_Alu/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<1> (Inst_Alu/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<2> (Inst_Alu/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<3> (Inst_Alu/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<4> (Inst_Alu/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<5> (Inst_Alu/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<6> (Inst_Alu/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<7> (Inst_Alu/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<8> (Inst_Alu/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<9> (Inst_Alu/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<10> (Inst_Alu/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<11> (Inst_Alu/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<12> (Inst_Alu/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<13> (Inst_Alu/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<14> (Inst_Alu/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<15> (Inst_Alu/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<16> (Inst_Alu/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<17> (Inst_Alu/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<18> (Inst_Alu/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<19> (Inst_Alu/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<20> (Inst_Alu/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<21> (Inst_Alu/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<22> (Inst_Alu/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<23> (Inst_Alu/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<24> (Inst_Alu/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<25> (Inst_Alu/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<26> (Inst_Alu/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<27> (Inst_Alu/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<28> (Inst_Alu/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<29> (Inst_Alu/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<30> (Inst_Alu/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_Alu/Madd_salida_addsub0000_xor<31> (Inst_Alu/salida_addsub0000<31>)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_Alu/salida<31>113_SW0 (N137)
     LUT4:I3->O            7   0.612   0.602  Inst_Alu/salida<31>113 (RFprocesador_31_OBUF)
     OBUF:I->O                 3.169          RFprocesador_31_OBUF (RFprocesador<31>)
    ----------------------------------------
    Total                     17.084ns (12.246ns logic, 4.838ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_resgisterfile/rgs_2_cmp_eq00001'
  Total number of paths / destination ports: 1179 / 32
-------------------------------------------------------------------------
Offset:              13.581ns (Levels of Logic = 42)
  Source:            Inst_resgisterfile/rgs_2_0 (LATCH)
  Destination:       RFprocesador<31> (PAD)
  Source Clock:      Inst_resgisterfile/rgs_2_cmp_eq00001 falling

  Data Path: Inst_resgisterfile/rgs_2_0 to RFprocesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.387  Inst_resgisterfile/rgs_2_0 (Inst_resgisterfile/rgs_2_0)
     LUT3:I2->O            1   0.612   0.000  Inst_resgisterfile/Mmux__varindex0001_93 (Inst_resgisterfile/Mmux__varindex0001_93)
     MUXF5:I1->O           1   0.278   0.000  Inst_resgisterfile/Mmux__varindex0001_8_f5 (Inst_resgisterfile/Mmux__varindex0001_8_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_6_f6 (Inst_resgisterfile/Mmux__varindex0001_6_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_4_f7 (Inst_resgisterfile/Mmux__varindex0001_4_f7)
     MUXF8:I0->O           1   0.451   0.360  Inst_resgisterfile/Mmux__varindex0001_2_f8 (Inst_resgisterfile/_varindex0001<0>)
     LUT4_D:I3->O          5   0.612   0.607  Inst_MUX/salmux<0>2 (muxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_Alu/Madd_salida_addsub0000_lut<0> (Inst_Alu/Madd_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_Alu/Madd_salida_addsub0000_cy<0> (Inst_Alu/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<1> (Inst_Alu/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<2> (Inst_Alu/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<3> (Inst_Alu/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<4> (Inst_Alu/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<5> (Inst_Alu/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<6> (Inst_Alu/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<7> (Inst_Alu/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<8> (Inst_Alu/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<9> (Inst_Alu/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<10> (Inst_Alu/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<11> (Inst_Alu/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<12> (Inst_Alu/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<13> (Inst_Alu/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<14> (Inst_Alu/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<15> (Inst_Alu/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<16> (Inst_Alu/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<17> (Inst_Alu/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<18> (Inst_Alu/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<19> (Inst_Alu/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<20> (Inst_Alu/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<21> (Inst_Alu/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<22> (Inst_Alu/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<23> (Inst_Alu/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<24> (Inst_Alu/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<25> (Inst_Alu/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<26> (Inst_Alu/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<27> (Inst_Alu/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<28> (Inst_Alu/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<29> (Inst_Alu/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<30> (Inst_Alu/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_Alu/Madd_salida_addsub0000_xor<31> (Inst_Alu/salida_addsub0000<31>)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_Alu/salida<31>113_SW0 (N137)
     LUT4:I3->O            7   0.612   0.602  Inst_Alu/salida<31>113 (RFprocesador_31_OBUF)
     OBUF:I->O                 3.169          RFprocesador_31_OBUF (RFprocesador<31>)
    ----------------------------------------
    Total                     13.581ns (11.096ns logic, 2.485ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_resgisterfile/rgs_16_cmp_eq00001'
  Total number of paths / destination ports: 3350 / 32
-------------------------------------------------------------------------
Offset:              13.604ns (Levels of Logic = 42)
  Source:            Inst_resgisterfile/rgs_16_0 (LATCH)
  Destination:       RFprocesador<31> (PAD)
  Source Clock:      Inst_resgisterfile/rgs_16_cmp_eq00001 falling

  Data Path: Inst_resgisterfile/rgs_16_0 to RFprocesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.588   0.410  Inst_resgisterfile/rgs_16_0 (Inst_resgisterfile/rgs_16_0)
     LUT3:I2->O            1   0.612   0.000  Inst_resgisterfile/Mmux__varindex0001_9 (Inst_resgisterfile/Mmux__varindex0001_9)
     MUXF5:I0->O           1   0.278   0.000  Inst_resgisterfile/Mmux__varindex0001_7_f5 (Inst_resgisterfile/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_5_f6 (Inst_resgisterfile/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_3_f7 (Inst_resgisterfile/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_resgisterfile/Mmux__varindex0001_2_f8 (Inst_resgisterfile/_varindex0001<0>)
     LUT4_D:I3->O          5   0.612   0.607  Inst_MUX/salmux<0>2 (muxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_Alu/Madd_salida_addsub0000_lut<0> (Inst_Alu/Madd_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_Alu/Madd_salida_addsub0000_cy<0> (Inst_Alu/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<1> (Inst_Alu/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<2> (Inst_Alu/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<3> (Inst_Alu/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<4> (Inst_Alu/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<5> (Inst_Alu/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<6> (Inst_Alu/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<7> (Inst_Alu/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<8> (Inst_Alu/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<9> (Inst_Alu/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<10> (Inst_Alu/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<11> (Inst_Alu/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<12> (Inst_Alu/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<13> (Inst_Alu/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<14> (Inst_Alu/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<15> (Inst_Alu/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<16> (Inst_Alu/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<17> (Inst_Alu/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<18> (Inst_Alu/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<19> (Inst_Alu/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<20> (Inst_Alu/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<21> (Inst_Alu/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<22> (Inst_Alu/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<23> (Inst_Alu/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<24> (Inst_Alu/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<25> (Inst_Alu/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<26> (Inst_Alu/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<27> (Inst_Alu/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<28> (Inst_Alu/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<29> (Inst_Alu/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<30> (Inst_Alu/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_Alu/Madd_salida_addsub0000_xor<31> (Inst_Alu/salida_addsub0000<31>)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_Alu/salida<31>113_SW0 (N137)
     LUT4:I3->O            7   0.612   0.602  Inst_Alu/salida<31>113 (RFprocesador_31_OBUF)
     OBUF:I->O                 3.169          RFprocesador_31_OBUF (RFprocesador<31>)
    ----------------------------------------
    Total                     13.604ns (11.096ns logic, 2.508ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_resgisterfile/rgs_17_cmp_eq00001'
  Total number of paths / destination ports: 1179 / 32
-------------------------------------------------------------------------
Offset:              13.620ns (Levels of Logic = 42)
  Source:            Inst_resgisterfile/rgs_17_0 (LATCH)
  Destination:       RFprocesador<31> (PAD)
  Source Clock:      Inst_resgisterfile/rgs_17_cmp_eq00001 falling

  Data Path: Inst_resgisterfile/rgs_17_0 to RFprocesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.426  Inst_resgisterfile/rgs_17_0 (Inst_resgisterfile/rgs_17_0)
     LUT3:I1->O            1   0.612   0.000  Inst_resgisterfile/Mmux__varindex0001_9 (Inst_resgisterfile/Mmux__varindex0001_9)
     MUXF5:I0->O           1   0.278   0.000  Inst_resgisterfile/Mmux__varindex0001_7_f5 (Inst_resgisterfile/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_5_f6 (Inst_resgisterfile/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_3_f7 (Inst_resgisterfile/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_resgisterfile/Mmux__varindex0001_2_f8 (Inst_resgisterfile/_varindex0001<0>)
     LUT4_D:I3->O          5   0.612   0.607  Inst_MUX/salmux<0>2 (muxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_Alu/Madd_salida_addsub0000_lut<0> (Inst_Alu/Madd_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_Alu/Madd_salida_addsub0000_cy<0> (Inst_Alu/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<1> (Inst_Alu/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<2> (Inst_Alu/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<3> (Inst_Alu/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<4> (Inst_Alu/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<5> (Inst_Alu/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<6> (Inst_Alu/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<7> (Inst_Alu/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<8> (Inst_Alu/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<9> (Inst_Alu/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<10> (Inst_Alu/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<11> (Inst_Alu/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<12> (Inst_Alu/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<13> (Inst_Alu/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<14> (Inst_Alu/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<15> (Inst_Alu/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<16> (Inst_Alu/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<17> (Inst_Alu/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<18> (Inst_Alu/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<19> (Inst_Alu/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<20> (Inst_Alu/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<21> (Inst_Alu/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<22> (Inst_Alu/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<23> (Inst_Alu/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<24> (Inst_Alu/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<25> (Inst_Alu/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<26> (Inst_Alu/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<27> (Inst_Alu/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<28> (Inst_Alu/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<29> (Inst_Alu/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<30> (Inst_Alu/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_Alu/Madd_salida_addsub0000_xor<31> (Inst_Alu/salida_addsub0000<31>)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_Alu/salida<31>113_SW0 (N137)
     LUT4:I3->O            7   0.612   0.602  Inst_Alu/salida<31>113 (RFprocesador_31_OBUF)
     OBUF:I->O                 3.169          RFprocesador_31_OBUF (RFprocesador<31>)
    ----------------------------------------
    Total                     13.620ns (11.096ns logic, 2.524ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_resgisterfile/rgs_18_cmp_eq00001'
  Total number of paths / destination ports: 1184 / 32
-------------------------------------------------------------------------
Offset:              13.620ns (Levels of Logic = 42)
  Source:            Inst_resgisterfile/rgs_18_0 (LATCH)
  Destination:       RFprocesador<31> (PAD)
  Source Clock:      Inst_resgisterfile/rgs_18_cmp_eq00001 falling

  Data Path: Inst_resgisterfile/rgs_18_0 to RFprocesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.426  Inst_resgisterfile/rgs_18_0 (Inst_resgisterfile/rgs_18_0)
     LUT3:I1->O            1   0.612   0.000  Inst_resgisterfile/Mmux__varindex0001_82 (Inst_resgisterfile/Mmux__varindex0001_82)
     MUXF5:I1->O           1   0.278   0.000  Inst_resgisterfile/Mmux__varindex0001_7_f5 (Inst_resgisterfile/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_5_f6 (Inst_resgisterfile/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_3_f7 (Inst_resgisterfile/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_resgisterfile/Mmux__varindex0001_2_f8 (Inst_resgisterfile/_varindex0001<0>)
     LUT4_D:I3->O          5   0.612   0.607  Inst_MUX/salmux<0>2 (muxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_Alu/Madd_salida_addsub0000_lut<0> (Inst_Alu/Madd_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_Alu/Madd_salida_addsub0000_cy<0> (Inst_Alu/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<1> (Inst_Alu/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<2> (Inst_Alu/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<3> (Inst_Alu/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<4> (Inst_Alu/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<5> (Inst_Alu/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<6> (Inst_Alu/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<7> (Inst_Alu/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<8> (Inst_Alu/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<9> (Inst_Alu/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<10> (Inst_Alu/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<11> (Inst_Alu/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<12> (Inst_Alu/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<13> (Inst_Alu/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<14> (Inst_Alu/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<15> (Inst_Alu/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<16> (Inst_Alu/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<17> (Inst_Alu/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<18> (Inst_Alu/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<19> (Inst_Alu/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<20> (Inst_Alu/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<21> (Inst_Alu/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<22> (Inst_Alu/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<23> (Inst_Alu/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<24> (Inst_Alu/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<25> (Inst_Alu/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<26> (Inst_Alu/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<27> (Inst_Alu/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<28> (Inst_Alu/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<29> (Inst_Alu/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<30> (Inst_Alu/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_Alu/Madd_salida_addsub0000_xor<31> (Inst_Alu/salida_addsub0000<31>)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_Alu/salida<31>113_SW0 (N137)
     LUT4:I3->O            7   0.612   0.602  Inst_Alu/salida<31>113 (RFprocesador_31_OBUF)
     OBUF:I->O                 3.169          RFprocesador_31_OBUF (RFprocesador<31>)
    ----------------------------------------
    Total                     13.620ns (11.096ns logic, 2.524ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_resgisterfile/rgs_19_cmp_eq00001'
  Total number of paths / destination ports: 1179 / 32
-------------------------------------------------------------------------
Offset:              13.581ns (Levels of Logic = 42)
  Source:            Inst_resgisterfile/rgs_19_0 (LATCH)
  Destination:       RFprocesador<31> (PAD)
  Source Clock:      Inst_resgisterfile/rgs_19_cmp_eq00001 falling

  Data Path: Inst_resgisterfile/rgs_19_0 to RFprocesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.387  Inst_resgisterfile/rgs_19_0 (Inst_resgisterfile/rgs_19_0)
     LUT3:I2->O            1   0.612   0.000  Inst_resgisterfile/Mmux__varindex0001_82 (Inst_resgisterfile/Mmux__varindex0001_82)
     MUXF5:I1->O           1   0.278   0.000  Inst_resgisterfile/Mmux__varindex0001_7_f5 (Inst_resgisterfile/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_5_f6 (Inst_resgisterfile/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_3_f7 (Inst_resgisterfile/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_resgisterfile/Mmux__varindex0001_2_f8 (Inst_resgisterfile/_varindex0001<0>)
     LUT4_D:I3->O          5   0.612   0.607  Inst_MUX/salmux<0>2 (muxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_Alu/Madd_salida_addsub0000_lut<0> (Inst_Alu/Madd_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_Alu/Madd_salida_addsub0000_cy<0> (Inst_Alu/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<1> (Inst_Alu/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<2> (Inst_Alu/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<3> (Inst_Alu/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<4> (Inst_Alu/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<5> (Inst_Alu/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<6> (Inst_Alu/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<7> (Inst_Alu/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<8> (Inst_Alu/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<9> (Inst_Alu/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<10> (Inst_Alu/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<11> (Inst_Alu/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<12> (Inst_Alu/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<13> (Inst_Alu/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<14> (Inst_Alu/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<15> (Inst_Alu/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<16> (Inst_Alu/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<17> (Inst_Alu/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<18> (Inst_Alu/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<19> (Inst_Alu/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<20> (Inst_Alu/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<21> (Inst_Alu/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<22> (Inst_Alu/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<23> (Inst_Alu/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<24> (Inst_Alu/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<25> (Inst_Alu/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<26> (Inst_Alu/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<27> (Inst_Alu/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<28> (Inst_Alu/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<29> (Inst_Alu/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<30> (Inst_Alu/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_Alu/Madd_salida_addsub0000_xor<31> (Inst_Alu/salida_addsub0000<31>)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_Alu/salida<31>113_SW0 (N137)
     LUT4:I3->O            7   0.612   0.602  Inst_Alu/salida<31>113 (RFprocesador_31_OBUF)
     OBUF:I->O                 3.169          RFprocesador_31_OBUF (RFprocesador<31>)
    ----------------------------------------
    Total                     13.581ns (11.096ns logic, 2.485ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 14951 / 32
-------------------------------------------------------------------------
Delay:               18.449ns (Levels of Logic = 45)
  Source:            rst (PAD)
  Destination:       RFprocesador<31> (PAD)

  Data Path: rst to RFprocesador<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           288   1.106   1.294  rst_IBUF (rst_IBUF)
     LUT3:I0->O           12   0.612   0.969  Inst_instructionMemory/outInstruction<20>11 (N4)
     LUT4:I0->O          128   0.612   1.251  Inst_instructionMemory/outInstruction<0>1 (imToURS<0>)
     LUT3:I0->O            1   0.612   0.000  Inst_resgisterfile/Mmux__varindex0001_82 (Inst_resgisterfile/Mmux__varindex0001_82)
     MUXF5:I1->O           1   0.278   0.000  Inst_resgisterfile/Mmux__varindex0001_7_f5 (Inst_resgisterfile/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_5_f6 (Inst_resgisterfile/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.451   0.000  Inst_resgisterfile/Mmux__varindex0001_3_f7 (Inst_resgisterfile/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.451   0.360  Inst_resgisterfile/Mmux__varindex0001_2_f8 (Inst_resgisterfile/_varindex0001<0>)
     LUT4_D:I3->O          5   0.612   0.607  Inst_MUX/salmux<0>2 (muxToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_Alu/Madd_salida_addsub0000_lut<0> (Inst_Alu/Madd_salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_Alu/Madd_salida_addsub0000_cy<0> (Inst_Alu/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<1> (Inst_Alu/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<2> (Inst_Alu/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<3> (Inst_Alu/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<4> (Inst_Alu/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<5> (Inst_Alu/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<6> (Inst_Alu/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<7> (Inst_Alu/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<8> (Inst_Alu/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<9> (Inst_Alu/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<10> (Inst_Alu/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<11> (Inst_Alu/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<12> (Inst_Alu/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<13> (Inst_Alu/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<14> (Inst_Alu/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<15> (Inst_Alu/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<16> (Inst_Alu/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<17> (Inst_Alu/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<18> (Inst_Alu/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<19> (Inst_Alu/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<20> (Inst_Alu/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<21> (Inst_Alu/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<22> (Inst_Alu/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<23> (Inst_Alu/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<24> (Inst_Alu/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<25> (Inst_Alu/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<26> (Inst_Alu/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<27> (Inst_Alu/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<28> (Inst_Alu/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<29> (Inst_Alu/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_Alu/Madd_salida_addsub0000_cy<30> (Inst_Alu/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_Alu/Madd_salida_addsub0000_xor<31> (Inst_Alu/salida_addsub0000<31>)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_Alu/salida<31>113_SW0 (N137)
     LUT4:I3->O            7   0.612   0.602  Inst_Alu/salida<31>113 (RFprocesador_31_OBUF)
     OBUF:I->O                 3.169          RFprocesador_31_OBUF (RFprocesador<31>)
    ----------------------------------------
    Total                     18.449ns (12.838ns logic, 5.611ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 29.68 secs
 
--> 

Total memory usage is 438812 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  896 (   0 filtered)
Number of infos    :    7 (   0 filtered)

