
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.38+113 (git sha1 91fbd5898, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)

-- Executing script file `design_prep.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module ecc_formal.
Found 0 SCCs in module $paramod$bb02d104588d96e78af1e9dc379e179e2b80f4db\ecc_dec.
Found 0 SCCs in module $paramod$25e4d3baa0a4c80a81062438b487bdf67cd16d11\ecc_enc.
Found 0 SCCs.

3. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

5. Executing CLK2FFLOGIC pass (convert clocked FFs to generic $ff cells).

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ecc_formal..
Finding unused cells or wires in module $paramod$bb02d104588d96e78af1e9dc379e179e2b80f4db\ecc_dec..
Finding unused cells or wires in module $paramod$25e4d3baa0a4c80a81062438b487bdf67cd16d11\ecc_enc..
Removed 45 unused cells and 45 unused wires.
<suppressed ~46 debug messages>

7. Executing FORMALFF pass.

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$25e4d3baa0a4c80a81062438b487bdf67cd16d11\ecc_enc..
Finding unused cells or wires in module $paramod$bb02d104588d96e78af1e9dc379e179e2b80f4db\ecc_dec..
Finding unused cells or wires in module \ecc_formal..

9. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$25e4d3baa0a4c80a81062438b487bdf67cd16d11\ecc_enc...
Checking module $paramod$bb02d104588d96e78af1e9dc379e179e2b80f4db\ecc_dec...
Checking module ecc_formal...
Found and reported 0 problems.

10. Executing SETUNDEF pass (replace undef values with defined constants).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$25e4d3baa0a4c80a81062438b487bdf67cd16d11\ecc_enc.
Optimizing module $paramod$bb02d104588d96e78af1e9dc379e179e2b80f4db\ecc_dec.
Optimizing module ecc_formal.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$25e4d3baa0a4c80a81062438b487bdf67cd16d11\ecc_enc'.
Finding identical cells in module `$paramod$bb02d104588d96e78af1e9dc379e179e2b80f4db\ecc_dec'.
Finding identical cells in module `\ecc_formal'.
Removed a total of 0 cells.

11.3. Executing OPT_DFF pass (perform DFF optimizations).

11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$25e4d3baa0a4c80a81062438b487bdf67cd16d11\ecc_enc..
Finding unused cells or wires in module $paramod$bb02d104588d96e78af1e9dc379e179e2b80f4db\ecc_dec..
Finding unused cells or wires in module \ecc_formal..
Removed 19 unused cells and 38 unused wires.
<suppressed ~40 debug messages>

11.5. Finished fast OPT passes.

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$25e4d3baa0a4c80a81062438b487bdf67cd16d11\ecc_enc..
Finding unused cells or wires in module $paramod$bb02d104588d96e78af1e9dc379e179e2b80f4db\ecc_dec..
Finding unused cells or wires in module \ecc_formal..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

13. Executing RTLIL backend.
Output filename: ../model/design_prep.il

End of script. Logfile hash: 9d33fe775d, CPU: user 0.15s system 0.01s, MEM: 15.89 MB peak
Yosys 0.38+113 (git sha1 91fbd5898, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)
Time spent: 38% 4x opt_clean (0 sec), 16% 1x formalff (0 sec), ...
