{"vcs1":{"timestamp_begin":1739188408.639823752, "rt":0.26, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1739188408.977291582, "rt":0.25, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739188409.291818398, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739188408.410015820}
{"VCS_COMP_START_TIME": 1739188408.410015820}
{"VCS_COMP_END_TIME": 1739188409.511905634}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150356}}
