# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: D:/digital/Digital-Experiment/3_Create_IPI/sources/AndLogic_and_basys3.xdc

# Block Designs: bd/AndLogic/AndLogic.bd
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==AndLogic || ORIG_REF_NAME==AndLogic}]

# IP: bd/AndLogic/ip/AndLogic_xup_and2_0_0/AndLogic_xup_and2_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==AndLogic_xup_and2_0_0 || ORIG_REF_NAME==AndLogic_xup_and2_0_0}]

# XDC: bd/AndLogic/AndLogic_ooc.xdc
