;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC_SAR_1_ADC_SAR
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; ADC_SAR_1_Bypass
ADC_SAR_1_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_SAR_1_Bypass__0__MASK EQU 0x10
ADC_SAR_1_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_1_Bypass__0__PORT EQU 0
ADC_SAR_1_Bypass__0__SHIFT EQU 4
ADC_SAR_1_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_1_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_1_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_1_Bypass__MASK EQU 0x10
ADC_SAR_1_Bypass__PORT EQU 0
ADC_SAR_1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_1_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_1_Bypass__SHIFT EQU 4
ADC_SAR_1_Bypass__SLW EQU CYREG_PRT0_SLW

; ADC_SAR_1_IRQ
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_1_theACLK
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

; ADC_SAR_2_ADC_SAR
ADC_SAR_2_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_2_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_2_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_2_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_2_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_2_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_2_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_2_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_2_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_2_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_2_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_2_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_2_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_2_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_2_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_2_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_2_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_2_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_2_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_2_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ADC_SAR_2_Bypass
ADC_SAR_2_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_SAR_2_Bypass__0__MASK EQU 0x04
ADC_SAR_2_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_SAR_2_Bypass__0__PORT EQU 0
ADC_SAR_2_Bypass__0__SHIFT EQU 2
ADC_SAR_2_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_2_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_2_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_2_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_2_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_2_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_2_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_2_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_2_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_2_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_2_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_2_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_2_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_2_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_2_Bypass__MASK EQU 0x04
ADC_SAR_2_Bypass__PORT EQU 0
ADC_SAR_2_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_2_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_2_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_2_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_2_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_2_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_2_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_2_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_2_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_2_Bypass__SHIFT EQU 2
ADC_SAR_2_Bypass__SLW EQU CYREG_PRT0_SLW

; ADC_SAR_2_IRQ
ADC_SAR_2_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_2_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_2_IRQ__INTC_MASK EQU 0x02
ADC_SAR_2_IRQ__INTC_NUMBER EQU 1
ADC_SAR_2_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_2_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_2_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_2_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_2_theACLK
ADC_SAR_2_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_SAR_2_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_SAR_2_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_SAR_2_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_2_theACLK__INDEX EQU 0x01
ADC_SAR_2_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_2_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_2_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_2_theACLK__PM_STBY_MSK EQU 0x02

; LCD_Char_1_LCDPort
LCD_Char_1_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_1_LCDPort__0__PORT EQU 2
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_1_LCDPort__1__PORT EQU 2
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_1_LCDPort__2__PORT EQU 2
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_1_LCDPort__3__PORT EQU 2
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_1_LCDPort__4__PORT EQU 2
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_1_LCDPort__5__PORT EQU 2
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_1_LCDPort__6__PORT EQU 2
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_1_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_1_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_1_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_1_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_1_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_1_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_1_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_1_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_1_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_1_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_1_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_Char_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_1_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PORT EQU 2
LCD_Char_1_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_1_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_1_LCDPort__SHIFT EQU 0
LCD_Char_1_LCDPort__SLW EQU CYREG_PRT2_SLW

; p0_6_LDR_Top
p0_6_LDR_Top__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
p0_6_LDR_Top__0__MASK EQU 0x40
p0_6_LDR_Top__0__PC EQU CYREG_PRT0_PC6
p0_6_LDR_Top__0__PORT EQU 0
p0_6_LDR_Top__0__SHIFT EQU 6
p0_6_LDR_Top__AG EQU CYREG_PRT0_AG
p0_6_LDR_Top__AMUX EQU CYREG_PRT0_AMUX
p0_6_LDR_Top__BIE EQU CYREG_PRT0_BIE
p0_6_LDR_Top__BIT_MASK EQU CYREG_PRT0_BIT_MASK
p0_6_LDR_Top__BYP EQU CYREG_PRT0_BYP
p0_6_LDR_Top__CTL EQU CYREG_PRT0_CTL
p0_6_LDR_Top__DM0 EQU CYREG_PRT0_DM0
p0_6_LDR_Top__DM1 EQU CYREG_PRT0_DM1
p0_6_LDR_Top__DM2 EQU CYREG_PRT0_DM2
p0_6_LDR_Top__DR EQU CYREG_PRT0_DR
p0_6_LDR_Top__INP_DIS EQU CYREG_PRT0_INP_DIS
p0_6_LDR_Top__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
p0_6_LDR_Top__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
p0_6_LDR_Top__LCD_EN EQU CYREG_PRT0_LCD_EN
p0_6_LDR_Top__MASK EQU 0x40
p0_6_LDR_Top__PORT EQU 0
p0_6_LDR_Top__PRT EQU CYREG_PRT0_PRT
p0_6_LDR_Top__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
p0_6_LDR_Top__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
p0_6_LDR_Top__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
p0_6_LDR_Top__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
p0_6_LDR_Top__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
p0_6_LDR_Top__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
p0_6_LDR_Top__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
p0_6_LDR_Top__PS EQU CYREG_PRT0_PS
p0_6_LDR_Top__SHIFT EQU 6
p0_6_LDR_Top__SLW EQU CYREG_PRT0_SLW

; p0_7_LDR_Bottom
p0_7_LDR_Bottom__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
p0_7_LDR_Bottom__0__MASK EQU 0x80
p0_7_LDR_Bottom__0__PC EQU CYREG_PRT0_PC7
p0_7_LDR_Bottom__0__PORT EQU 0
p0_7_LDR_Bottom__0__SHIFT EQU 7
p0_7_LDR_Bottom__AG EQU CYREG_PRT0_AG
p0_7_LDR_Bottom__AMUX EQU CYREG_PRT0_AMUX
p0_7_LDR_Bottom__BIE EQU CYREG_PRT0_BIE
p0_7_LDR_Bottom__BIT_MASK EQU CYREG_PRT0_BIT_MASK
p0_7_LDR_Bottom__BYP EQU CYREG_PRT0_BYP
p0_7_LDR_Bottom__CTL EQU CYREG_PRT0_CTL
p0_7_LDR_Bottom__DM0 EQU CYREG_PRT0_DM0
p0_7_LDR_Bottom__DM1 EQU CYREG_PRT0_DM1
p0_7_LDR_Bottom__DM2 EQU CYREG_PRT0_DM2
p0_7_LDR_Bottom__DR EQU CYREG_PRT0_DR
p0_7_LDR_Bottom__INP_DIS EQU CYREG_PRT0_INP_DIS
p0_7_LDR_Bottom__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
p0_7_LDR_Bottom__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
p0_7_LDR_Bottom__LCD_EN EQU CYREG_PRT0_LCD_EN
p0_7_LDR_Bottom__MASK EQU 0x80
p0_7_LDR_Bottom__PORT EQU 0
p0_7_LDR_Bottom__PRT EQU CYREG_PRT0_PRT
p0_7_LDR_Bottom__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
p0_7_LDR_Bottom__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
p0_7_LDR_Bottom__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
p0_7_LDR_Bottom__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
p0_7_LDR_Bottom__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
p0_7_LDR_Bottom__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
p0_7_LDR_Bottom__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
p0_7_LDR_Bottom__PS EQU CYREG_PRT0_PS
p0_7_LDR_Bottom__SHIFT EQU 7
p0_7_LDR_Bottom__SLW EQU CYREG_PRT0_SLW

; p3_0
p3_0__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
p3_0__0__MASK EQU 0x01
p3_0__0__PC EQU CYREG_PRT3_PC0
p3_0__0__PORT EQU 3
p3_0__0__SHIFT EQU 0
p3_0__AG EQU CYREG_PRT3_AG
p3_0__AMUX EQU CYREG_PRT3_AMUX
p3_0__BIE EQU CYREG_PRT3_BIE
p3_0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
p3_0__BYP EQU CYREG_PRT3_BYP
p3_0__CTL EQU CYREG_PRT3_CTL
p3_0__DM0 EQU CYREG_PRT3_DM0
p3_0__DM1 EQU CYREG_PRT3_DM1
p3_0__DM2 EQU CYREG_PRT3_DM2
p3_0__DR EQU CYREG_PRT3_DR
p3_0__INP_DIS EQU CYREG_PRT3_INP_DIS
p3_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
p3_0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
p3_0__LCD_EN EQU CYREG_PRT3_LCD_EN
p3_0__MASK EQU 0x01
p3_0__PORT EQU 3
p3_0__PRT EQU CYREG_PRT3_PRT
p3_0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
p3_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
p3_0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
p3_0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
p3_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
p3_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
p3_0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
p3_0__PS EQU CYREG_PRT3_PS
p3_0__SHIFT EQU 0
p3_0__SLW EQU CYREG_PRT3_SLW

; p3_1
p3_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
p3_1__0__MASK EQU 0x02
p3_1__0__PC EQU CYREG_PRT3_PC1
p3_1__0__PORT EQU 3
p3_1__0__SHIFT EQU 1
p3_1__AG EQU CYREG_PRT3_AG
p3_1__AMUX EQU CYREG_PRT3_AMUX
p3_1__BIE EQU CYREG_PRT3_BIE
p3_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
p3_1__BYP EQU CYREG_PRT3_BYP
p3_1__CTL EQU CYREG_PRT3_CTL
p3_1__DM0 EQU CYREG_PRT3_DM0
p3_1__DM1 EQU CYREG_PRT3_DM1
p3_1__DM2 EQU CYREG_PRT3_DM2
p3_1__DR EQU CYREG_PRT3_DR
p3_1__INP_DIS EQU CYREG_PRT3_INP_DIS
p3_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
p3_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
p3_1__LCD_EN EQU CYREG_PRT3_LCD_EN
p3_1__MASK EQU 0x02
p3_1__PORT EQU 3
p3_1__PRT EQU CYREG_PRT3_PRT
p3_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
p3_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
p3_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
p3_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
p3_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
p3_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
p3_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
p3_1__PS EQU CYREG_PRT3_PS
p3_1__SHIFT EQU 1
p3_1__SLW EQU CYREG_PRT3_SLW

; p3_2_z_axis
p3_2_z_axis__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
p3_2_z_axis__0__MASK EQU 0x04
p3_2_z_axis__0__PC EQU CYREG_PRT3_PC2
p3_2_z_axis__0__PORT EQU 3
p3_2_z_axis__0__SHIFT EQU 2
p3_2_z_axis__AG EQU CYREG_PRT3_AG
p3_2_z_axis__AMUX EQU CYREG_PRT3_AMUX
p3_2_z_axis__BIE EQU CYREG_PRT3_BIE
p3_2_z_axis__BIT_MASK EQU CYREG_PRT3_BIT_MASK
p3_2_z_axis__BYP EQU CYREG_PRT3_BYP
p3_2_z_axis__CTL EQU CYREG_PRT3_CTL
p3_2_z_axis__DM0 EQU CYREG_PRT3_DM0
p3_2_z_axis__DM1 EQU CYREG_PRT3_DM1
p3_2_z_axis__DM2 EQU CYREG_PRT3_DM2
p3_2_z_axis__DR EQU CYREG_PRT3_DR
p3_2_z_axis__INP_DIS EQU CYREG_PRT3_INP_DIS
p3_2_z_axis__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
p3_2_z_axis__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
p3_2_z_axis__LCD_EN EQU CYREG_PRT3_LCD_EN
p3_2_z_axis__MASK EQU 0x04
p3_2_z_axis__PORT EQU 3
p3_2_z_axis__PRT EQU CYREG_PRT3_PRT
p3_2_z_axis__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
p3_2_z_axis__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
p3_2_z_axis__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
p3_2_z_axis__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
p3_2_z_axis__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
p3_2_z_axis__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
p3_2_z_axis__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
p3_2_z_axis__PS EQU CYREG_PRT3_PS
p3_2_z_axis__SHIFT EQU 2
p3_2_z_axis__SLW EQU CYREG_PRT3_SLW

; p3_3_Blue
p3_3_Blue__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
p3_3_Blue__0__MASK EQU 0x08
p3_3_Blue__0__PC EQU CYREG_PRT3_PC3
p3_3_Blue__0__PORT EQU 3
p3_3_Blue__0__SHIFT EQU 3
p3_3_Blue__AG EQU CYREG_PRT3_AG
p3_3_Blue__AMUX EQU CYREG_PRT3_AMUX
p3_3_Blue__BIE EQU CYREG_PRT3_BIE
p3_3_Blue__BIT_MASK EQU CYREG_PRT3_BIT_MASK
p3_3_Blue__BYP EQU CYREG_PRT3_BYP
p3_3_Blue__CTL EQU CYREG_PRT3_CTL
p3_3_Blue__DM0 EQU CYREG_PRT3_DM0
p3_3_Blue__DM1 EQU CYREG_PRT3_DM1
p3_3_Blue__DM2 EQU CYREG_PRT3_DM2
p3_3_Blue__DR EQU CYREG_PRT3_DR
p3_3_Blue__INP_DIS EQU CYREG_PRT3_INP_DIS
p3_3_Blue__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
p3_3_Blue__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
p3_3_Blue__LCD_EN EQU CYREG_PRT3_LCD_EN
p3_3_Blue__MASK EQU 0x08
p3_3_Blue__PORT EQU 3
p3_3_Blue__PRT EQU CYREG_PRT3_PRT
p3_3_Blue__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
p3_3_Blue__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
p3_3_Blue__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
p3_3_Blue__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
p3_3_Blue__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
p3_3_Blue__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
p3_3_Blue__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
p3_3_Blue__PS EQU CYREG_PRT3_PS
p3_3_Blue__SHIFT EQU 3
p3_3_Blue__SLW EQU CYREG_PRT3_SLW

; p3_4_Yellow
p3_4_Yellow__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
p3_4_Yellow__0__MASK EQU 0x10
p3_4_Yellow__0__PC EQU CYREG_PRT3_PC4
p3_4_Yellow__0__PORT EQU 3
p3_4_Yellow__0__SHIFT EQU 4
p3_4_Yellow__AG EQU CYREG_PRT3_AG
p3_4_Yellow__AMUX EQU CYREG_PRT3_AMUX
p3_4_Yellow__BIE EQU CYREG_PRT3_BIE
p3_4_Yellow__BIT_MASK EQU CYREG_PRT3_BIT_MASK
p3_4_Yellow__BYP EQU CYREG_PRT3_BYP
p3_4_Yellow__CTL EQU CYREG_PRT3_CTL
p3_4_Yellow__DM0 EQU CYREG_PRT3_DM0
p3_4_Yellow__DM1 EQU CYREG_PRT3_DM1
p3_4_Yellow__DM2 EQU CYREG_PRT3_DM2
p3_4_Yellow__DR EQU CYREG_PRT3_DR
p3_4_Yellow__INP_DIS EQU CYREG_PRT3_INP_DIS
p3_4_Yellow__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
p3_4_Yellow__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
p3_4_Yellow__LCD_EN EQU CYREG_PRT3_LCD_EN
p3_4_Yellow__MASK EQU 0x10
p3_4_Yellow__PORT EQU 3
p3_4_Yellow__PRT EQU CYREG_PRT3_PRT
p3_4_Yellow__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
p3_4_Yellow__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
p3_4_Yellow__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
p3_4_Yellow__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
p3_4_Yellow__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
p3_4_Yellow__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
p3_4_Yellow__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
p3_4_Yellow__PS EQU CYREG_PRT3_PS
p3_4_Yellow__SHIFT EQU 4
p3_4_Yellow__SLW EQU CYREG_PRT3_SLW

; p3_5_Orange
p3_5_Orange__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
p3_5_Orange__0__MASK EQU 0x20
p3_5_Orange__0__PC EQU CYREG_PRT3_PC5
p3_5_Orange__0__PORT EQU 3
p3_5_Orange__0__SHIFT EQU 5
p3_5_Orange__AG EQU CYREG_PRT3_AG
p3_5_Orange__AMUX EQU CYREG_PRT3_AMUX
p3_5_Orange__BIE EQU CYREG_PRT3_BIE
p3_5_Orange__BIT_MASK EQU CYREG_PRT3_BIT_MASK
p3_5_Orange__BYP EQU CYREG_PRT3_BYP
p3_5_Orange__CTL EQU CYREG_PRT3_CTL
p3_5_Orange__DM0 EQU CYREG_PRT3_DM0
p3_5_Orange__DM1 EQU CYREG_PRT3_DM1
p3_5_Orange__DM2 EQU CYREG_PRT3_DM2
p3_5_Orange__DR EQU CYREG_PRT3_DR
p3_5_Orange__INP_DIS EQU CYREG_PRT3_INP_DIS
p3_5_Orange__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
p3_5_Orange__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
p3_5_Orange__LCD_EN EQU CYREG_PRT3_LCD_EN
p3_5_Orange__MASK EQU 0x20
p3_5_Orange__PORT EQU 3
p3_5_Orange__PRT EQU CYREG_PRT3_PRT
p3_5_Orange__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
p3_5_Orange__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
p3_5_Orange__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
p3_5_Orange__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
p3_5_Orange__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
p3_5_Orange__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
p3_5_Orange__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
p3_5_Orange__PS EQU CYREG_PRT3_PS
p3_5_Orange__SHIFT EQU 5
p3_5_Orange__SLW EQU CYREG_PRT3_SLW

; p3_6_Pink
p3_6_Pink__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
p3_6_Pink__0__MASK EQU 0x40
p3_6_Pink__0__PC EQU CYREG_PRT3_PC6
p3_6_Pink__0__PORT EQU 3
p3_6_Pink__0__SHIFT EQU 6
p3_6_Pink__AG EQU CYREG_PRT3_AG
p3_6_Pink__AMUX EQU CYREG_PRT3_AMUX
p3_6_Pink__BIE EQU CYREG_PRT3_BIE
p3_6_Pink__BIT_MASK EQU CYREG_PRT3_BIT_MASK
p3_6_Pink__BYP EQU CYREG_PRT3_BYP
p3_6_Pink__CTL EQU CYREG_PRT3_CTL
p3_6_Pink__DM0 EQU CYREG_PRT3_DM0
p3_6_Pink__DM1 EQU CYREG_PRT3_DM1
p3_6_Pink__DM2 EQU CYREG_PRT3_DM2
p3_6_Pink__DR EQU CYREG_PRT3_DR
p3_6_Pink__INP_DIS EQU CYREG_PRT3_INP_DIS
p3_6_Pink__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
p3_6_Pink__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
p3_6_Pink__LCD_EN EQU CYREG_PRT3_LCD_EN
p3_6_Pink__MASK EQU 0x40
p3_6_Pink__PORT EQU 3
p3_6_Pink__PRT EQU CYREG_PRT3_PRT
p3_6_Pink__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
p3_6_Pink__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
p3_6_Pink__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
p3_6_Pink__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
p3_6_Pink__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
p3_6_Pink__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
p3_6_Pink__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
p3_6_Pink__PS EQU CYREG_PRT3_PS
p3_6_Pink__SHIFT EQU 6
p3_6_Pink__SLW EQU CYREG_PRT3_SLW

; p3_7_Potentiometer
p3_7_Potentiometer__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
p3_7_Potentiometer__0__MASK EQU 0x80
p3_7_Potentiometer__0__PC EQU CYREG_PRT3_PC7
p3_7_Potentiometer__0__PORT EQU 3
p3_7_Potentiometer__0__SHIFT EQU 7
p3_7_Potentiometer__AG EQU CYREG_PRT3_AG
p3_7_Potentiometer__AMUX EQU CYREG_PRT3_AMUX
p3_7_Potentiometer__BIE EQU CYREG_PRT3_BIE
p3_7_Potentiometer__BIT_MASK EQU CYREG_PRT3_BIT_MASK
p3_7_Potentiometer__BYP EQU CYREG_PRT3_BYP
p3_7_Potentiometer__CTL EQU CYREG_PRT3_CTL
p3_7_Potentiometer__DM0 EQU CYREG_PRT3_DM0
p3_7_Potentiometer__DM1 EQU CYREG_PRT3_DM1
p3_7_Potentiometer__DM2 EQU CYREG_PRT3_DM2
p3_7_Potentiometer__DR EQU CYREG_PRT3_DR
p3_7_Potentiometer__INP_DIS EQU CYREG_PRT3_INP_DIS
p3_7_Potentiometer__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
p3_7_Potentiometer__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
p3_7_Potentiometer__LCD_EN EQU CYREG_PRT3_LCD_EN
p3_7_Potentiometer__MASK EQU 0x80
p3_7_Potentiometer__PORT EQU 3
p3_7_Potentiometer__PRT EQU CYREG_PRT3_PRT
p3_7_Potentiometer__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
p3_7_Potentiometer__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
p3_7_Potentiometer__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
p3_7_Potentiometer__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
p3_7_Potentiometer__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
p3_7_Potentiometer__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
p3_7_Potentiometer__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
p3_7_Potentiometer__PS EQU CYREG_PRT3_PS
p3_7_Potentiometer__SHIFT EQU 7
p3_7_Potentiometer__SLW EQU CYREG_PRT3_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
