#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Aug  1 13:39:55 2023
# Process ID: 24216
# Current directory: /home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/fpga-nexys-a7.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/fpga-nexys-a7.runs/synth_1/top.vds
# Journal file: /home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/fpga-nexys-a7.runs/synth_1/vivado.jou
# Running On: UETLHR, OS: Linux, CPU Frequency: 999.932 MHz, CPU Physical cores: 32, Host memory: 201206 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2725.680 ; gain = 7.957 ; free physical = 153253 ; free virtual = 308129
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/uetlhr/Xilinx/Vivado/2022.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/fpga-nexys-a7.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/fpga-nexys-a7.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24401
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:2831]
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:2899]
WARNING: [Synth 8-9187] begin/end is required for generate-for in this mode of verilog [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:253]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2725.691 ; gain = 0.000 ; free physical = 151972 ; free virtual = 307259
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/srcs/top.sv:24]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:89475]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:89475]
WARNING: [Synth 8-7071] port 'CLKOUT2' of module 'PLLE2_BASE' is unconnected for instance 'PLLE2_BASE_inst' [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/srcs/top.sv:85]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'PLLE2_BASE' is unconnected for instance 'PLLE2_BASE_inst' [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/srcs/top.sv:85]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'PLLE2_BASE' is unconnected for instance 'PLLE2_BASE_inst' [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/srcs/top.sv:85]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'PLLE2_BASE' is unconnected for instance 'PLLE2_BASE_inst' [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/srcs/top.sv:85]
WARNING: [Synth 8-7023] instance 'PLLE2_BASE_inst' of module 'PLLE2_BASE' has 12 connections declared, but only 8 given [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/srcs/top.sv:85]
INFO: [Synth 8-6157] synthesizing module 'soc_top' [/home/uetlhr/Documents/UETRV-PCore/rtl/soc_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'core_top' [/home/uetlhr/Documents/UETRV-PCore/rtl/core/core_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pipeline_top' [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/pipeline_top.sv:25]
INFO: [Synth 8-6157] synthesizing module 'fetch' [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/fetch.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/fetch.sv:19]
INFO: [Synth 8-6157] synthesizing module 'decode' [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/decode.sv:17]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/reg_file.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/reg_file.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'decode' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/decode.sv:17]
INFO: [Synth 8-6157] synthesizing module 'execute' [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/execute.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'execute' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/execute.sv:17]
INFO: [Synth 8-6157] synthesizing module 'lsu' [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/lsu.sv:19]
INFO: [Synth 8-226] default block is never used [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/lsu.sv:122]
INFO: [Synth 8-226] default block is never used [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/lsu.sv:141]
INFO: [Synth 8-6155] done synthesizing module 'lsu' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/lsu.sv:19]
INFO: [Synth 8-6157] synthesizing module 'csr' [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/csr.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/csr.sv:1182]
INFO: [Synth 8-155] case statement is not full and has no default [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/csr.sv:1209]
INFO: [Synth 8-6155] done synthesizing module 'csr' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/csr.sv:21]
INFO: [Synth 8-6157] synthesizing module 'writeback' [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/writeback.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'writeback' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/writeback.sv:17]
INFO: [Synth 8-6157] synthesizing module 'forward_stall' [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/forward_stall.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'forward_stall' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/forward_stall.sv:18]
INFO: [Synth 8-6157] synthesizing module 'muldiv' [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/muldiv.sv:17]
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/divider.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/divider.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'muldiv' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/muldiv.sv:17]
INFO: [Synth 8-6157] synthesizing module 'amo' [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/amo.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'amo' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/amo.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_top' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/pipeline_top.sv:25]
INFO: [Synth 8-6157] synthesizing module 'mmu' [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/mmu.sv:19]
INFO: [Synth 8-6157] synthesizing module 'itlb' [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/itlb.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'itlb' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/itlb.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dtlb' [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/dtlb.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'dtlb' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/dtlb.sv:17]
INFO: [Synth 8-6157] synthesizing module 'ptw' [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/ptw.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'ptw' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/ptw.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'mmu' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/mmu.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'core_top' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/core/core_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'dbus_interconnect' [/home/uetlhr/Documents/UETRV-PCore/rtl/interconnect/dbus_interconnect.sv:17]
INFO: [Synth 8-226] default block is never used [/home/uetlhr/Documents/UETRV-PCore/rtl/interconnect/dbus_interconnect.sv:100]
INFO: [Synth 8-226] default block is never used [/home/uetlhr/Documents/UETRV-PCore/rtl/interconnect/dbus_interconnect.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'dbus_interconnect' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/interconnect/dbus_interconnect.sv:17]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:20]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart_tx.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart_tx.sv:17]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart_rx.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart_rx.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:20]
INFO: [Synth 8-6157] synthesizing module 'uart_ns' [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart_ns/uart_ns.sv:18]
INFO: [Synth 8-6157] synthesizing module 'uart_ns_tx' [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart_ns/uart_ns_tx.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'uart_ns_tx' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart_ns/uart_ns_tx.sv:16]
INFO: [Synth 8-6157] synthesizing module 'uart_ns_rx' [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart_ns/uart_ns_rx.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'uart_ns_rx' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart_ns/uart_ns_rx.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'uart_ns' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart_ns/uart_ns.sv:18]
INFO: [Synth 8-6157] synthesizing module 'clint' [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/clint/clint.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'clint' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/clint/clint.sv:19]
INFO: [Synth 8-6157] synthesizing module 'plic_top' [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/plic/plic_top.sv:16]
INFO: [Synth 8-6157] synthesizing module 'plic_target' [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/plic/plic_target.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'plic_target' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/plic/plic_target.sv:17]
INFO: [Synth 8-6157] synthesizing module 'plic_gateway' [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/plic/plic_gateway.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'plic_gateway' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/plic/plic_gateway.sv:17]
INFO: [Synth 8-6157] synthesizing module 'plic_regs' [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/plic/plic_regs.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/plic/plic_regs.sv:115]
INFO: [Synth 8-6155] done synthesizing module 'plic_regs' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/plic/plic_regs.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'plic_top' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/plic/plic_top.sv:16]
INFO: [Synth 8-6157] synthesizing module 'mem_top' [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/mem_top.sv:22]
INFO: [Synth 8-6157] synthesizing module 'bmem_interface' [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/bmem_interface.sv:17]
INFO: [Synth 8-6157] synthesizing module 'bmem' [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/bmem.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'bmem' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/bmem.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'bmem_interface' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/bmem_interface.sv:17]
INFO: [Synth 8-6157] synthesizing module 'icache_top' [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/icache/icache_top.sv:17]
INFO: [Synth 8-6157] synthesizing module 'icache_controller' [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/icache/icache_controller.sv:18]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/icache/icache_controller.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'icache_controller' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/icache/icache_controller.sv:18]
INFO: [Synth 8-6157] synthesizing module 'icache_datapath' [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/icache/icache_datapath.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/icache/icache_datapath.sv:60]
INFO: [Synth 8-226] default block is never used [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/icache/icache_datapath.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'icache_datapath' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/icache/icache_datapath.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'icache_top' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/icache/icache_top.sv:17]
INFO: [Synth 8-6157] synthesizing module 'wb_dcache_top' [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/wb_dcache/wb_dcache_top.sv:17]
INFO: [Synth 8-6157] synthesizing module 'wb_dcache_controller' [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/wb_dcache/wb_dcache_controller.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/wb_dcache/wb_dcache_controller.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'wb_dcache_controller' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/wb_dcache/wb_dcache_controller.sv:17]
INFO: [Synth 8-6157] synthesizing module 'wb_dcache_datapath' [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/wb_dcache/wb_dcache_datapath.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/wb_dcache/wb_dcache_datapath.sv:84]
INFO: [Synth 8-226] default block is never used [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/wb_dcache/wb_dcache_datapath.sv:84]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/wb_dcache/wb_dcache_datapath.sv:104]
INFO: [Synth 8-6155] done synthesizing module 'wb_dcache_datapath' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/wb_dcache/wb_dcache_datapath.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'wb_dcache_top' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/wb_dcache/wb_dcache_top.sv:17]
INFO: [Synth 8-226] default block is never used [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/mem_top.sv:233]
INFO: [Synth 8-6155] done synthesizing module 'mem_top' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/memory/mem_top.sv:22]
INFO: [Synth 8-6157] synthesizing module 'spi_top' [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/spi/spi_top.sv:20]
INFO: [Synth 8-6157] synthesizing module 'spi_controller' [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/spi/spi_controller.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'spi_controller' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/spi/spi_controller.sv:19]
INFO: [Synth 8-6157] synthesizing module 'spi_datapath' [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/spi/spi_datapath.sv:19]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo' [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/spi/spi_fifo.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/spi/spi_fifo.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'spi_datapath' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/spi/spi_datapath.sv:19]
INFO: [Synth 8-6157] synthesizing module 'spi_regs' [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/spi/spi_regs.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'spi_regs' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/spi/spi_regs.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'spi_top' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/spi/spi_top.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'soc_top' (0#1) [/home/uetlhr/Documents/UETRV-PCore/rtl/soc_top.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'irq_ext_i' does not match port width (1) of module 'soc_top' [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/srcs/top.sv:133]
WARNING: [Synth 8-689] width (32) of port connection 'irq_soft_i' does not match port width (1) of module 'soc_top' [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/srcs/top.sv:134]
INFO: [Synth 8-6157] synthesizing module 'nexys_shell' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/synth/nexys_shell.v:12]
INFO: [Synth 8-638] synthesizing module 'nexys_shell_axi_bram_ctrl_0_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_axi_bram_ctrl_0_0/synth/nexys_shell_axi_bram_ctrl_0_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 16384 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31357' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_axi_bram_ctrl_0_0/synth/nexys_shell_axi_bram_ctrl_0_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-3919] null assignment ignored [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24126]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at '/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27823' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27823]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27823]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:66487' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:66487]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:66487]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:110336' bound to instance 'XORCY_I' of component 'XORCY' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:110336]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:110336]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836' bound to instance 'FDRE_I' of component 'FDRE' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:66487' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:110336' bound to instance 'XORCY_I' of component 'XORCY' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836' bound to instance 'FDRE_I' of component 'FDRE' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:66487' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:110336' bound to instance 'XORCY_I' of component 'XORCY' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836' bound to instance 'FDRE_I' of component 'FDRE' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:66487' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:110336' bound to instance 'XORCY_I' of component 'XORCY' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:27836' bound to instance 'FDRE_I' of component 'FDRE' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105998' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105998]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105998]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30020]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-256] done synthesizing module 'nexys_shell_axi_bram_ctrl_0_0' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_axi_bram_ctrl_0_0/synth/nexys_shell_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'nexys_shell_blk_mem_gen_0_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_blk_mem_gen_0_0/synth/nexys_shell_blk_mem_gen_0_0.vhd:72]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at '/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ipshared/25a8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_blk_mem_gen_0_0/synth/nexys_shell_blk_mem_gen_0_0.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'nexys_shell_blk_mem_gen_0_0' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_blk_mem_gen_0_0/synth/nexys_shell_blk_mem_gen_0_0.vhd:72]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'nexys_shell_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/synth/nexys_shell.v:328]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'nexys_shell_blk_mem_gen_0_0' has 8 connections declared, but only 7 given [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/synth/nexys_shell.v:328]
INFO: [Synth 8-6157] synthesizing module 'nexys_shell_mig_7series_0_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'nexys_shell_mig_7series_0_0_mig' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:74]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_tempmon' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'XADC' [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:110146]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:110146]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_tempmon' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_iodelay_ctrl' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: NEXYS_SHELL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:57299]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:57299]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_iodelay_ctrl' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_clk_ibuf' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_clk_ibuf' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_infrastructure' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter CLKFBOUT_MULT bound to: 13 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 14 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter MEM_TYPE bound to: DDR2 - type: string 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 14.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 12.304000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 28.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:89396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 13 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: double 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: double 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:89396]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1318]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1318]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_infrastructure' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_memc_ui_top_axi' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: NEXYS_SHELL_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mem_intfc' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mc' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_mach' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_cntrl' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:106148]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:106148]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:509]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_cntrl' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_common' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_common' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_mach' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_mach' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_compare' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_compare' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_common' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_common' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_mux' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_row_col' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_row_col' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_select' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_select' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_mux' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_mach' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
WARNING: [Synth 8-7071] port 'idle' of module 'mig_7series_v4_2_bank_mach' is unconnected for instance 'bank_mach0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
WARNING: [Synth 8-7023] instance 'bank_mach0' of module 'mig_7series_v4_2_bank_mach' has 74 connections declared, but only 73 given [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_col_mach' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:98065]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:98065]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_col_mach' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mc' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_top' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:71220]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:71220]
INFO: [Synth 8-6157] synthesizing module 'OBUFT' [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:71571]
INFO: [Synth 8-6155] done synthesizing module 'OBUFT' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:71571]
INFO: [Synth 8-6157] synthesizing module 'IOBUF_INTERMDISABLE' [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:60376]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF_INTERMDISABLE' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:60376]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_INTERMDISABLE' [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59952]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_INTERMDISABLE' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59952]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_1' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_2' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-155] case statement is not full and has no default [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:110]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_IN_PHY' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:89082]
INFO: [Synth 8-6155] done synthesizing module 'IN_FIFO' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59666]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:89219]
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO' (0#1) [/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:75470]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-7071] port 'of_data_a_full' of module 'mig_7series_v4_2_ddr_mc_phy' is unconnected for instance 'u_ddr_mc_phy' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-7023] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_2_ddr_mc_phy' has 89 connections declared, but only 88 given [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-689] width (2) of port connection 'fine_adjust_lane_cnt' does not match port width (1) of module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1963]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-155] case statement is not full and has no default [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2746]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'rd_addr' is not inferred as ram due to incorrect usage [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:203]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'mem_out' is not inferred as ram due to incorrect usage [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:205]
INFO: [Synth 8-226] default block is never used [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5303]
WARNING: [Synth 8-7071] port 'complex_oclk_prech_req' of module 'mig_7series_v4_2_ddr_phy_init' is unconnected for instance 'u_ddr_phy_init' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
WARNING: [Synth 8-7023] instance 'u_ddr_phy_init' of module 'mig_7series_v4_2_ddr_phy_init' has 131 connections declared, but only 130 given [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
INFO: [Synth 8-155] case statement is not full and has no default [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1130]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_calib_top' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
INFO: [Synth 8-155] case statement is not full and has no default [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:315]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_poc' does not match port width (1024) of module 'mig_7series_v4_2_memc_ui_top_axi' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:1278]
WARNING: [Synth 8-7071] port 'ui_clk_sync_rst' of module 'nexys_shell_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/synth/nexys_shell.v:336]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'nexys_shell_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/synth/nexys_shell.v:336]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'nexys_shell_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/synth/nexys_shell.v:336]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'nexys_shell_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/synth/nexys_shell.v:336]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'nexys_shell_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/synth/nexys_shell.v:336]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'nexys_shell_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/synth/nexys_shell.v:336]
WARNING: [Synth 8-7071] port 'init_calib_complete' of module 'nexys_shell_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/synth/nexys_shell.v:336]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'nexys_shell_mig_7series_0_0' has 61 connections declared, but only 54 given [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/synth/nexys_shell.v:336]
INFO: [Synth 8-638] synthesizing module 'nexys_shell_proc_sys_reset_0_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0/synth/nexys_shell_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0/synth/nexys_shell_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105982' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'nexys_shell_proc_sys_reset_0_0' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0/synth/nexys_shell_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'nexys_shell_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/synth/nexys_shell.v:391]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'nexys_shell_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/synth/nexys_shell.v:391]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'nexys_shell_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/synth/nexys_shell.v:391]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'nexys_shell_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/synth/nexys_shell.v:391]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'nexys_shell_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/synth/nexys_shell.v:391]
INFO: [Synth 8-638] synthesizing module 'bd_4cab_psr0_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_4cab_psr0_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_4cab_psr0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/uetlhr/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105982' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_4cab_psr0_0' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_4cab_psr0_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_4cab_psr0_0' is unconnected for instance 'psr0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/synth/bd_4cab.v:1416]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_4cab_psr0_0' is unconnected for instance 'psr0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/synth/bd_4cab.v:1416]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_4cab_psr0_0' is unconnected for instance 'psr0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/synth/bd_4cab.v:1416]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_4cab_psr0_0' is unconnected for instance 'psr0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/synth/bd_4cab.v:1416]
WARNING: [Synth 8-7023] instance 'psr0' of module 'bd_4cab_psr0_0' has 10 connections declared, but only 6 given [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/synth/bd_4cab.v:1416]
INFO: [Synth 8-638] synthesizing module 'bd_4cab_psr_aclk_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_4cab_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_4cab_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_4cab_psr_aclk_0' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_4cab_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_4cab_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/synth/bd_4cab.v:1423]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_4cab_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/synth/bd_4cab.v:1423]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_4cab_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/synth/bd_4cab.v:1423]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_4cab_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/synth/bd_4cab.v:1423]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_4cab_psr_aclk_0' has 10 connections declared, but only 6 given [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/synth/bd_4cab.v:1423]
INFO: [Synth 8-638] synthesizing module 'bd_4cab_psr_aclk1_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_4cab_psr_aclk1_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/uetlhr/Documents/UETRV-PCore/bd/nexys_shell/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_4cab_psr_aclk1_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_4cab_psr_aclk1_0' (0#1) [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_4cab_psr_aclk1_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_4cab_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/synth/bd_4cab.v:1430]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_4cab_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/synth/bd_4cab.v:1430]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_4cab_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/synth/bd_4cab.v:1430]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_4cab_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/synth/bd_4cab.v:1430]
WARNING: [Synth 8-7023] instance 'psr_aclk1' of module 'bd_4cab_psr_aclk1_0' has 10 connections declared, but only 6 given [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/synth/bd_4cab.v:1430]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_4cab_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/synth/bd_4cab.v:3301]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_4cab_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/synth/bd_4cab.v:3301]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_4cab_s00tr_0' has 82 connections declared, but only 80 given [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/synth/bd_4cab.v:3301]
WARNING: [Synth 8-7071] port 'M00_AXI_awqos' of module 'nexys_shell_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/synth/nexys_shell.v:398]
WARNING: [Synth 8-7071] port 'M00_AXI_arqos' of module 'nexys_shell_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/synth/nexys_shell.v:398]
WARNING: [Synth 8-7023] instance 'smartconnect_0' of module 'nexys_shell_smartconnect_0_0' has 102 connections declared, but only 100 given [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/synth/nexys_shell.v:398]
INFO: [Synth 8-226] default block is never used [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/srcs/top.sv:371]
WARNING: [Synth 8-3848] Net ms_mode_ecall_req in module/entity csr does not have driver. [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/csr.sv:183]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register amo_buffer_addr_ff_reg in module amo. [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/amo.sv:120]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register amo_reserve_ff_reg in module amo. [/home/uetlhr/Documents/UETRV-PCore/rtl/core/pipeline/amo.sv:119]
WARNING: [Synth 8-5858] RAM tlb_array_next_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  tlb_array_next_reg 
WARNING: [Synth 8-5858] RAM tlb_array_ff_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  tlb_array_ff_reg 
WARNING: [Synth 8-5858] RAM tlb_array_next_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  tlb_array_next_reg 
WARNING: [Synth 8-5858] RAM tlb_array_ff_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  tlb_array_ff_reg 
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1024] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1023] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1022] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1021] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1020] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1019] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1018] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1017] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1016] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1015] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1014] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1013] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1012] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1011] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1010] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1009] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1008] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1007] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1006] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1005] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1004] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1003] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1002] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1001] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[1000] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[999] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[998] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[997] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[996] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[995] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[994] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[993] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[992] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[991] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[990] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[989] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[988] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[987] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[986] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[985] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[984] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[983] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[982] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[981] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[980] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[979] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[978] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[977] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[976] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[975] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[974] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[973] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[972] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[971] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[970] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[969] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[968] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[967] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[966] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[965] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[964] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[963] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[962] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[961] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[960] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[959] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[958] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[957] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[956] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[955] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[954] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[953] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[952] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[951] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[950] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[949] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[948] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[947] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[946] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[945] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[944] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[943] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[942] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[941] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[940] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[939] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[938] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[937] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[936] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[935] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[934] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[933] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[932] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[931] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[930] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[929] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[928] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[927] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[926] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
WARNING: [Synth 8-6014] Unused sequential element rx_fifo_reg[925] was removed.  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/uart/uart.sv:373]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5858] RAM icache_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  icache_reg 
WARNING: [Synth 8-5858] RAM cache_tag_ram_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  cache_tag_ram_reg 
WARNING: [Synth 8-3936] Found unconnected internal register 'spi_slave_sel_reg' and it is trimmed from '2' to '1' bits. [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/spi/spi_controller.sv:249]
WARNING: [Synth 8-7137] Register spi_clk_reg in module spi_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/spi/spi_controller.sv:211]
WARNING: [Synth 8-7137] Register spi_slave_sel_reg in module spi_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/uetlhr/Documents/UETRV-PCore/rtl/peripherals/spi/spi_controller.sv:249]
WARNING: [Synth 8-3848] Net uart_ns_rxd_i in module/entity soc_top does not have driver. [/home/uetlhr/Documents/UETRV-PCore/rtl/soc_top.sv:95]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:144]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_2_round_robin_arb__parameterized0 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '13' bits. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:251]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_2_arb_select does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:396]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_2_ddr_mc_phy_wrapper does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:227]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_2_ddr_phy_dqs_found_cal_hr does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:131]
WARNING: [Synth 8-5856] 3D RAM dlyval_dq_reg_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  dlyval_dq_reg_r_reg 
WARNING: [Synth 8-5856] 3D RAM idelay_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  idelay_tap_cnt_r_reg 
WARNING: [Synth 8-5856] 3D RAM rdlvl_dqs_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  rdlvl_dqs_tap_cnt_r_reg 
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_2_ddr_phy_init does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:276]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_2_ddr_phy_wrcal does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:155]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net fine_delay_incdec_pb in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:341]
WARNING: [Synth 8-3848] Net fine_delay_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:342]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net done_dqs_tap_inc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:587]
WARNING: [Synth 8-3848] Net complex_victim_inc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:592]
WARNING: [Synth 8-3848] Net rd_victim_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:588]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:616]
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity mig_7series_v4_2_axi_mc_w_channel does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v:96]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:555]
WARNING: [Synth 8-3848] Net app_correct_en_i in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:500]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awvalid in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:696]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awaddr in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:698]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wvalid in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:700]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wdata in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:702]
WARNING: [Synth 8-3848] Net s_axi_ctrl_bready in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:705]
WARNING: [Synth 8-3848] Net s_axi_ctrl_arvalid in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:708]
WARNING: [Synth 8-3848] Net s_axi_ctrl_araddr in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:710]
WARNING: [Synth 8-3848] Net s_axi_ctrl_rready in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:713]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:723]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:724]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity nexys_shell_mig_7series_0_0_mig does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig.v:727]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1HLQXK7 does not have driver. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/synth/bd_4cab.v:1391]
WARNING: [Synth 8-3848] Net m_axi_arlock in module/entity top does not have driver. [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/srcs/top.sv:146]
WARNING: [Synth 8-3848] Net m_axi_awlock in module/entity top does not have driver. [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/srcs/top.sv:158]
WARNING: [Synth 8-3848] Net PWRDWN in module/entity top does not have driver. [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/srcs/top.sv:94]
WARNING: [Synth 8-3848] Net m_axi_bid in module/entity top does not have driver. [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/srcs/top.sv:165]
WARNING: [Synth 8-3848] Net m_axi_rid in module/entity top does not have driver. [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/srcs/top.sv:170]
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module wb2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bresp[0] in module wb2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module wb2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rresp[0] in module wb2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast in module wb2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_6_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_6_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_6_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_6_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_6_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_6_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_6_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_6_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module switchboards_imp_1INIP4H is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[0] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[160] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[159] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[158] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[157] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[156] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[155] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[154] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[153] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[152] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[151] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[150] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[149] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[148] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[147] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[146] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[145] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[144] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[143] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[142] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[141] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[140] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[139] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[138] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[137] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[136] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[135] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[134] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[133] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[132] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[131] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[130] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[129] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[128] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[127] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[126] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[125] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[124] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[123] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[122] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[121] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[120] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[119] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[118] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[117] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[116] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[115] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[114] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[113] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[112] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[111] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[110] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[109] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[108] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[107] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[106] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[105] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[104] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[103] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[102] in module xpm_memory_base__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[101] in module xpm_memory_base__parameterized14 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3117.207 ; gain = 391.516 ; free physical = 149758 ; free virtual = 305124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 3126.109 ; gain = 400.418 ; free physical = 149334 ; free virtual = 304707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 3126.109 ; gain = 400.418 ; free physical = 149334 ; free virtual = 304707
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3129.078 ; gain = 0.000 ; free physical = 148675 ; free virtual = 304056
INFO: [Netlist 29-17] Analyzing 165 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_1/bd_4cab_psr0_0_board.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_1/bd_4cab_psr0_0_board.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_1/bd_4cab_psr0_0.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_1/bd_4cab_psr0_0.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_2/bd_4cab_psr_aclk_0_board.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_2/bd_4cab_psr_aclk_0_board.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_2/bd_4cab_psr_aclk_0.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_2/bd_4cab_psr_aclk_0.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_3/bd_4cab_psr_aclk1_0_board.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_3/bd_4cab_psr_aclk1_0_board.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_3/bd_4cab_psr_aclk1_0.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_3/bd_4cab_psr_aclk1_0.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc] for cell 'nexys_shell_i/mig_7series_0'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc:334]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc:341]
Finished Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc] for cell 'nexys_shell_i/mig_7series_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0/nexys_shell_proc_sys_reset_0_0_board.xdc] for cell 'nexys_shell_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0/nexys_shell_proc_sys_reset_0_0_board.xdc] for cell 'nexys_shell_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0/nexys_shell_proc_sys_reset_0_0.xdc] for cell 'nexys_shell_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0/nexys_shell_proc_sys_reset_0_0.xdc] for cell 'nexys_shell_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/constrs/1-clock.xdc]
Finished Parsing XDC File [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/constrs/1-clock.xdc]
Parsing XDC File [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/constrs/2-pins.xdc]
Finished Parsing XDC File [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/constrs/2-pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/constrs/2-pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/constrs/3-bitstream.xdc]
Finished Parsing XDC File [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/constrs/3-bitstream.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/constrs/3-bitstream.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/fpga-nexys-a7.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/fpga-nexys-a7.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/fpga-nexys-a7.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3661.664 ; gain = 64.875 ; free physical = 148300 ; free virtual = 303695
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/uetlhr/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 76 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3661.664 ; gain = 0.000 ; free physical = 148285 ; free virtual = 303680
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  FDR => FDRE: 49 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  MUXCY_L => MUXCY: 4 instances
  PLLE2_BASE => PLLE2_ADV: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 28 instances
  SRL16 => SRL16E: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3661.664 ; gain = 0.000 ; free physical = 148286 ; free virtual = 303681
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:43 ; elapsed = 00:01:27 . Memory (MB): peak = 3661.664 ; gain = 935.973 ; free physical = 149009 ; free virtual = 304405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:43 ; elapsed = 00:01:27 . Memory (MB): peak = 3661.664 ; gain = 935.973 ; free physical = 149009 ; free virtual = 304405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_n[0]. (constraint file  /home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_p[0]. (constraint file  /home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc, line 28).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/proc_sys_reset_0/U0. (constraint file  /home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/fpga-nexys-a7.runs/synth_1/dont_touch.xdc, line 201).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addra_to_rd_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_async_clocks.inst_cdc_addrb_to_wr_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:01:28 . Memory (MB): peak = 3661.664 ; gain = 935.973 ; free physical = 149002 ; free virtual = 304398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:01:50 ; elapsed = 00:01:35 . Memory (MB): peak = 3661.664 ; gain = 935.973 ; free physical = 147394 ; free virtual = 302802
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Over 50% of partitions are impacted by design changes. Reverting to default synthesis
WARNING: [Synth 8-6702] IncrSynth : Reverting to default synthesis
nexys_shell_mig_7series_0_0_mig__GC0mig_7series_v4_2_ddr_phy_top__GC0mig_7series_v4_2_ddr_mc_phy_wrapper__GC0mig_7series_v4_2_ddr_mc_phy__GC0mig_7series_v4_2_ddr_byte_lane__parameterized2__GC0mig_7series_v4_2_mcsoc_top__GB1soc_top__GB0---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:02:05 ; elapsed = 00:01:50 . Memory (MB): peak = 3661.664 ; gain = 935.973 ; free physical = 145306 ; free virtual = 300713
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'amo'
INFO: [Synth 8-802] inferred FSM for state register 'ptw_state_ff_reg' in module 'ptw'
INFO: [Synth 8-802] inferred FSM for state register 'state_ff_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_ff_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_ff_reg' in module 'uart_ns_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_ff_reg' in module 'uart_ns_rx'
INFO: [Synth 8-802] inferred FSM for state register 'icache_state_ff_reg' in module 'icache_controller'
INFO: [Synth 8-802] inferred FSM for state register 'dcache_state_ff_reg' in module 'wb_dcache_controller'
INFO: [Synth 8-802] inferred FSM for state register 'cache_arbiter_state_ff_reg' in module 'mem_top'
INFO: [Synth 8-802] inferred FSM for state register 'mem_arbiter_state_ff_reg' in module 'mem_top'
INFO: [Synth 8-802] inferred FSM for state register 'state_ff_reg' in module 'spi_controller'
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'xadc_supplied_temperature.tempmon_state_reg' in module 'mig_7series_v4_2_tempmon'
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr'
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
INFO: [Synth 8-802] inferred FSM for state register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mig_7series_v4_2_axi_mc_r_channel'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_10_decerr_slave'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                AMO_IDLE |                              000 |                              000
                AMO_LOAD |                              001 |                              001
                  AMO_OP |                              010 |                              010
                  AMO_ST |                              011 |                              011
                AMO_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'amo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                PTW_IDLE |                               00 |                              000
         PTW_PROCESS_PTE |                               01 |                              010
            PTW_PAGE_ERR |                               10 |                              100
       PTW_LEVEL_TWO_REQ |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ptw_state_ff_reg' using encoding 'sequential' in module 'ptw'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            UART_TX_IDLE |                               00 |                               00
           UART_TX_START |                               01 |                               01
            UART_TX_DATA |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_ff_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            UART_RX_IDLE |                               00 |                               00
           UART_RX_START |                               01 |                               01
            UART_RX_DATA |                               10 |                               10
            UART_RX_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_ff_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            UART_TX_IDLE |                               00 |                               00
           UART_TX_START |                               01 |                               01
            UART_TX_DATA |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_ff_reg' using encoding 'sequential' in module 'uart_ns_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            UART_RX_IDLE |                               00 |                               00
           UART_RX_START |                               01 |                               01
            UART_RX_DATA |                               10 |                               10
            UART_RX_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_ff_reg' using encoding 'sequential' in module 'uart_ns_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             ICACHE_IDLE |                                0 | 00000000000000000000000000000000
      ICACHE_READ_MEMORY |                                1 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'icache_state_ff_reg' using encoding 'sequential' in module 'icache_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             DCACHE_IDLE |                              000 |                              000
            DCACHE_WRITE |                              001 |                              010
             DCACHE_READ |                              010 |                              001
       DCACHE_WRITE_BACK |                              011 |                              100
            DCACHE_FLUSH |                              100 |                              101
       DCACHE_FLUSH_DONE |                              101 |                              110
         DCACHE_ALLOCATE |                              110 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dcache_state_ff_reg' using encoding 'sequential' in module 'wb_dcache_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     DCACHE_ARBITER_IDLE |                               00 |                               00
      DCACHE_ARBITER_LSU |                               01 |                               01
      DCACHE_ARBITER_MMU |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_arbiter_state_ff_reg' using encoding 'sequential' in module 'mem_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        MEM_ARBITER_IDLE |                               00 |                               00
      MEM_ARBITER_DCACHE |                               01 |                               01
      MEM_ARBITER_ICACHE |                               10 |                               10
        MEM_ARBITER_KILL |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mem_arbiter_state_ff_reg' using encoding 'sequential' in module 'mem_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             SPI_ST_IDLE |                           000001 |                              000
        SPI_ST_LOAD_DATA |                           100000 |                              001
             SPI_ST_WAIT |                           010000 |                              010
            SPI_ST_TRANS |                           001000 |                              011
         SPI_ST_INTERVAL |                           000010 |                              101
       SPI_ST_TURNAROUND |                           000100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_ff_reg' using encoding 'one-hot' in module 'spi_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INIT_IDLE |                             0001 |                              000
       REQUEST_READ_TEMP |                             1000 |                              001
           WAIT_FOR_READ |                             0100 |                              010
                    READ |                             0010 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xadc_supplied_temperature.tempmon_state_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE | 00000000000000000000000000010000000 |                           000000
   CAL1_MPR_NEW_DQS_WAIT | 00000000000000000000000001000000000 |                           011101
     CAL1_MPR_PAT_DETECT | 00000000000000000000000010000000000 |                           011111
         CAL1_VALID_WAIT | 10000000000000000000000000000000000 |                           011110
       CAL1_NEW_DQS_WAIT | 00000000000000000000010000000000000 |                           000001
   CAL1_STORE_FIRST_WAIT | 00000000000000000010000000000000000 |                           000010
         CAL1_PAT_DETECT | 00000000000000100000000000000000000 |                           000011
    CAL1_DQ_IDEL_TAP_INC | 00000000000000000000000000000000100 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT | 00000000000000000000000000000001000 |                           000101
        CAL1_DETECT_EDGE | 00000000000001000000000000000000000 |                           001000
          CAL1_CALC_IDEL | 00000100000000000000000000000000000 |                           001011
        CAL1_CENTER_WAIT | 00000000000000000000000000000000001 |                           100010
       CAL1_IDEL_DEC_CPT | 00000000000000000000000000000000010 |                           001100
    CAL1_DQ_IDEL_TAP_DEC | 00000000000000000001000000000000000 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT | 00100000000000000000000000000000000 |                           000111
           CAL1_NEXT_DQS | 00000000000000000000000000000010000 |                           001110
          CAL1_REGL_LOAD | 00000000000000000000000000001000000 |                           011011
               CAL1_DONE | 00000000000000000000000000000100000 |                           001111
    CAL1_NEW_DQS_PREWAIT | 00000000000000000000000000100000000 |                           100000
  CAL1_IDEL_DEC_CPT_WAIT | 00000000000000000000100000000000000 |                           001101
 CAL1_RD_STOP_FOR_PI_INC | 00000000000000000000000100000000000 |                           100001
       CAL1_IDEL_INC_CPT | 00000000000000000000001000000000000 |                           001001
  CAL1_IDEL_INC_CPT_WAIT | 00010000000000000000000000000000000 |                           001010
          CAL1_RDLVL_ERR | 00000000000010000000000000000000000 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                      00000000001 |                      00000000001
                    INIT |                      00000000010 |                      00000000010
                 NEUTRAL |                      00001000000 |                      00001000000
                 ONE_DEC |                      00010000000 |                      00010000000
                 TWO_DEC |                      00100000000 |                      00100000000
               THREE_DEC |                      01000000000 |                      01000000000
                FOUR_DEC |                      10000000000 |                      10000000000
                 ONE_INC |                      00000100000 |                      00000100000
                 TWO_INC |                      00000010000 |                      00000010000
               THREE_INC |                      00000001000 |                      00000001000
                FOUR_INC |                      00000000100 |                      00000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               11 |                               10
                     ONE |                               01 |                               11
                     TWO |                               00 |                               01
                  iSTATE |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mig_7series_v4_2_axi_mc_r_channel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_10_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:24 ; elapsed = 00:02:13 . Memory (MB): peak = 3661.664 ; gain = 935.973 ; free physical = 144664 ; free virtual = 300130
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Change is too high


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 8     
	   3 Input   32 Bit       Adders := 3     
	   2 Input   27 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 16    
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 29    
	   3 Input    8 Bit       Adders := 2     
	   4 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 190   
	   3 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 54    
	   3 Input    5 Bit       Adders := 4     
	   4 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 72    
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 27    
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 54    
	   3 Input    2 Bit       Adders := 4     
	   4 Input    2 Bit       Adders := 5     
	   5 Input    2 Bit       Adders := 1     
	   8 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 5     
	   3 Input    1 Bit       Adders := 6     
	   4 Input    1 Bit       Adders := 1     
	   5 Input    1 Bit       Adders := 1     
	   6 Input    1 Bit       Adders := 1     
	   7 Input    1 Bit       Adders := 1     
	   8 Input    1 Bit       Adders := 1     
	   9 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      6 Bit         XORs := 14    
	   2 Input      1 Bit         XORs := 313   
+---Registers : 
	             2178 Bit    Registers := 46    
	              512 Bit    Registers := 2     
	              224 Bit    Registers := 1     
	              180 Bit    Registers := 1     
	              179 Bit    Registers := 1     
	              165 Bit    Registers := 1     
	              161 Bit    Registers := 3     
	              157 Bit    Registers := 4     
	              148 Bit    Registers := 1     
	              147 Bit    Registers := 4     
	              144 Bit    Registers := 1     
	              139 Bit    Registers := 6     
	              128 Bit    Registers := 22    
	               88 Bit    Registers := 1     
	               80 Bit    Registers := 3     
	               64 Bit    Registers := 7     
	               52 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 91    
	               30 Bit    Registers := 3     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 6     
	               24 Bit    Registers := 32    
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 21    
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 3     
	               18 Bit    Registers := 5     
	               16 Bit    Registers := 22    
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 9     
	               12 Bit    Registers := 36    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 45    
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 356   
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 189   
	                5 Bit    Registers := 75    
	                4 Bit    Registers := 137   
	                3 Bit    Registers := 122   
	                2 Bit    Registers := 139   
	                1 Bit    Registers := 2749  
+---RAMs : 
	               2K Bit	(16 X 128 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 23    
	   2 Input  512 Bit        Muxes := 2     
	   2 Input  161 Bit        Muxes := 2     
	   2 Input  147 Bit        Muxes := 2     
	   2 Input  139 Bit        Muxes := 4     
	   4 Input  128 Bit        Muxes := 5     
	   2 Input  128 Bit        Muxes := 26    
	   2 Input  127 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 6     
	   2 Input   64 Bit        Muxes := 8     
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 2     
	  24 Input   35 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 20    
	   2 Input   34 Bit        Muxes := 8     
	   4 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 5     
	   3 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 117   
	   3 Input   32 Bit        Muxes := 11    
	   8 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 17    
	  33 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 2     
	  17 Input   32 Bit        Muxes := 1     
	  11 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 13    
	   4 Input   30 Bit        Muxes := 4     
	   2 Input   27 Bit        Muxes := 11    
	   2 Input   24 Bit        Muxes := 48    
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 5     
	   4 Input   22 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 9     
	   2 Input   16 Bit        Muxes := 23    
	   4 Input   16 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 2     
	   5 Input   14 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 5     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 7     
	   8 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 9     
	   4 Input   12 Bit        Muxes := 1     
	  12 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 10    
	   2 Input    9 Bit        Muxes := 19    
	   4 Input    9 Bit        Muxes := 8     
	   4 Input    8 Bit        Muxes := 12    
	   7 Input    8 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 214   
	   5 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	  17 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 30    
	   3 Input    7 Bit        Muxes := 4     
	   4 Input    7 Bit        Muxes := 11    
	   7 Input    7 Bit        Muxes := 1     
	  36 Input    6 Bit        Muxes := 1     
	  20 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 95    
	   4 Input    6 Bit        Muxes := 6     
	   5 Input    6 Bit        Muxes := 4     
	  16 Input    6 Bit        Muxes := 1     
	  24 Input    6 Bit        Muxes := 5     
	   3 Input    6 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 52    
	   8 Input    5 Bit        Muxes := 2     
	  24 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 6     
	   6 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 133   
	   6 Input    4 Bit        Muxes := 2     
	  13 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 7     
	  10 Input    4 Bit        Muxes := 2     
	  27 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 4     
	  32 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 4     
	  20 Input    3 Bit        Muxes := 1     
	  21 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 98    
	   8 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 20    
	  11 Input    3 Bit        Muxes := 15    
	   6 Input    3 Bit        Muxes := 5     
	  17 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 249   
	   4 Input    2 Bit        Muxes := 18    
	  13 Input    2 Bit        Muxes := 2     
	  22 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 12    
	  14 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 9     
	  12 Input    2 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 5     
	  24 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1474  
	   3 Input    1 Bit        Muxes := 51    
	   4 Input    1 Bit        Muxes := 346   
	  10 Input    1 Bit        Muxes := 87    
	   6 Input    1 Bit        Muxes := 168   
	   7 Input    1 Bit        Muxes := 80    
	   8 Input    1 Bit        Muxes := 6     
	  12 Input    1 Bit        Muxes := 19    
	  13 Input    1 Bit        Muxes := 5     
	  20 Input    1 Bit        Muxes := 2     
	  14 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 67    
	  19 Input    1 Bit        Muxes := 1     
	  15 Input    1 Bit        Muxes := 2     
	  30 Input    1 Bit        Muxes := 1     
	  36 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 20    
	  17 Input    1 Bit        Muxes := 12    
	  16 Input    1 Bit        Muxes := 21    
	  24 Input    1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module nexys_shell_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module nexys_shell_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module nexys_shell_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module nexys_shell_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module nexys_shell_axi_bram_ctrl_0_0.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-5546] ROM "csr_satp_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sstatus_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mstatus_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_wr_exc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_medeleg_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcycle_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcountinhibit_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcycleh_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_minstret_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_minstreth_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcounteren_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mip_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sip_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mideleg_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mie_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sie_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mtvec_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mscratch_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mepc_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sepc_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcause_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mtval_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sscratch_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_stvec_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_stval_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_scounteren_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_satp_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sstatus_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mstatus_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_wr_exc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_medeleg_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcycle_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcountinhibit_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcycleh_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_minstret_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_minstreth_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcounteren_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mip_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sip_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mideleg_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mie_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sie_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mtvec_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mscratch_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mepc_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sepc_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mcause_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_mtval_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_sscratch_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_stvec_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_stval_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_scounteren_wr_flag" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP alu_m_result_next0, operation Mode is: A*B.
DSP Report: operator alu_m_result_next0 is absorbed into DSP alu_m_result_next0.
DSP Report: operator alu_m_result_next0 is absorbed into DSP alu_m_result_next0.
DSP Report: Generating DSP alu_m_result_next0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator alu_m_result_next0 is absorbed into DSP alu_m_result_next0.
DSP Report: operator alu_m_result_next0 is absorbed into DSP alu_m_result_next0.
DSP Report: Generating DSP alu_m_result_next0, operation Mode is: A*B.
DSP Report: operator alu_m_result_next0 is absorbed into DSP alu_m_result_next0.
DSP Report: operator alu_m_result_next0 is absorbed into DSP alu_m_result_next0.
DSP Report: Generating DSP alu_m_result_next0, operation Mode is: C+A*B.
DSP Report: operator alu_m_result_next0 is absorbed into DSP alu_m_result_next0.
DSP Report: operator alu_m_result_next0 is absorbed into DSP alu_m_result_next0.
DSP Report: Generating DSP alu_m_result_next3, operation Mode is: A*B.
DSP Report: operator alu_m_result_next3 is absorbed into DSP alu_m_result_next3.
DSP Report: operator alu_m_result_next3 is absorbed into DSP alu_m_result_next3.
DSP Report: Generating DSP alu_m_result_next3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator alu_m_result_next3 is absorbed into DSP alu_m_result_next3.
DSP Report: operator alu_m_result_next3 is absorbed into DSP alu_m_result_next3.
DSP Report: Generating DSP alu_m_result_next3, operation Mode is: C+A*B.
DSP Report: operator alu_m_result_next3 is absorbed into DSP alu_m_result_next3.
DSP Report: operator alu_m_result_next3 is absorbed into DSP alu_m_result_next3.
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_ie" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_sdiv" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_ckmode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_csmode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_del0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_del1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_fmt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_csdef" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_csid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_txdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_txmark" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_rxmark" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_ie" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_sdiv" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_ckmode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_csmode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_del0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_del1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_fmt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_csdef" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_csid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_txdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_txmark" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_top_module/spi_regs_module/spi_sel_rxmark" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][21]' (FDR) to 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][1]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][22]' (FDR) to 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][2]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][23]' (FDR) to 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][3]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][24]' (FDR) to 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][4]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][25]' (FDR) to 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][5]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][26]' (FDR) to 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][6]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][27]' (FDR) to 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][7]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][28]' (FDR) to 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][8]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][29]' (FDR) to 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][9]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][30]' (FDR) to 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][10]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][20]' (FDR) to 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][0]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[instr][31]' (FDR) to 'core_top_module/pipeline_top_module/exe2csr_data_pipe_ff_reg[csr_addr][11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\spi_top_module/spi_regs_module/reg_delay0_ff_reg[0] )
INFO: [Synth 8-3886] merging instance 'spi_top_module/spi_regs_module/reg_fmt_ff_reg[0]' (FDCE) to 'spi_top_module/spi_regs_module/reg_fmt_ff_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spi_top_module/spi_regs_module/reg_fmt_ff_reg[1] )
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[16]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[uart] )
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[16]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[17]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[17]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[18]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[18]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[19]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[19]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[21]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[21]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][0]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][8]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[22]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[22]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][1]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][8]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[23]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[23]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][2]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][8]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[24]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[24]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][3]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][8]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[25]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[25]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][4]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][8]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[26]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[26]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][5]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][8]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[27]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[27]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][6]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][8]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[28]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[28]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][7]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_satp_ff_reg[asid][8]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[29]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[29]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_top_module/pipeline_top_module /csr_module/\csr_satp_ff_reg[asid][8] )
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[30]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[30]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[15]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[warl6][3] )
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[15]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[14]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[warl6][2] )
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[14]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[13]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[warl6][1] )
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[13]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[12]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[warl6][0] )
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[12]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[11]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[11]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[10]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[warl5] )
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[10]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[9]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[9]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[8]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[warl4] )
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[8]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[7]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[7]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[6]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[warl3] )
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[6]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[5]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[5]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[4]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_scause_ff_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[warl2] )
INFO: [Synth 8-3886] merging instance 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[4]' (FDCE) to 'core_top_module/pipeline_top_module/csr_module/csr_mcause_ff_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[warl1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_top_module/pipeline_top_module /csr_module/\csr_stvec_ff_reg[mode][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_top_module/pipeline_top_module /csr_module/\csr_mtvec_ff_reg[mode][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_top_module/pipeline_top_module /csr_module/\csr_mip_ff_reg[warl0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_top_module/pipeline_top_module /csr_module/\csr_scause_ff_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_top_module/pipeline_top_module /csr_module/\csr_mcause_ff_reg[20] )
INFO: [Synth 8-3886] merging instance 'spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][12]' (FDR) to 'spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][29]'
INFO: [Synth 8-3886] merging instance 'spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][13]' (FDR) to 'spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][29]'
INFO: [Synth 8-3886] merging instance 'spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][14]' (FDR) to 'spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][29]'
INFO: [Synth 8-3886] merging instance 'spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][15]' (FDR) to 'spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][29]'
INFO: [Synth 8-3886] merging instance 'spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][24]' (FDR) to 'spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][29]'
INFO: [Synth 8-3886] merging instance 'spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][25]' (FDR) to 'spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][29]'
INFO: [Synth 8-3886] merging instance 'spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][26]' (FDR) to 'spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][29]'
INFO: [Synth 8-3886] merging instance 'spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][27]' (FDR) to 'spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][29]'
INFO: [Synth 8-3886] merging instance 'spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][28]' (FDR) to 'spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spi_top_module/spi_regs_module/spi2dbus_ff_reg[r_data][29] )
INFO: [Synth 8-5546] ROM "plic_regs_module/prio_reg_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "plic_regs_module/ie_reg_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "plic_regs_module/prio_th_reg_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "plic_regs_module/prio_reg_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "plic_regs_module/ie_reg_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "plic_regs_module/prio_th_reg_wr_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cache_word_read" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_word_read" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_word_read" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_word_read" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_word_read" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_word_read" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_word_read" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_word_read" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6851] RAM (wb_dcache_datapath_module/cache_data_ram_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (wb_dcache_datapath_module/cache_data_ram_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-3886] merging instance 'uart_ns_module/uart_reg_baud_ff_reg[0]' (FDCE) to 'uart_ns_module/uart_reg_lstatus_ff_reg[7]'
INFO: [Synth 8-3886] merging instance 'uart_ns_module/uart_reg_baud_ff_reg[7]' (FDCE) to 'uart_ns_module/uart_reg_lstatus_ff_reg[7]'
INFO: [Synth 8-3886] merging instance 'uart_ns_module/uart_reg_baud_ff_reg[1]' (FDCE) to 'uart_ns_module/uart_reg_lstatus_ff_reg[7]'
INFO: [Synth 8-3886] merging instance 'uart_ns_module/uart_reg_baud_ff_reg[2]' (FDCE) to 'uart_ns_module/uart_reg_lstatus_ff_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uart_ns_module/\uart_reg_baud_ff_reg[3] )
INFO: [Synth 8-3886] merging instance 'uart_ns_module/uart_reg_baud_ff_reg[4]' (FDCE) to 'uart_ns_module/uart_reg_lstatus_ff_reg[7]'
INFO: [Synth 8-3886] merging instance 'uart_ns_module/uart_reg_baud_ff_reg[5]' (FDCE) to 'uart_ns_module/uart_reg_lstatus_ff_reg[7]'
INFO: [Synth 8-3886] merging instance 'uart_ns_module/uart_reg_baud_ff_reg[6]' (FDCE) to 'uart_ns_module/uart_reg_lstatus_ff_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\rx_fifo_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\rx_fifo_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\rx_fifo_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\rx_fifo_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\rx_fifo_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\rx_fifo_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\rx_fifo_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\rx_fifo_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'uart_ns_module/uart_reg_lstatus_ff_reg[1]' (FDCE) to 'uart_ns_module/uart_reg_lstatus_ff_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\uart_reg_baud_ff_reg[1] )
INFO: [Synth 8-3886] merging instance 'uart_ns_module/uart_reg_lstatus_ff_reg[2]' (FDCE) to 'uart_ns_module/uart_reg_lstatus_ff_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\uart_reg_baud_ff_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\uart_reg_status_ff_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_ns_module/\uart_reg_lstatus_ff_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\uart_reg_baud_ff_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\uart_reg_status_ff_reg[3] )
INFO: [Synth 8-3886] merging instance 'uart_ns_module/uart_reg_lstatus_ff_reg[4]' (FDCE) to 'uart_ns_module/uart_reg_lstatus_ff_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (uart_module/\uart_reg_baud_ff_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\uart_reg_status_ff_reg[4] )
INFO: [Synth 8-3886] merging instance 'uart_ns_module/uart_reg_lstatus_ff_reg[5]' (FDCE) to 'uart_ns_module/uart_reg_lstatus_ff_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\uart_reg_baud_ff_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\uart_reg_status_ff_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\uart_reg_baud_ff_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\uart_reg_status_ff_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_ns_module/\uart_reg_lstatus_ff_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\uart_reg_baud_ff_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\uart_reg_status_ff_reg[7] )
INFO: [Synth 8-3886] merging instance 'uart_module/uart_reg_rxctrl_ff_reg[16]' (FDCE) to 'uart_module/uart_reg_rxctrl_ff_reg[17]'
INFO: [Synth 8-3886] merging instance 'uart_module/uart_reg_txctrl_ff_reg[16]' (FDCE) to 'uart_module/uart_reg_txctrl_ff_reg[17]'
INFO: [Synth 8-3886] merging instance 'uart_module/uart_reg_rxctrl_ff_reg[17]' (FDCE) to 'uart_module/uart_reg_rxctrl_ff_reg[18]'
INFO: [Synth 8-3886] merging instance 'uart_module/uart_reg_txctrl_ff_reg[17]' (FDCE) to 'uart_module/uart_reg_txctrl_ff_reg[18]'
INFO: [Synth 8-3886] merging instance 'uart_module/uart_reg_rxctrl_ff_reg[18]' (FDCE) to 'uart_module/uart_reg_rxctrl_ff_reg[19]'
INFO: [Synth 8-3886] merging instance 'uart_module/uart_reg_txctrl_ff_reg[18]' (FDCE) to 'uart_module/uart_reg_txctrl_ff_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\uart_reg_rxctrl_ff_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\uart_reg_txctrl_ff_reg[19] )
INFO: [Synth 8-3886] merging instance 'plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][3]' (FDR) to 'plic_top_module/plic_regs_module/plic2dbus_ff_reg[r_data][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\uart2dbus_ff_reg[r_data][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_ns_module/\uart2dbus_ff_reg[r_data][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (plic_top_module/\plic_regs_module/plic2dbus_ff_reg[r_data][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart_module/\uart2dbus_ff_reg[r_data][19] )
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:731]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod1[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[28] )
INFO: [Synth 8-4471] merging register 'single_rank.chip_cnt_r_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:818]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1230]
INFO: [Synth 8-4471] merging register 'rdlvl_stg1_done_r1_reg' into 'prbs_rdlvl_done_r1_reg' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:1197]
INFO: [Synth 8-4471] merging register 'gen_byte_sel_div2.byte_sel_cnt_reg[1:0]' into 'gen_byte_sel_div2.byte_sel_cnt_reg[1:0]' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:962]
INFO: [Synth 8-4471] merging register 'gen_byte_sel_div2.byte_sel_cnt_reg[1:0]' into 'gen_byte_sel_div2.byte_sel_cnt_reg[1:0]' [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:962]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\FSM_onehot_cal1_state_r_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_byte_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr /\ctl_lane_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.phy_tmp_odt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/oclk_calib_resume_level_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/oclkdelay_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_act_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/complex_rdlvl_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_rnk[1].mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_active_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_stg2_f_incdec_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_stg2_incdec_c_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/calib_tap_end_if_reset_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_ddr3_noparity.parity_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\even_cwl.phy_cas_n_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_div4_ca_tieoff.phy_ras_n_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\single_rank.chip_cnt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\complex_address_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_wrcal/\po_fine_tap_cnt_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\skip_calib_tap_off.calib_tap_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\calib_sel_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/ext_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_odt_ctl_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_last_byte_done_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wr_level_dqs_asrt_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/temp_lmr_done_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_rnk[0].mr1_r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\calib_odt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_sanity_chk_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wr_lvl_start_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_s2_incdec_f_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_s2_incdec_c_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_rnk[1].mr2_r_reg[1][1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_cal1_state_r_reg[33]) is unused and will be removed from module mig_7series_v4_2_ddr_phy_rdlvl.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:16 ; elapsed = 00:03:07 . Memory (MB): peak = 3661.664 ; gain = 935.973 ; free physical = 143885 ; free virtual = 299457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|bmem                          | bmem       | 1024x32       | LUT            | 
|mig_7series_v4_2_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
+------------------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                                                                                                                 | RTL Object                                                                            | Inference      | Size (Depth x Width) | Primitives      | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|mem_top_module/wb_dcache_top_module                                                                                                                                         | wb_dcache_datapath_module/cache_data_ram_reg                                          | Implied        | 16 x 128             | RAM16X1S x 128  | 
|nexys_shell_i/mig_7series_0                                                                                                                                                 | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                             | Implied        | 16 x 80              | RAM32M x 14     | 
|nexys_shell_i/mig_7series_0                                                                                                                                                 | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14     | 
|nexys_shell_i/mig_7series_0                                                                                                                                                 | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14     | 
|nexys_shell_i/mig_7series_0                                                                                                                                                 | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14     | 
|nexys_shell_i/mig_7series_0                                                                                                                                                 | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14     | 
|nexys_shell_i/mig_7series_0                                                                                                                                                 | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14     | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 157             | RAM32M x 27     | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 157             | RAM32M x 27     | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 5               | RAM32M x 1      | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 147             | RAM32M x 25     | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 180             | RAM32M x 30     | 
|\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 157             | RAM32M x 27     | 
|\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 157             | RAM32M x 27     | 
|\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 5               | RAM32M x 1      | 
|\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 147             | RAM32M x 25     | 
|\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 179             | RAM32M x 30     | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 19              | RAM32M x 4      | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 139             | RAM32M x 24     | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 19              | RAM32M x 4      | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 139             | RAM32M x 24     | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 23              | RAM32M x 4      | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 165             | RAM32M x 28     | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 19              | RAM32M x 4      | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 161             | RAM32M x 27     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|muldiv      | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv      | C+A*B          | 18     | 15     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|muldiv      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv      | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv      | C+A*B          | 18     | 16     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 347 of /home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc. [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc:347]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:27 ; elapsed = 00:03:18 . Memory (MB): peak = 3661.664 ; gain = 935.973 ; free physical = 143534 ; free virtual = 299286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:38 ; elapsed = 00:03:29 . Memory (MB): peak = 3661.664 ; gain = 935.973 ; free physical = 143371 ; free virtual = 299131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                                                                                                                 | RTL Object                                                                            | Inference      | Size (Depth x Width) | Primitives      | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|mem_top_module/wb_dcache_top_module                                                                                                                                         | wb_dcache_datapath_module/cache_data_ram_reg                                          | Implied        | 16 x 128             | RAM16X1S x 128  | 
|nexys_shell_i/mig_7series_0                                                                                                                                                 | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                             | Implied        | 16 x 80              | RAM32M x 14     | 
|nexys_shell_i/mig_7series_0                                                                                                                                                 | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14     | 
|nexys_shell_i/mig_7series_0                                                                                                                                                 | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14     | 
|nexys_shell_i/mig_7series_0                                                                                                                                                 | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14     | 
|nexys_shell_i/mig_7series_0                                                                                                                                                 | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14     | 
|nexys_shell_i/mig_7series_0                                                                                                                                                 | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14     | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 157             | RAM32M x 27     | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 157             | RAM32M x 27     | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 5               | RAM32M x 1      | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 147             | RAM32M x 25     | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 180             | RAM32M x 30     | 
|\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 157             | RAM32M x 27     | 
|\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 157             | RAM32M x 27     | 
|\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 5               | RAM32M x 1      | 
|\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 147             | RAM32M x 25     | 
|\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 179             | RAM32M x 30     | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 19              | RAM32M x 4      | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 139             | RAM32M x 24     | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 19              | RAM32M x 4      | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst       | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 139             | RAM32M x 24     | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 23              | RAM32M x 4      | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 165             | RAM32M x 28     | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 19              | RAM32M x 4      | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst        | gen_wr_a.gen_word_narrow.mem_reg                                                      | User Attribute | 32 x 161             | RAM32M x 27     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/mmu.sv:98]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/mmu.sv:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/mmu.sv:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/mmu.sv:98]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/mmu.sv:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/mmu.sv:98]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/mmu.sv:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/mmu.sv:98]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/mmu.sv:98]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/mmu.sv:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/mmu.sv:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/mmu.sv:98]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/mmu.sv:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/uetlhr/Documents/UETRV-PCore/rtl/core/mmu/mmu.sv:98]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:52 ; elapsed = 00:03:48 . Memory (MB): peak = 3661.664 ; gain = 935.973 ; free physical = 142520 ; free virtual = 298334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:332]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:04 ; elapsed = 00:04:01 . Memory (MB): peak = 3661.664 ; gain = 935.973 ; free physical = 142337 ; free virtual = 298247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:04 ; elapsed = 00:04:01 . Memory (MB): peak = 3661.664 ; gain = 935.973 ; free physical = 142336 ; free virtual = 298246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:10 ; elapsed = 00:04:07 . Memory (MB): peak = 3661.664 ; gain = 935.973 ; free physical = 142301 ; free virtual = 298211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:10 ; elapsed = 00:04:07 . Memory (MB): peak = 3661.664 ; gain = 935.973 ; free physical = 142289 ; free virtual = 298200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:11 ; elapsed = 00:04:08 . Memory (MB): peak = 3661.664 ; gain = 935.973 ; free physical = 142172 ; free virtual = 298083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:12 ; elapsed = 00:04:09 . Memory (MB): peak = 3661.664 ; gain = 935.973 ; free physical = 142161 ; free virtual = 298071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                 | RTL Name                                                                                                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_req_r_lcl_reg                                                                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/cmd_delay_start_r6_reg                                                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_done_r4_reg                                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_done_r4_reg                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r5_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_valid_r_reg                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|nexys_shell_mig_7series_0_0 | u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|blk_mem_gen_v8_4_5          | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]                                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[7]  | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[31] | 129    | 129        | 0      | 129     | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[29] | 7      | 7          | 0      | 7       | 0      | 0      | 0      | 
|dsrl__3     | shift_reg_reg  | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | shift_reg_reg  | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|muldiv      | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv      | PCIN>>17+A*B | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv      | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv      | C+A*B        | 17     | 18     | 48     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|muldiv      | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv      | PCIN>>17+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv      | C+A*B        | 17     | 15     | 48     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |BUFG                  |     5|
|2     |BUFH                  |     1|
|3     |BUFIO                 |     1|
|4     |CARRY4                |   349|
|5     |DSP48E1               |     7|
|7     |IDELAYCTRL            |     1|
|8     |IDELAYE2              |    16|
|9     |IN_FIFO               |     2|
|10    |ISERDESE2             |    16|
|11    |LUT1                  |   796|
|12    |LUT2                  |  1673|
|13    |LUT3                  |  2924|
|14    |LUT4                  |  2165|
|15    |LUT5                  |  2489|
|16    |LUT6                  |  6829|
|17    |MMCME2_ADV            |     1|
|18    |MUXF7                 |  1144|
|19    |MUXF8                 |   439|
|20    |ODDR                  |     5|
|21    |OSERDESE2             |    42|
|24    |OUT_FIFO              |     4|
|26    |PHASER_IN_PHY         |     2|
|27    |PHASER_OUT_PHY        |     4|
|29    |PHASER_REF            |     1|
|30    |PHY_CONTROL           |     1|
|31    |PLLE2_ADV             |     1|
|32    |PLLE2_BASE            |     1|
|33    |RAM16X1S              |   128|
|34    |RAM32M                |   296|
|35    |RAM32X1D              |     6|
|36    |RAMB36E1              |    16|
|37    |SRL16                 |     4|
|38    |SRL16E                |    56|
|39    |SRLC32E               |   405|
|40    |XADC                  |     1|
|41    |FDCE                  |  4461|
|42    |FDPE                  |    91|
|43    |FDR                   |    24|
|44    |FDRE                  | 14151|
|45    |FDSE                  |   295|
|46    |LDC                   |     1|
|47    |IBUF                  |     3|
|48    |IOBUFDS_INTERMDISABLE |     2|
|49    |IOBUF_INTERMDISABLE   |    16|
|50    |OBUF                  |    39|
|51    |OBUFDS                |     1|
|52    |OBUFT                 |     2|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:12 ; elapsed = 00:04:09 . Memory (MB): peak = 3661.664 ; gain = 935.973 ; free physical = 142154 ; free virtual = 298064
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5049 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:22 ; elapsed = 00:03:37 . Memory (MB): peak = 3661.664 ; gain = 400.418 ; free physical = 146565 ; free virtual = 302493
Synthesis Optimization Complete : Time (s): cpu = 00:04:18 ; elapsed = 00:04:12 . Memory (MB): peak = 3661.664 ; gain = 935.973 ; free physical = 146619 ; free virtual = 302494
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3661.664 ; gain = 0.000 ; free physical = 146419 ; free virtual = 302298
INFO: [Netlist 29-17] Analyzing 2474 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 16 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3685.676 ; gain = 0.000 ; free physical = 146251 ; free virtual = 302131
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 479 instances were transformed.
  FDR => FDRE: 24 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LDC => LDCE: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 296 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  SRL16 => SRL16E: 4 instances

Synth Design complete, checksum: 864c34c3
INFO: [Common 17-83] Releasing license: Synthesis
715 Infos, 426 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:32 ; elapsed = 00:04:27 . Memory (MB): peak = 3685.676 ; gain = 959.996 ; free physical = 146525 ; free virtual = 302406
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/fpga-nexys-a7.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3757.711 ; gain = 72.035 ; free physical = 145270 ; free virtual = 301523
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug  1 13:44:50 2023...
