module signed_adder(
    input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
);

// Temporary variables to store intermediate results
reg [8:0] sum;
reg carry;

// Add a and b
always @* begin
    {carry, sum} = a + b;
end

// Output the result s
assign s = sum[7:0];

// Determine if there is an overflow
assign overflow = carry ^ sum[8];

endmodule