-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_bf16_to_float is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in_r : IN STD_LOGIC_VECTOR (63 downto 0);
    out_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_0_ce0 : OUT STD_LOGIC;
    out_0_we0 : OUT STD_LOGIC;
    out_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_1_ce0 : OUT STD_LOGIC;
    out_1_we0 : OUT STD_LOGIC;
    out_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_2_ce0 : OUT STD_LOGIC;
    out_2_we0 : OUT STD_LOGIC;
    out_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_3_ce0 : OUT STD_LOGIC;
    out_3_we0 : OUT STD_LOGIC;
    out_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_4_ce0 : OUT STD_LOGIC;
    out_4_we0 : OUT STD_LOGIC;
    out_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_5_ce0 : OUT STD_LOGIC;
    out_5_we0 : OUT STD_LOGIC;
    out_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_6_ce0 : OUT STD_LOGIC;
    out_6_we0 : OUT STD_LOGIC;
    out_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_7_ce0 : OUT STD_LOGIC;
    out_7_we0 : OUT STD_LOGIC;
    out_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_8_ce0 : OUT STD_LOGIC;
    out_8_we0 : OUT STD_LOGIC;
    out_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_9_ce0 : OUT STD_LOGIC;
    out_9_we0 : OUT STD_LOGIC;
    out_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_10_ce0 : OUT STD_LOGIC;
    out_10_we0 : OUT STD_LOGIC;
    out_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_11_ce0 : OUT STD_LOGIC;
    out_11_we0 : OUT STD_LOGIC;
    out_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_12_ce0 : OUT STD_LOGIC;
    out_12_we0 : OUT STD_LOGIC;
    out_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_13_ce0 : OUT STD_LOGIC;
    out_13_we0 : OUT STD_LOGIC;
    out_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_14_ce0 : OUT STD_LOGIC;
    out_14_we0 : OUT STD_LOGIC;
    out_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_15_ce0 : OUT STD_LOGIC;
    out_15_we0 : OUT STD_LOGIC;
    out_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_16_ce0 : OUT STD_LOGIC;
    out_16_we0 : OUT STD_LOGIC;
    out_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_17_ce0 : OUT STD_LOGIC;
    out_17_we0 : OUT STD_LOGIC;
    out_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_18_ce0 : OUT STD_LOGIC;
    out_18_we0 : OUT STD_LOGIC;
    out_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_19_ce0 : OUT STD_LOGIC;
    out_19_we0 : OUT STD_LOGIC;
    out_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_20_ce0 : OUT STD_LOGIC;
    out_20_we0 : OUT STD_LOGIC;
    out_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_21_ce0 : OUT STD_LOGIC;
    out_21_we0 : OUT STD_LOGIC;
    out_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_22_ce0 : OUT STD_LOGIC;
    out_22_we0 : OUT STD_LOGIC;
    out_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_23_ce0 : OUT STD_LOGIC;
    out_23_we0 : OUT STD_LOGIC;
    out_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_24_ce0 : OUT STD_LOGIC;
    out_24_we0 : OUT STD_LOGIC;
    out_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_25_ce0 : OUT STD_LOGIC;
    out_25_we0 : OUT STD_LOGIC;
    out_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_26_ce0 : OUT STD_LOGIC;
    out_26_we0 : OUT STD_LOGIC;
    out_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_27_ce0 : OUT STD_LOGIC;
    out_27_we0 : OUT STD_LOGIC;
    out_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_28_ce0 : OUT STD_LOGIC;
    out_28_we0 : OUT STD_LOGIC;
    out_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_29_ce0 : OUT STD_LOGIC;
    out_29_we0 : OUT STD_LOGIC;
    out_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_30_ce0 : OUT STD_LOGIC;
    out_30_we0 : OUT STD_LOGIC;
    out_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_31_ce0 : OUT STD_LOGIC;
    out_31_we0 : OUT STD_LOGIC;
    out_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_32_ce0 : OUT STD_LOGIC;
    out_32_we0 : OUT STD_LOGIC;
    out_32_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_33_ce0 : OUT STD_LOGIC;
    out_33_we0 : OUT STD_LOGIC;
    out_33_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_34_ce0 : OUT STD_LOGIC;
    out_34_we0 : OUT STD_LOGIC;
    out_34_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_35_ce0 : OUT STD_LOGIC;
    out_35_we0 : OUT STD_LOGIC;
    out_35_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_36_ce0 : OUT STD_LOGIC;
    out_36_we0 : OUT STD_LOGIC;
    out_36_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_37_ce0 : OUT STD_LOGIC;
    out_37_we0 : OUT STD_LOGIC;
    out_37_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_38_ce0 : OUT STD_LOGIC;
    out_38_we0 : OUT STD_LOGIC;
    out_38_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_39_ce0 : OUT STD_LOGIC;
    out_39_we0 : OUT STD_LOGIC;
    out_39_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_40_ce0 : OUT STD_LOGIC;
    out_40_we0 : OUT STD_LOGIC;
    out_40_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_41_ce0 : OUT STD_LOGIC;
    out_41_we0 : OUT STD_LOGIC;
    out_41_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_42_ce0 : OUT STD_LOGIC;
    out_42_we0 : OUT STD_LOGIC;
    out_42_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_43_ce0 : OUT STD_LOGIC;
    out_43_we0 : OUT STD_LOGIC;
    out_43_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_44_ce0 : OUT STD_LOGIC;
    out_44_we0 : OUT STD_LOGIC;
    out_44_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_45_ce0 : OUT STD_LOGIC;
    out_45_we0 : OUT STD_LOGIC;
    out_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_46_ce0 : OUT STD_LOGIC;
    out_46_we0 : OUT STD_LOGIC;
    out_46_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_47_ce0 : OUT STD_LOGIC;
    out_47_we0 : OUT STD_LOGIC;
    out_47_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_48_ce0 : OUT STD_LOGIC;
    out_48_we0 : OUT STD_LOGIC;
    out_48_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_49_ce0 : OUT STD_LOGIC;
    out_49_we0 : OUT STD_LOGIC;
    out_49_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_50_ce0 : OUT STD_LOGIC;
    out_50_we0 : OUT STD_LOGIC;
    out_50_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_51_ce0 : OUT STD_LOGIC;
    out_51_we0 : OUT STD_LOGIC;
    out_51_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_52_ce0 : OUT STD_LOGIC;
    out_52_we0 : OUT STD_LOGIC;
    out_52_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_53_ce0 : OUT STD_LOGIC;
    out_53_we0 : OUT STD_LOGIC;
    out_53_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_54_ce0 : OUT STD_LOGIC;
    out_54_we0 : OUT STD_LOGIC;
    out_54_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_55_ce0 : OUT STD_LOGIC;
    out_55_we0 : OUT STD_LOGIC;
    out_55_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_56_ce0 : OUT STD_LOGIC;
    out_56_we0 : OUT STD_LOGIC;
    out_56_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_57_ce0 : OUT STD_LOGIC;
    out_57_we0 : OUT STD_LOGIC;
    out_57_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_58_ce0 : OUT STD_LOGIC;
    out_58_we0 : OUT STD_LOGIC;
    out_58_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_59_ce0 : OUT STD_LOGIC;
    out_59_we0 : OUT STD_LOGIC;
    out_59_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_60_ce0 : OUT STD_LOGIC;
    out_60_we0 : OUT STD_LOGIC;
    out_60_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_61_ce0 : OUT STD_LOGIC;
    out_61_we0 : OUT STD_LOGIC;
    out_61_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_62_ce0 : OUT STD_LOGIC;
    out_62_we0 : OUT STD_LOGIC;
    out_62_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_63_ce0 : OUT STD_LOGIC;
    out_63_we0 : OUT STD_LOGIC;
    out_63_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of activation_accelerator_bf16_to_float is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_C000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001100000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal gmem0_blk_n_AR : STD_LOGIC;
    signal trunc_ln_fu_310_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln_reg_331 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_start : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_done : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_idle : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_ready : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WVALID : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WLAST : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_RREADY : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_BREADY : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_we0 : STD_LOGIC;
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal sext_ln49_fu_320_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_bf16_to_float_Pipeline_bf16_to_float_loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln49 : IN STD_LOGIC_VECTOR (62 downto 0);
        out_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_0_ce0 : OUT STD_LOGIC;
        out_0_we0 : OUT STD_LOGIC;
        out_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_1_ce0 : OUT STD_LOGIC;
        out_1_we0 : OUT STD_LOGIC;
        out_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_2_ce0 : OUT STD_LOGIC;
        out_2_we0 : OUT STD_LOGIC;
        out_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_3_ce0 : OUT STD_LOGIC;
        out_3_we0 : OUT STD_LOGIC;
        out_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_4_ce0 : OUT STD_LOGIC;
        out_4_we0 : OUT STD_LOGIC;
        out_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_5_ce0 : OUT STD_LOGIC;
        out_5_we0 : OUT STD_LOGIC;
        out_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_6_ce0 : OUT STD_LOGIC;
        out_6_we0 : OUT STD_LOGIC;
        out_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_7_ce0 : OUT STD_LOGIC;
        out_7_we0 : OUT STD_LOGIC;
        out_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_8_ce0 : OUT STD_LOGIC;
        out_8_we0 : OUT STD_LOGIC;
        out_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_9_ce0 : OUT STD_LOGIC;
        out_9_we0 : OUT STD_LOGIC;
        out_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_10_ce0 : OUT STD_LOGIC;
        out_10_we0 : OUT STD_LOGIC;
        out_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_11_ce0 : OUT STD_LOGIC;
        out_11_we0 : OUT STD_LOGIC;
        out_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_12_ce0 : OUT STD_LOGIC;
        out_12_we0 : OUT STD_LOGIC;
        out_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_13_ce0 : OUT STD_LOGIC;
        out_13_we0 : OUT STD_LOGIC;
        out_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_14_ce0 : OUT STD_LOGIC;
        out_14_we0 : OUT STD_LOGIC;
        out_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_15_ce0 : OUT STD_LOGIC;
        out_15_we0 : OUT STD_LOGIC;
        out_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_16_ce0 : OUT STD_LOGIC;
        out_16_we0 : OUT STD_LOGIC;
        out_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_17_ce0 : OUT STD_LOGIC;
        out_17_we0 : OUT STD_LOGIC;
        out_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_18_ce0 : OUT STD_LOGIC;
        out_18_we0 : OUT STD_LOGIC;
        out_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_19_ce0 : OUT STD_LOGIC;
        out_19_we0 : OUT STD_LOGIC;
        out_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_20_ce0 : OUT STD_LOGIC;
        out_20_we0 : OUT STD_LOGIC;
        out_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_21_ce0 : OUT STD_LOGIC;
        out_21_we0 : OUT STD_LOGIC;
        out_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_22_ce0 : OUT STD_LOGIC;
        out_22_we0 : OUT STD_LOGIC;
        out_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_23_ce0 : OUT STD_LOGIC;
        out_23_we0 : OUT STD_LOGIC;
        out_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_24_ce0 : OUT STD_LOGIC;
        out_24_we0 : OUT STD_LOGIC;
        out_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_25_ce0 : OUT STD_LOGIC;
        out_25_we0 : OUT STD_LOGIC;
        out_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_26_ce0 : OUT STD_LOGIC;
        out_26_we0 : OUT STD_LOGIC;
        out_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_27_ce0 : OUT STD_LOGIC;
        out_27_we0 : OUT STD_LOGIC;
        out_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_28_ce0 : OUT STD_LOGIC;
        out_28_we0 : OUT STD_LOGIC;
        out_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_29_ce0 : OUT STD_LOGIC;
        out_29_we0 : OUT STD_LOGIC;
        out_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_30_ce0 : OUT STD_LOGIC;
        out_30_we0 : OUT STD_LOGIC;
        out_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_31_ce0 : OUT STD_LOGIC;
        out_31_we0 : OUT STD_LOGIC;
        out_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_32_ce0 : OUT STD_LOGIC;
        out_32_we0 : OUT STD_LOGIC;
        out_32_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_33_ce0 : OUT STD_LOGIC;
        out_33_we0 : OUT STD_LOGIC;
        out_33_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_34_ce0 : OUT STD_LOGIC;
        out_34_we0 : OUT STD_LOGIC;
        out_34_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_35_ce0 : OUT STD_LOGIC;
        out_35_we0 : OUT STD_LOGIC;
        out_35_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_36_ce0 : OUT STD_LOGIC;
        out_36_we0 : OUT STD_LOGIC;
        out_36_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_37_ce0 : OUT STD_LOGIC;
        out_37_we0 : OUT STD_LOGIC;
        out_37_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_38_ce0 : OUT STD_LOGIC;
        out_38_we0 : OUT STD_LOGIC;
        out_38_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_39_ce0 : OUT STD_LOGIC;
        out_39_we0 : OUT STD_LOGIC;
        out_39_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_40_ce0 : OUT STD_LOGIC;
        out_40_we0 : OUT STD_LOGIC;
        out_40_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_41_ce0 : OUT STD_LOGIC;
        out_41_we0 : OUT STD_LOGIC;
        out_41_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_42_ce0 : OUT STD_LOGIC;
        out_42_we0 : OUT STD_LOGIC;
        out_42_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_43_ce0 : OUT STD_LOGIC;
        out_43_we0 : OUT STD_LOGIC;
        out_43_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_44_ce0 : OUT STD_LOGIC;
        out_44_we0 : OUT STD_LOGIC;
        out_44_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_45_ce0 : OUT STD_LOGIC;
        out_45_we0 : OUT STD_LOGIC;
        out_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_46_ce0 : OUT STD_LOGIC;
        out_46_we0 : OUT STD_LOGIC;
        out_46_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_47_ce0 : OUT STD_LOGIC;
        out_47_we0 : OUT STD_LOGIC;
        out_47_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_48_ce0 : OUT STD_LOGIC;
        out_48_we0 : OUT STD_LOGIC;
        out_48_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_49_ce0 : OUT STD_LOGIC;
        out_49_we0 : OUT STD_LOGIC;
        out_49_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_50_ce0 : OUT STD_LOGIC;
        out_50_we0 : OUT STD_LOGIC;
        out_50_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_51_ce0 : OUT STD_LOGIC;
        out_51_we0 : OUT STD_LOGIC;
        out_51_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_52_ce0 : OUT STD_LOGIC;
        out_52_we0 : OUT STD_LOGIC;
        out_52_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_53_ce0 : OUT STD_LOGIC;
        out_53_we0 : OUT STD_LOGIC;
        out_53_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_54_ce0 : OUT STD_LOGIC;
        out_54_we0 : OUT STD_LOGIC;
        out_54_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_55_ce0 : OUT STD_LOGIC;
        out_55_we0 : OUT STD_LOGIC;
        out_55_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_56_ce0 : OUT STD_LOGIC;
        out_56_we0 : OUT STD_LOGIC;
        out_56_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_57_ce0 : OUT STD_LOGIC;
        out_57_we0 : OUT STD_LOGIC;
        out_57_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_58_ce0 : OUT STD_LOGIC;
        out_58_we0 : OUT STD_LOGIC;
        out_58_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_59_ce0 : OUT STD_LOGIC;
        out_59_we0 : OUT STD_LOGIC;
        out_59_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_60_ce0 : OUT STD_LOGIC;
        out_60_we0 : OUT STD_LOGIC;
        out_60_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_61_ce0 : OUT STD_LOGIC;
        out_61_we0 : OUT STD_LOGIC;
        out_61_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_62_ce0 : OUT STD_LOGIC;
        out_62_we0 : OUT STD_LOGIC;
        out_62_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_63_ce0 : OUT STD_LOGIC;
        out_63_we0 : OUT STD_LOGIC;
        out_63_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175 : component activation_accelerator_bf16_to_float_Pipeline_bf16_to_float_loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_start,
        ap_done => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_done,
        ap_idle => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_idle,
        ap_ready => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_ready,
        m_axi_gmem0_AWVALID => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_AWADDR => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => ap_const_logic_0,
        m_axi_gmem0_WDATA => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST => m_axi_gmem0_RLAST,
        m_axi_gmem0_RID => m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM => m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER => m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP => m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID => ap_const_logic_0,
        m_axi_gmem0_BREADY => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        sext_ln49 => trunc_ln_reg_331,
        out_0_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_address0,
        out_0_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_ce0,
        out_0_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_we0,
        out_0_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_d0,
        out_1_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_address0,
        out_1_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_ce0,
        out_1_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_we0,
        out_1_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_d0,
        out_2_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_address0,
        out_2_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_ce0,
        out_2_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_we0,
        out_2_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_d0,
        out_3_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_address0,
        out_3_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_ce0,
        out_3_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_we0,
        out_3_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_d0,
        out_4_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_address0,
        out_4_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_ce0,
        out_4_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_we0,
        out_4_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_d0,
        out_5_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_address0,
        out_5_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_ce0,
        out_5_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_we0,
        out_5_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_d0,
        out_6_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_address0,
        out_6_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_ce0,
        out_6_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_we0,
        out_6_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_d0,
        out_7_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_address0,
        out_7_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_ce0,
        out_7_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_we0,
        out_7_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_d0,
        out_8_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_address0,
        out_8_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_ce0,
        out_8_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_we0,
        out_8_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_d0,
        out_9_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_address0,
        out_9_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_ce0,
        out_9_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_we0,
        out_9_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_d0,
        out_10_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_address0,
        out_10_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_ce0,
        out_10_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_we0,
        out_10_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_d0,
        out_11_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_address0,
        out_11_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_ce0,
        out_11_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_we0,
        out_11_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_d0,
        out_12_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_address0,
        out_12_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_ce0,
        out_12_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_we0,
        out_12_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_d0,
        out_13_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_address0,
        out_13_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_ce0,
        out_13_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_we0,
        out_13_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_d0,
        out_14_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_address0,
        out_14_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_ce0,
        out_14_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_we0,
        out_14_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_d0,
        out_15_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_address0,
        out_15_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_ce0,
        out_15_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_we0,
        out_15_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_d0,
        out_16_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_address0,
        out_16_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_ce0,
        out_16_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_we0,
        out_16_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_d0,
        out_17_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_address0,
        out_17_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_ce0,
        out_17_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_we0,
        out_17_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_d0,
        out_18_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_address0,
        out_18_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_ce0,
        out_18_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_we0,
        out_18_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_d0,
        out_19_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_address0,
        out_19_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_ce0,
        out_19_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_we0,
        out_19_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_d0,
        out_20_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_address0,
        out_20_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_ce0,
        out_20_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_we0,
        out_20_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_d0,
        out_21_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_address0,
        out_21_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_ce0,
        out_21_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_we0,
        out_21_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_d0,
        out_22_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_address0,
        out_22_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_ce0,
        out_22_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_we0,
        out_22_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_d0,
        out_23_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_address0,
        out_23_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_ce0,
        out_23_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_we0,
        out_23_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_d0,
        out_24_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_address0,
        out_24_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_ce0,
        out_24_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_we0,
        out_24_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_d0,
        out_25_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_address0,
        out_25_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_ce0,
        out_25_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_we0,
        out_25_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_d0,
        out_26_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_address0,
        out_26_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_ce0,
        out_26_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_we0,
        out_26_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_d0,
        out_27_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_address0,
        out_27_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_ce0,
        out_27_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_we0,
        out_27_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_d0,
        out_28_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_address0,
        out_28_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_ce0,
        out_28_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_we0,
        out_28_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_d0,
        out_29_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_address0,
        out_29_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_ce0,
        out_29_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_we0,
        out_29_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_d0,
        out_30_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_address0,
        out_30_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_ce0,
        out_30_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_we0,
        out_30_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_d0,
        out_31_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_address0,
        out_31_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_ce0,
        out_31_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_we0,
        out_31_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_d0,
        out_32_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_address0,
        out_32_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_ce0,
        out_32_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_we0,
        out_32_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_d0,
        out_33_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_address0,
        out_33_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_ce0,
        out_33_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_we0,
        out_33_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_d0,
        out_34_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_address0,
        out_34_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_ce0,
        out_34_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_we0,
        out_34_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_d0,
        out_35_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_address0,
        out_35_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_ce0,
        out_35_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_we0,
        out_35_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_d0,
        out_36_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_address0,
        out_36_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_ce0,
        out_36_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_we0,
        out_36_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_d0,
        out_37_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_address0,
        out_37_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_ce0,
        out_37_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_we0,
        out_37_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_d0,
        out_38_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_address0,
        out_38_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_ce0,
        out_38_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_we0,
        out_38_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_d0,
        out_39_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_address0,
        out_39_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_ce0,
        out_39_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_we0,
        out_39_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_d0,
        out_40_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_address0,
        out_40_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_ce0,
        out_40_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_we0,
        out_40_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_d0,
        out_41_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_address0,
        out_41_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_ce0,
        out_41_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_we0,
        out_41_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_d0,
        out_42_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_address0,
        out_42_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_ce0,
        out_42_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_we0,
        out_42_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_d0,
        out_43_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_address0,
        out_43_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_ce0,
        out_43_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_we0,
        out_43_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_d0,
        out_44_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_address0,
        out_44_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_ce0,
        out_44_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_we0,
        out_44_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_d0,
        out_45_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_address0,
        out_45_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_ce0,
        out_45_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_we0,
        out_45_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_d0,
        out_46_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_address0,
        out_46_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_ce0,
        out_46_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_we0,
        out_46_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_d0,
        out_47_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_address0,
        out_47_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_ce0,
        out_47_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_we0,
        out_47_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_d0,
        out_48_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_address0,
        out_48_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_ce0,
        out_48_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_we0,
        out_48_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_d0,
        out_49_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_address0,
        out_49_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_ce0,
        out_49_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_we0,
        out_49_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_d0,
        out_50_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_address0,
        out_50_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_ce0,
        out_50_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_we0,
        out_50_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_d0,
        out_51_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_address0,
        out_51_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_ce0,
        out_51_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_we0,
        out_51_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_d0,
        out_52_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_address0,
        out_52_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_ce0,
        out_52_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_we0,
        out_52_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_d0,
        out_53_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_address0,
        out_53_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_ce0,
        out_53_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_we0,
        out_53_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_d0,
        out_54_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_address0,
        out_54_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_ce0,
        out_54_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_we0,
        out_54_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_d0,
        out_55_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_address0,
        out_55_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_ce0,
        out_55_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_we0,
        out_55_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_d0,
        out_56_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_address0,
        out_56_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_ce0,
        out_56_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_we0,
        out_56_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_d0,
        out_57_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_address0,
        out_57_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_ce0,
        out_57_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_we0,
        out_57_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_d0,
        out_58_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_address0,
        out_58_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_ce0,
        out_58_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_we0,
        out_58_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_d0,
        out_59_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_address0,
        out_59_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_ce0,
        out_59_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_we0,
        out_59_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_d0,
        out_60_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_address0,
        out_60_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_ce0,
        out_60_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_we0,
        out_60_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_d0,
        out_61_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_address0,
        out_61_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_ce0,
        out_61_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_we0,
        out_61_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_d0,
        out_62_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_address0,
        out_62_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_ce0,
        out_62_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_we0,
        out_62_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_d0,
        out_63_address0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_address0,
        out_63_ce0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_ce0,
        out_63_we0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_we0,
        out_63_d0 => grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_ready = ap_const_logic_1)) then 
                    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln_reg_331 <= in_r(63 downto 1);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, m_axi_gmem0_ARREADY, grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_done, ap_CS_fsm_state9)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((m_axi_gmem0_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, m_axi_gmem0_ARREADY)
    begin
        if (((m_axi_gmem0_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_done)
    begin
        if ((grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_done, ap_CS_fsm_state9)
    begin
        if ((((grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_done, ap_CS_fsm_state9)
    begin
        if (((grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_blk_n_AR_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_gmem0_ARREADY)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            gmem0_blk_n_AR <= m_axi_gmem0_ARREADY;
        else 
            gmem0_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;

    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_start <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_start_reg;

    m_axi_gmem0_ARADDR_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_gmem0_ARREADY, grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARADDR, ap_CS_fsm_state8, ap_CS_fsm_state9, sext_ln49_fu_320_p1)
    begin
        if ((not(((m_axi_gmem0_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem0_ARADDR <= sext_ln49_fu_320_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem0_ARADDR <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARADDR;
        else 
            m_axi_gmem0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem0_ARBURST_assign_proc : process(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARBURST, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem0_ARBURST <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARBURST;
        else 
            m_axi_gmem0_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem0_ARCACHE_assign_proc : process(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARCACHE, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem0_ARCACHE <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARCACHE;
        else 
            m_axi_gmem0_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem0_ARID_assign_proc : process(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARID, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem0_ARID <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARID;
        else 
            m_axi_gmem0_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem0_ARLEN_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_gmem0_ARREADY, grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARLEN, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if ((not(((m_axi_gmem0_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem0_ARLEN <= ap_const_lv32_C000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem0_ARLEN <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARLEN;
        else 
            m_axi_gmem0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem0_ARLOCK_assign_proc : process(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARLOCK, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem0_ARLOCK <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARLOCK;
        else 
            m_axi_gmem0_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem0_ARPROT_assign_proc : process(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARPROT, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem0_ARPROT <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARPROT;
        else 
            m_axi_gmem0_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem0_ARQOS_assign_proc : process(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARQOS, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem0_ARQOS <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARQOS;
        else 
            m_axi_gmem0_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem0_ARREGION_assign_proc : process(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARREGION, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem0_ARREGION <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARREGION;
        else 
            m_axi_gmem0_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem0_ARSIZE_assign_proc : process(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARSIZE, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem0_ARSIZE <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARSIZE;
        else 
            m_axi_gmem0_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem0_ARUSER_assign_proc : process(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARUSER, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem0_ARUSER <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARUSER;
        else 
            m_axi_gmem0_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem0_ARVALID_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_gmem0_ARREADY, grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARVALID, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if ((not(((m_axi_gmem0_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem0_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem0_ARVALID <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARVALID;
        else 
            m_axi_gmem0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem0_AWID <= ap_const_lv1_0;
    m_axi_gmem0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem0_AWVALID <= ap_const_logic_0;
    m_axi_gmem0_BREADY <= ap_const_logic_0;

    m_axi_gmem0_RREADY_assign_proc : process(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_RREADY, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem0_RREADY <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_RREADY;
        else 
            m_axi_gmem0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem0_WDATA <= ap_const_lv16_0;
    m_axi_gmem0_WID <= ap_const_lv1_0;
    m_axi_gmem0_WLAST <= ap_const_logic_0;
    m_axi_gmem0_WSTRB <= ap_const_lv2_0;
    m_axi_gmem0_WUSER <= ap_const_lv1_0;
    m_axi_gmem0_WVALID <= ap_const_logic_0;
    out_0_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_address0;
    out_0_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_ce0;
    out_0_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_d0;
    out_0_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_we0;
    out_10_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_address0;
    out_10_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_ce0;
    out_10_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_d0;
    out_10_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_we0;
    out_11_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_address0;
    out_11_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_ce0;
    out_11_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_d0;
    out_11_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_we0;
    out_12_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_address0;
    out_12_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_ce0;
    out_12_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_d0;
    out_12_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_we0;
    out_13_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_address0;
    out_13_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_ce0;
    out_13_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_d0;
    out_13_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_we0;
    out_14_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_address0;
    out_14_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_ce0;
    out_14_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_d0;
    out_14_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_we0;
    out_15_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_address0;
    out_15_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_ce0;
    out_15_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_d0;
    out_15_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_we0;
    out_16_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_address0;
    out_16_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_ce0;
    out_16_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_d0;
    out_16_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_we0;
    out_17_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_address0;
    out_17_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_ce0;
    out_17_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_d0;
    out_17_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_we0;
    out_18_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_address0;
    out_18_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_ce0;
    out_18_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_d0;
    out_18_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_we0;
    out_19_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_address0;
    out_19_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_ce0;
    out_19_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_d0;
    out_19_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_we0;
    out_1_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_address0;
    out_1_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_ce0;
    out_1_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_d0;
    out_1_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_we0;
    out_20_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_address0;
    out_20_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_ce0;
    out_20_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_d0;
    out_20_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_we0;
    out_21_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_address0;
    out_21_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_ce0;
    out_21_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_d0;
    out_21_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_we0;
    out_22_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_address0;
    out_22_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_ce0;
    out_22_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_d0;
    out_22_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_we0;
    out_23_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_address0;
    out_23_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_ce0;
    out_23_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_d0;
    out_23_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_we0;
    out_24_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_address0;
    out_24_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_ce0;
    out_24_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_d0;
    out_24_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_we0;
    out_25_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_address0;
    out_25_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_ce0;
    out_25_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_d0;
    out_25_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_we0;
    out_26_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_address0;
    out_26_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_ce0;
    out_26_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_d0;
    out_26_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_we0;
    out_27_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_address0;
    out_27_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_ce0;
    out_27_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_d0;
    out_27_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_we0;
    out_28_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_address0;
    out_28_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_ce0;
    out_28_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_d0;
    out_28_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_we0;
    out_29_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_address0;
    out_29_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_ce0;
    out_29_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_d0;
    out_29_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_we0;
    out_2_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_address0;
    out_2_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_ce0;
    out_2_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_d0;
    out_2_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_we0;
    out_30_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_address0;
    out_30_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_ce0;
    out_30_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_d0;
    out_30_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_we0;
    out_31_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_address0;
    out_31_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_ce0;
    out_31_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_d0;
    out_31_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_we0;
    out_32_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_address0;
    out_32_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_ce0;
    out_32_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_d0;
    out_32_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_we0;
    out_33_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_address0;
    out_33_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_ce0;
    out_33_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_d0;
    out_33_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_we0;
    out_34_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_address0;
    out_34_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_ce0;
    out_34_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_d0;
    out_34_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_we0;
    out_35_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_address0;
    out_35_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_ce0;
    out_35_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_d0;
    out_35_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_we0;
    out_36_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_address0;
    out_36_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_ce0;
    out_36_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_d0;
    out_36_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_we0;
    out_37_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_address0;
    out_37_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_ce0;
    out_37_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_d0;
    out_37_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_we0;
    out_38_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_address0;
    out_38_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_ce0;
    out_38_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_d0;
    out_38_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_we0;
    out_39_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_address0;
    out_39_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_ce0;
    out_39_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_d0;
    out_39_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_we0;
    out_3_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_address0;
    out_3_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_ce0;
    out_3_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_d0;
    out_3_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_we0;
    out_40_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_address0;
    out_40_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_ce0;
    out_40_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_d0;
    out_40_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_we0;
    out_41_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_address0;
    out_41_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_ce0;
    out_41_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_d0;
    out_41_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_we0;
    out_42_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_address0;
    out_42_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_ce0;
    out_42_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_d0;
    out_42_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_we0;
    out_43_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_address0;
    out_43_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_ce0;
    out_43_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_d0;
    out_43_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_we0;
    out_44_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_address0;
    out_44_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_ce0;
    out_44_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_d0;
    out_44_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_we0;
    out_45_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_address0;
    out_45_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_ce0;
    out_45_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_d0;
    out_45_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_we0;
    out_46_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_address0;
    out_46_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_ce0;
    out_46_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_d0;
    out_46_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_we0;
    out_47_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_address0;
    out_47_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_ce0;
    out_47_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_d0;
    out_47_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_we0;
    out_48_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_address0;
    out_48_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_ce0;
    out_48_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_d0;
    out_48_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_we0;
    out_49_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_address0;
    out_49_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_ce0;
    out_49_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_d0;
    out_49_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_we0;
    out_4_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_address0;
    out_4_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_ce0;
    out_4_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_d0;
    out_4_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_we0;
    out_50_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_address0;
    out_50_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_ce0;
    out_50_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_d0;
    out_50_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_we0;
    out_51_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_address0;
    out_51_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_ce0;
    out_51_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_d0;
    out_51_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_we0;
    out_52_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_address0;
    out_52_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_ce0;
    out_52_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_d0;
    out_52_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_we0;
    out_53_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_address0;
    out_53_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_ce0;
    out_53_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_d0;
    out_53_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_we0;
    out_54_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_address0;
    out_54_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_ce0;
    out_54_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_d0;
    out_54_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_we0;
    out_55_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_address0;
    out_55_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_ce0;
    out_55_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_d0;
    out_55_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_we0;
    out_56_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_address0;
    out_56_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_ce0;
    out_56_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_d0;
    out_56_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_we0;
    out_57_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_address0;
    out_57_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_ce0;
    out_57_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_d0;
    out_57_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_we0;
    out_58_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_address0;
    out_58_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_ce0;
    out_58_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_d0;
    out_58_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_we0;
    out_59_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_address0;
    out_59_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_ce0;
    out_59_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_d0;
    out_59_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_we0;
    out_5_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_address0;
    out_5_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_ce0;
    out_5_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_d0;
    out_5_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_we0;
    out_60_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_address0;
    out_60_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_ce0;
    out_60_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_d0;
    out_60_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_we0;
    out_61_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_address0;
    out_61_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_ce0;
    out_61_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_d0;
    out_61_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_we0;
    out_62_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_address0;
    out_62_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_ce0;
    out_62_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_d0;
    out_62_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_we0;
    out_63_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_address0;
    out_63_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_ce0;
    out_63_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_d0;
    out_63_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_we0;
    out_6_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_address0;
    out_6_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_ce0;
    out_6_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_d0;
    out_6_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_we0;
    out_7_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_address0;
    out_7_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_ce0;
    out_7_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_d0;
    out_7_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_we0;
    out_8_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_address0;
    out_8_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_ce0;
    out_8_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_d0;
    out_8_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_we0;
    out_9_address0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_address0;
    out_9_ce0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_ce0;
    out_9_d0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_d0;
    out_9_we0 <= grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_we0;
        sext_ln49_fu_320_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_310_p4),64));

    trunc_ln_fu_310_p4 <= in_r(63 downto 1);
end behav;
