{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633988174373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633988174373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 01:36:14 2021 " "Processing started: Tue Oct 12 01:36:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633988174373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1633988174373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ina -c Ina --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ina -c Ina --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1633988174373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1633988174817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1633988174817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdbram.v 1 1 " "Found 1 design units, including 1 entities, in source file tdbram.v" { { "Info" "ISGN_ENTITY_NAME" "1 tdpRam " "Found entity 1: tdpRam" {  } { { "tdbRam.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/tdbRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633988189597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633988189597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633988189615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633988189615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633988189617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633988189617 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlUnit.v(74) " "Verilog HDL information at ControlUnit.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1633988189619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633988189620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633988189620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633988189622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633988189622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb " "Elaborating entity \"tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1633988189664 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk tb.v(7) " "Verilog HDL warning at tb.v(7): assignments to clk create a combinational loop" {  } { { "tb.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/tb.v" 7 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1633988189665 "|tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:cpu " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:cpu\"" {  } { { "tb.v" "cpu" { Text "C:/Users/user/Desktop/Verilog/Ina/tb.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633988189665 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluInstruction ControlUnit.v(74) " "Verilog HDL Always Construct warning at ControlUnit.v(74): inferring latch(es) for variable \"aluInstruction\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1633988189677 "|tb|ControlUnit:cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_a ControlUnit.v(74) " "Verilog HDL Always Construct warning at ControlUnit.v(74): inferring latch(es) for variable \"addr_a\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1633988189677 "|tb|ControlUnit:cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data1 ControlUnit.v(74) " "Verilog HDL Always Construct warning at ControlUnit.v(74): inferring latch(es) for variable \"data1\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1633988189677 "|tb|ControlUnit:cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data2 ControlUnit.v(74) " "Verilog HDL Always Construct warning at ControlUnit.v(74): inferring latch(es) for variable \"data2\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1633988189677 "|tb|ControlUnit:cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_b ControlUnit.v(74) " "Verilog HDL Always Construct warning at ControlUnit.v(74): inferring latch(es) for variable \"addr_b\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1633988189677 "|tb|ControlUnit:cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "we_b ControlUnit.v(74) " "Verilog HDL Always Construct warning at ControlUnit.v(74): inferring latch(es) for variable \"we_b\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1633988189677 "|tb|ControlUnit:cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_b ControlUnit.v(74) " "Verilog HDL Always Construct warning at ControlUnit.v(74): inferring latch(es) for variable \"data_b\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1633988189677 "|tb|ControlUnit:cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_c ControlUnit.v(74) " "Verilog HDL Always Construct warning at ControlUnit.v(74): inferring latch(es) for variable \"addr_c\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1633988189677 "|tb|ControlUnit:cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "we_c ControlUnit.v(74) " "Verilog HDL Always Construct warning at ControlUnit.v(74): inferring latch(es) for variable \"we_c\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1633988189677 "|tb|ControlUnit:cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_c ControlUnit.v(74) " "Verilog HDL Always Construct warning at ControlUnit.v(74): inferring latch(es) for variable \"data_c\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1633988189677 "|tb|ControlUnit:cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ramEnWrite ControlUnit.v(74) " "Verilog HDL Always Construct warning at ControlUnit.v(74): inferring latch(es) for variable \"ramEnWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1633988189692 "|tb|ControlUnit:cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ramDataAddress ControlUnit.v(74) " "Verilog HDL Always Construct warning at ControlUnit.v(74): inferring latch(es) for variable \"ramDataAddress\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1633988189697 "|tb|ControlUnit:cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ramDataIn ControlUnit.v(74) " "Verilog HDL Always Construct warning at ControlUnit.v(74): inferring latch(es) for variable \"ramDataIn\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1633988189697 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_a\[0\] ControlUnit.v(74) " "Inferred latch for \"addr_a\[0\]\" at ControlUnit.v(74)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189699 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_a\[1\] ControlUnit.v(74) " "Inferred latch for \"addr_a\[1\]\" at ControlUnit.v(74)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189699 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_a\[2\] ControlUnit.v(74) " "Inferred latch for \"addr_a\[2\]\" at ControlUnit.v(74)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189699 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_a\[3\] ControlUnit.v(74) " "Inferred latch for \"addr_a\[3\]\" at ControlUnit.v(74)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189699 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluInstruction\[0\] ControlUnit.v(74) " "Inferred latch for \"aluInstruction\[0\]\" at ControlUnit.v(74)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189699 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluInstruction\[1\] ControlUnit.v(74) " "Inferred latch for \"aluInstruction\[1\]\" at ControlUnit.v(74)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189699 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluInstruction\[2\] ControlUnit.v(74) " "Inferred latch for \"aluInstruction\[2\]\" at ControlUnit.v(74)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189699 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluInstruction\[3\] ControlUnit.v(74) " "Inferred latch for \"aluInstruction\[3\]\" at ControlUnit.v(74)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189699 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[0\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[0\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189701 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[1\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[1\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189702 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[2\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[2\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189733 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[3\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[3\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189733 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[4\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[4\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189733 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[5\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[5\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189733 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[6\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[6\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189733 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[7\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[7\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189733 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[8\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[8\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189733 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[9\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[9\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189733 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[10\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[10\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189733 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[11\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[11\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189734 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[12\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[12\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189734 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[13\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[13\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189736 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[14\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[14\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189736 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[15\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[15\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189736 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[16\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[16\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189736 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[17\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[17\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189736 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[18\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[18\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189736 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[19\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[19\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189737 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[20\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[20\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189737 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[21\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[21\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189737 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[22\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[22\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189737 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[23\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[23\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189737 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[24\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[24\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189738 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[25\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[25\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189738 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[26\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[26\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189738 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[27\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[27\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189738 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[28\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[28\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189738 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[29\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[29\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189738 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[30\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[30\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189738 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataIn\[31\] ControlUnit.v(95) " "Inferred latch for \"ramDataIn\[31\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189738 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_c\[0\] ControlUnit.v(95) " "Inferred latch for \"addr_c\[0\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189738 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_c\[1\] ControlUnit.v(95) " "Inferred latch for \"addr_c\[1\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189738 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_c\[2\] ControlUnit.v(95) " "Inferred latch for \"addr_c\[2\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189738 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_c\[3\] ControlUnit.v(95) " "Inferred latch for \"addr_c\[3\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189739 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[0\] ControlUnit.v(95) " "Inferred latch for \"data_b\[0\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189739 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[1\] ControlUnit.v(95) " "Inferred latch for \"data_b\[1\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189739 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[2\] ControlUnit.v(95) " "Inferred latch for \"data_b\[2\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189740 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[3\] ControlUnit.v(95) " "Inferred latch for \"data_b\[3\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189740 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[4\] ControlUnit.v(95) " "Inferred latch for \"data_b\[4\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189740 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[5\] ControlUnit.v(95) " "Inferred latch for \"data_b\[5\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189741 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[6\] ControlUnit.v(95) " "Inferred latch for \"data_b\[6\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189741 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[7\] ControlUnit.v(95) " "Inferred latch for \"data_b\[7\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189741 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[8\] ControlUnit.v(95) " "Inferred latch for \"data_b\[8\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189741 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[9\] ControlUnit.v(95) " "Inferred latch for \"data_b\[9\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189741 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[10\] ControlUnit.v(95) " "Inferred latch for \"data_b\[10\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189741 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[11\] ControlUnit.v(95) " "Inferred latch for \"data_b\[11\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189743 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[12\] ControlUnit.v(95) " "Inferred latch for \"data_b\[12\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189743 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[13\] ControlUnit.v(95) " "Inferred latch for \"data_b\[13\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189743 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[14\] ControlUnit.v(95) " "Inferred latch for \"data_b\[14\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189743 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[15\] ControlUnit.v(95) " "Inferred latch for \"data_b\[15\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189743 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[16\] ControlUnit.v(95) " "Inferred latch for \"data_b\[16\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189743 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[17\] ControlUnit.v(95) " "Inferred latch for \"data_b\[17\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189743 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[18\] ControlUnit.v(95) " "Inferred latch for \"data_b\[18\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189743 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[19\] ControlUnit.v(95) " "Inferred latch for \"data_b\[19\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189743 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[20\] ControlUnit.v(95) " "Inferred latch for \"data_b\[20\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189743 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[21\] ControlUnit.v(95) " "Inferred latch for \"data_b\[21\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189743 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[22\] ControlUnit.v(95) " "Inferred latch for \"data_b\[22\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189745 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[23\] ControlUnit.v(95) " "Inferred latch for \"data_b\[23\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189745 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[24\] ControlUnit.v(95) " "Inferred latch for \"data_b\[24\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189745 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[25\] ControlUnit.v(95) " "Inferred latch for \"data_b\[25\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189745 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[26\] ControlUnit.v(95) " "Inferred latch for \"data_b\[26\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189745 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[27\] ControlUnit.v(95) " "Inferred latch for \"data_b\[27\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189745 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[28\] ControlUnit.v(95) " "Inferred latch for \"data_b\[28\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189745 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[29\] ControlUnit.v(95) " "Inferred latch for \"data_b\[29\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189745 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[30\] ControlUnit.v(95) " "Inferred latch for \"data_b\[30\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189745 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_b\[31\] ControlUnit.v(95) " "Inferred latch for \"data_b\[31\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189745 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_b ControlUnit.v(95) " "Inferred latch for \"we_b\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189745 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_b\[0\] ControlUnit.v(95) " "Inferred latch for \"addr_b\[0\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189745 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_b\[1\] ControlUnit.v(95) " "Inferred latch for \"addr_b\[1\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189745 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_b\[2\] ControlUnit.v(95) " "Inferred latch for \"addr_b\[2\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189745 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_b\[3\] ControlUnit.v(95) " "Inferred latch for \"addr_b\[3\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189745 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataAddress\[0\] ControlUnit.v(95) " "Inferred latch for \"ramDataAddress\[0\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189746 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataAddress\[1\] ControlUnit.v(95) " "Inferred latch for \"ramDataAddress\[1\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189746 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataAddress\[2\] ControlUnit.v(95) " "Inferred latch for \"ramDataAddress\[2\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189746 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataAddress\[3\] ControlUnit.v(95) " "Inferred latch for \"ramDataAddress\[3\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189746 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataAddress\[4\] ControlUnit.v(95) " "Inferred latch for \"ramDataAddress\[4\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189746 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataAddress\[5\] ControlUnit.v(95) " "Inferred latch for \"ramDataAddress\[5\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189746 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataAddress\[6\] ControlUnit.v(95) " "Inferred latch for \"ramDataAddress\[6\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189746 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramDataAddress\[7\] ControlUnit.v(95) " "Inferred latch for \"ramDataAddress\[7\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189746 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramEnWrite ControlUnit.v(95) " "Inferred latch for \"ramEnWrite\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189746 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[0\] ControlUnit.v(95) " "Inferred latch for \"data2\[0\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189746 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[1\] ControlUnit.v(95) " "Inferred latch for \"data2\[1\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189746 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[2\] ControlUnit.v(95) " "Inferred latch for \"data2\[2\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189746 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[3\] ControlUnit.v(95) " "Inferred latch for \"data2\[3\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189746 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[4\] ControlUnit.v(95) " "Inferred latch for \"data2\[4\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189746 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[5\] ControlUnit.v(95) " "Inferred latch for \"data2\[5\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189746 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[6\] ControlUnit.v(95) " "Inferred latch for \"data2\[6\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189746 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[7\] ControlUnit.v(95) " "Inferred latch for \"data2\[7\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189746 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[8\] ControlUnit.v(95) " "Inferred latch for \"data2\[8\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189746 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[9\] ControlUnit.v(95) " "Inferred latch for \"data2\[9\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189747 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[10\] ControlUnit.v(95) " "Inferred latch for \"data2\[10\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189747 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[11\] ControlUnit.v(95) " "Inferred latch for \"data2\[11\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189747 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[12\] ControlUnit.v(95) " "Inferred latch for \"data2\[12\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189747 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[13\] ControlUnit.v(95) " "Inferred latch for \"data2\[13\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189747 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[14\] ControlUnit.v(95) " "Inferred latch for \"data2\[14\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189747 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[15\] ControlUnit.v(95) " "Inferred latch for \"data2\[15\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189747 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[16\] ControlUnit.v(95) " "Inferred latch for \"data2\[16\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189747 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[17\] ControlUnit.v(95) " "Inferred latch for \"data2\[17\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189747 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[18\] ControlUnit.v(95) " "Inferred latch for \"data2\[18\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189747 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[19\] ControlUnit.v(95) " "Inferred latch for \"data2\[19\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189747 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[20\] ControlUnit.v(95) " "Inferred latch for \"data2\[20\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189747 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[21\] ControlUnit.v(95) " "Inferred latch for \"data2\[21\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189747 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[22\] ControlUnit.v(95) " "Inferred latch for \"data2\[22\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189747 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[23\] ControlUnit.v(95) " "Inferred latch for \"data2\[23\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189747 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[24\] ControlUnit.v(95) " "Inferred latch for \"data2\[24\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189747 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[25\] ControlUnit.v(95) " "Inferred latch for \"data2\[25\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189747 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[26\] ControlUnit.v(95) " "Inferred latch for \"data2\[26\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[27\] ControlUnit.v(95) " "Inferred latch for \"data2\[27\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[28\] ControlUnit.v(95) " "Inferred latch for \"data2\[28\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[29\] ControlUnit.v(95) " "Inferred latch for \"data2\[29\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[30\] ControlUnit.v(95) " "Inferred latch for \"data2\[30\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data2\[31\] ControlUnit.v(95) " "Inferred latch for \"data2\[31\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\] ControlUnit.v(95) " "Inferred latch for \"data1\[0\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\] ControlUnit.v(95) " "Inferred latch for \"data1\[1\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\] ControlUnit.v(95) " "Inferred latch for \"data1\[2\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\] ControlUnit.v(95) " "Inferred latch for \"data1\[3\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\] ControlUnit.v(95) " "Inferred latch for \"data1\[4\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\] ControlUnit.v(95) " "Inferred latch for \"data1\[5\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\] ControlUnit.v(95) " "Inferred latch for \"data1\[6\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\] ControlUnit.v(95) " "Inferred latch for \"data1\[7\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\] ControlUnit.v(95) " "Inferred latch for \"data1\[8\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\] ControlUnit.v(95) " "Inferred latch for \"data1\[9\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\] ControlUnit.v(95) " "Inferred latch for \"data1\[10\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\] ControlUnit.v(95) " "Inferred latch for \"data1\[11\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\] ControlUnit.v(95) " "Inferred latch for \"data1\[12\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\] ControlUnit.v(95) " "Inferred latch for \"data1\[13\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\] ControlUnit.v(95) " "Inferred latch for \"data1\[14\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\] ControlUnit.v(95) " "Inferred latch for \"data1\[15\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[16\] ControlUnit.v(95) " "Inferred latch for \"data1\[16\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189748 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[17\] ControlUnit.v(95) " "Inferred latch for \"data1\[17\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[18\] ControlUnit.v(95) " "Inferred latch for \"data1\[18\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[19\] ControlUnit.v(95) " "Inferred latch for \"data1\[19\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[20\] ControlUnit.v(95) " "Inferred latch for \"data1\[20\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[21\] ControlUnit.v(95) " "Inferred latch for \"data1\[21\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[22\] ControlUnit.v(95) " "Inferred latch for \"data1\[22\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[23\] ControlUnit.v(95) " "Inferred latch for \"data1\[23\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[24\] ControlUnit.v(95) " "Inferred latch for \"data1\[24\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[25\] ControlUnit.v(95) " "Inferred latch for \"data1\[25\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[26\] ControlUnit.v(95) " "Inferred latch for \"data1\[26\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[27\] ControlUnit.v(95) " "Inferred latch for \"data1\[27\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[28\] ControlUnit.v(95) " "Inferred latch for \"data1\[28\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[29\] ControlUnit.v(95) " "Inferred latch for \"data1\[29\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[30\] ControlUnit.v(95) " "Inferred latch for \"data1\[30\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[31\] ControlUnit.v(95) " "Inferred latch for \"data1\[31\]\" at ControlUnit.v(95)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[0\] ControlUnit.v(84) " "Inferred latch for \"data_c\[0\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[1\] ControlUnit.v(84) " "Inferred latch for \"data_c\[1\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[2\] ControlUnit.v(84) " "Inferred latch for \"data_c\[2\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[3\] ControlUnit.v(84) " "Inferred latch for \"data_c\[3\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[4\] ControlUnit.v(84) " "Inferred latch for \"data_c\[4\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[5\] ControlUnit.v(84) " "Inferred latch for \"data_c\[5\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[6\] ControlUnit.v(84) " "Inferred latch for \"data_c\[6\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[7\] ControlUnit.v(84) " "Inferred latch for \"data_c\[7\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[8\] ControlUnit.v(84) " "Inferred latch for \"data_c\[8\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189749 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[9\] ControlUnit.v(84) " "Inferred latch for \"data_c\[9\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[10\] ControlUnit.v(84) " "Inferred latch for \"data_c\[10\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[11\] ControlUnit.v(84) " "Inferred latch for \"data_c\[11\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[12\] ControlUnit.v(84) " "Inferred latch for \"data_c\[12\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[13\] ControlUnit.v(84) " "Inferred latch for \"data_c\[13\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[14\] ControlUnit.v(84) " "Inferred latch for \"data_c\[14\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[15\] ControlUnit.v(84) " "Inferred latch for \"data_c\[15\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[16\] ControlUnit.v(84) " "Inferred latch for \"data_c\[16\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[17\] ControlUnit.v(84) " "Inferred latch for \"data_c\[17\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[18\] ControlUnit.v(84) " "Inferred latch for \"data_c\[18\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[19\] ControlUnit.v(84) " "Inferred latch for \"data_c\[19\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[20\] ControlUnit.v(84) " "Inferred latch for \"data_c\[20\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[21\] ControlUnit.v(84) " "Inferred latch for \"data_c\[21\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[22\] ControlUnit.v(84) " "Inferred latch for \"data_c\[22\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[23\] ControlUnit.v(84) " "Inferred latch for \"data_c\[23\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[24\] ControlUnit.v(84) " "Inferred latch for \"data_c\[24\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[25\] ControlUnit.v(84) " "Inferred latch for \"data_c\[25\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[26\] ControlUnit.v(84) " "Inferred latch for \"data_c\[26\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[27\] ControlUnit.v(84) " "Inferred latch for \"data_c\[27\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[28\] ControlUnit.v(84) " "Inferred latch for \"data_c\[28\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[29\] ControlUnit.v(84) " "Inferred latch for \"data_c\[29\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[30\] ControlUnit.v(84) " "Inferred latch for \"data_c\[30\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_c\[31\] ControlUnit.v(84) " "Inferred latch for \"data_c\[31\]\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_c ControlUnit.v(84) " "Inferred latch for \"we_c\" at ControlUnit.v(84)" {  } { { "ControlUnit.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189750 "|tb|ControlUnit:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdpRam ControlUnit:cpu\|tdpRam:ram " "Elaborating entity \"tdpRam\" for hierarchy \"ControlUnit:cpu\|tdpRam:ram\"" {  } { { "ControlUnit.v" "ram" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633988189753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile ControlUnit:cpu\|RegFile:regFile " "Elaborating entity \"RegFile\" for hierarchy \"ControlUnit:cpu\|RegFile:regFile\"" {  } { { "ControlUnit.v" "regFile" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633988189776 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[0\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[0\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189813 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[1\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[1\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189813 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[2\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[2\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189814 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[3\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[3\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189814 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[4\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[4\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189814 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[5\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[5\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189823 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[6\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[6\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189823 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[7\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[7\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189823 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[8\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[8\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189823 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[9\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[9\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189823 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[10\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[10\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189823 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[11\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[11\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189824 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[12\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[12\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189824 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[13\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[13\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189824 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[14\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[14\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189824 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[15\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[15\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189824 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[16\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[16\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189824 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[17\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[17\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189825 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[18\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[18\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189825 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[19\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[19\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189825 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[20\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[20\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189825 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[21\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[21\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189825 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[22\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[22\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189825 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[23\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[23\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189825 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[24\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[24\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189826 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[25\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[25\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189827 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[26\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[26\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189827 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[27\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[27\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189827 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[28\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[28\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189827 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[29\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[29\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189827 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[30\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[30\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189827 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[31\] regFile.v(17) " "Inferred latch for \"regs\[0\]\[31\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189828 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[0\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[0\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189828 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[1\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[1\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189828 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[2\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[2\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189828 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[3\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[3\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189828 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[4\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[4\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189828 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[5\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[5\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189828 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[6\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[6\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189828 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[7\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[7\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189828 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[8\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[8\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189828 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[9\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[9\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189828 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[10\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[10\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189828 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[11\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[11\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189828 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[12\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[12\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189828 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[13\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[13\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189828 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[14\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[14\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189828 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[15\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[15\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189828 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[16\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[16\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189828 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[17\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[17\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189828 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[18\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[18\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[19\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[19\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[20\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[20\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[21\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[21\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[22\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[22\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[23\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[23\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[24\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[24\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[25\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[25\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[26\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[26\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[27\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[27\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[28\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[28\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[29\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[29\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[30\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[30\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[31\] regFile.v(17) " "Inferred latch for \"regs\[1\]\[31\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[0\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[0\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[1\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[1\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[2\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[2\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[3\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[3\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[4\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[4\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[5\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[5\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[6\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[6\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[7\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[7\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189829 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[8\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[8\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[9\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[9\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[10\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[10\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[11\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[11\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[12\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[12\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[13\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[13\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[14\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[14\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[15\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[15\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[16\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[16\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[17\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[17\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[18\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[18\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[19\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[19\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[20\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[20\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[21\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[21\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[22\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[22\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[23\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[23\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[24\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[24\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[25\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[25\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[26\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[26\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[27\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[27\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[28\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[28\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[29\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[29\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[30\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[30\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[31\] regFile.v(17) " "Inferred latch for \"regs\[2\]\[31\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[0\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[0\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[1\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[1\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189830 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[2\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[2\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[3\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[3\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[4\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[4\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[5\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[5\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[6\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[6\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[7\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[7\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[8\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[8\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[9\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[9\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[10\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[10\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[11\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[11\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[12\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[12\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[13\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[13\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[14\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[14\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[15\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[15\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[16\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[16\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[17\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[17\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[18\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[18\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[19\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[19\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[20\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[20\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[21\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[21\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[22\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[22\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[23\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[23\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[24\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[24\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[25\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[25\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[26\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[26\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[27\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[27\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[28\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[28\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[29\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[29\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189831 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[30\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[30\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189832 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[31\] regFile.v(17) " "Inferred latch for \"regs\[3\]\[31\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189832 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[0\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[0\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189832 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[1\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[1\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189832 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[2\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[2\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189832 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[3\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[3\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189832 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[4\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[4\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189832 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[5\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[5\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189832 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[6\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[6\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189832 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[7\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[7\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189832 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[8\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[8\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189832 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[9\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[9\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189832 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[10\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[10\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189832 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[11\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[11\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189833 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[12\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[12\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189833 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[13\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[13\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189833 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[14\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[14\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189833 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[15\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[15\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189833 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[16\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[16\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189833 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[17\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[17\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189833 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[18\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[18\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189833 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[19\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[19\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189833 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[20\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[20\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189833 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[21\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[21\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189833 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[22\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[22\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189833 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[23\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[23\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189833 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[24\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[24\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189833 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[25\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[25\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189833 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[26\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[26\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189833 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[27\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[27\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189833 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[28\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[28\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189833 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[29\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[29\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189833 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[30\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[30\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189833 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[31\] regFile.v(17) " "Inferred latch for \"regs\[4\]\[31\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189837 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[0\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[0\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189837 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[1\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[1\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189837 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[2\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[2\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189837 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[3\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[3\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189837 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[4\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[4\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189837 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[5\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[5\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189837 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[6\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[6\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189837 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[7\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[7\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189837 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[8\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[8\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189837 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[9\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[9\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189837 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[10\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[10\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[11\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[11\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[12\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[12\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[13\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[13\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[14\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[14\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[15\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[15\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[16\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[16\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[17\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[17\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[18\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[18\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[19\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[19\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[20\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[20\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[21\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[21\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[22\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[22\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[23\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[23\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[24\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[24\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[25\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[25\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[26\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[26\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[27\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[27\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[28\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[28\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[29\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[29\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[30\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[30\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[31\] regFile.v(17) " "Inferred latch for \"regs\[5\]\[31\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[0\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[0\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[1\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[1\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[2\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[2\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[3\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[3\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[4\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[4\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189838 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[5\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[5\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[6\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[6\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[7\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[7\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[8\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[8\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[9\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[9\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[10\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[10\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[11\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[11\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[12\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[12\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[13\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[13\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[14\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[14\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[15\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[15\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[16\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[16\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[17\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[17\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[18\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[18\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[19\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[19\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[20\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[20\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[21\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[21\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[22\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[22\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[23\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[23\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[24\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[24\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[25\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[25\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[26\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[26\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[27\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[27\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[28\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[28\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[29\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[29\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189839 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[30\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[30\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[31\] regFile.v(17) " "Inferred latch for \"regs\[6\]\[31\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[0\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[0\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[1\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[1\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[2\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[2\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[3\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[3\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[4\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[4\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[5\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[5\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[6\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[6\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[7\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[7\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[8\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[8\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[9\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[9\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[10\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[10\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[11\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[11\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[12\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[12\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[13\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[13\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[14\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[14\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[15\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[15\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[16\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[16\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[17\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[17\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[18\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[18\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[19\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[19\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[20\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[20\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[21\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[21\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[22\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[22\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[23\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[23\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[24\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[24\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[25\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[25\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189840 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[26\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[26\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[27\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[27\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[28\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[28\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[29\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[29\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[30\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[30\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[31\] regFile.v(17) " "Inferred latch for \"regs\[7\]\[31\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[0\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[0\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[1\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[1\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[2\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[2\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[3\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[3\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[4\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[4\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[5\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[5\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[6\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[6\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[7\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[7\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[8\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[8\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[9\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[9\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[10\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[10\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[11\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[11\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[12\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[12\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[13\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[13\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[14\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[14\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[15\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[15\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[16\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[16\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[17\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[17\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[18\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[18\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[19\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[19\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[20\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[20\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[21\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[21\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189841 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[22\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[22\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[23\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[23\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[24\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[24\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[25\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[25\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[26\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[26\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[27\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[27\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[28\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[28\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[29\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[29\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[30\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[30\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[31\] regFile.v(17) " "Inferred latch for \"regs\[8\]\[31\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[0\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[0\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[1\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[1\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[2\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[2\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[3\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[3\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[4\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[4\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[5\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[5\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[6\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[6\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[7\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[7\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[8\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[8\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[9\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[9\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[10\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[10\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[11\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[11\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[12\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[12\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189842 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[13\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[13\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[14\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[14\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[15\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[15\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[16\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[16\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[17\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[17\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[18\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[18\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[19\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[19\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[20\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[20\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[21\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[21\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[22\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[22\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[23\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[23\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[24\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[24\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[25\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[25\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[26\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[26\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[27\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[27\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[28\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[28\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[29\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[29\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[30\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[30\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[31\] regFile.v(17) " "Inferred latch for \"regs\[9\]\[31\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[0\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[0\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[1\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[1\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[2\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[2\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[3\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[3\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189843 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[4\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[4\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189854 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[5\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[5\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189854 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[6\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[6\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189854 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[7\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[7\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189854 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[8\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[8\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189854 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[9\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[9\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[10\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[10\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[11\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[11\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[12\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[12\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[13\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[13\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[14\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[14\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[15\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[15\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[16\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[16\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[17\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[17\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[18\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[18\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[19\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[19\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[20\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[20\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[21\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[21\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[22\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[22\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[23\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[23\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[24\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[24\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[25\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[25\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[26\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[26\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[27\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[27\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[28\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[28\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[29\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[29\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[30\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[30\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[31\] regFile.v(17) " "Inferred latch for \"regs\[10\]\[31\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189855 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[0\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[0\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[1\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[1\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[2\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[2\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[3\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[3\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[4\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[4\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[5\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[5\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[6\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[6\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[7\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[7\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[8\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[8\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[9\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[9\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[10\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[10\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[11\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[11\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[12\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[12\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[13\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[13\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[14\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[14\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[15\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[15\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[16\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[16\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[17\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[17\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[18\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[18\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[19\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[19\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[20\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[20\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[21\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[21\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[22\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[22\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[23\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[23\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[24\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[24\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[25\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[25\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[26\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[26\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[27\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[27\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189856 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[28\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[28\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[29\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[29\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[30\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[30\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[31\] regFile.v(17) " "Inferred latch for \"regs\[11\]\[31\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[0\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[0\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[1\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[1\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[2\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[2\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[3\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[3\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[4\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[4\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[5\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[5\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[6\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[6\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[7\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[7\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[8\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[8\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[9\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[9\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[10\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[10\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[11\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[11\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[12\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[12\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[13\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[13\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[14\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[14\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[15\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[15\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[16\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[16\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[17\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[17\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[18\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[18\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[19\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[19\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[20\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[20\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[21\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[21\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[22\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[22\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[23\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[23\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189857 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[24\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[24\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189858 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[25\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[25\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189858 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[26\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[26\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189858 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[27\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[27\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189858 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[28\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[28\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189858 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[29\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[29\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189858 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[30\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[30\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189858 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[31\] regFile.v(17) " "Inferred latch for \"regs\[12\]\[31\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189858 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[0\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[0\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189858 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[1\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[1\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189858 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[2\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[2\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189858 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[3\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[3\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189858 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[4\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[4\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189858 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[5\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[5\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189858 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[6\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[6\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189858 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[7\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[7\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189858 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[8\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[8\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189858 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[9\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[9\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189858 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[10\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[10\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189858 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[11\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[11\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189858 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[12\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[12\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189858 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[13\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[13\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[14\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[14\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[15\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[15\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[16\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[16\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[17\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[17\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[18\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[18\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[19\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[19\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[20\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[20\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[21\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[21\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[22\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[22\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[23\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[23\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[24\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[24\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[25\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[25\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[26\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[26\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[27\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[27\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[28\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[28\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[29\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[29\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[30\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[30\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[31\] regFile.v(17) " "Inferred latch for \"regs\[13\]\[31\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[0\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[0\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[1\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[1\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[2\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[2\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[3\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[3\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[4\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[4\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[5\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[5\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[6\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[6\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[7\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[7\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189859 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[8\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[8\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[9\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[9\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[10\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[10\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[11\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[11\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[12\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[12\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[13\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[13\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[14\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[14\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[15\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[15\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[16\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[16\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[17\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[17\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[18\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[18\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[19\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[19\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[20\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[20\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[21\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[21\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[22\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[22\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[23\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[23\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[24\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[24\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[25\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[25\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[26\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[26\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[27\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[27\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[28\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[28\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[29\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[29\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[30\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[30\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[31\] regFile.v(17) " "Inferred latch for \"regs\[14\]\[31\]\" at regFile.v(17)" {  } { { "regFile.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/regFile.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189860 "|tb|ControlUnit:cpu|RegFile:regFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu ControlUnit:cpu\|Alu:alu " "Elaborating entity \"Alu\" for hierarchy \"ControlUnit:cpu\|Alu:alu\"" {  } { { "ControlUnit.v" "alu" { Text "C:/Users/user/Desktop/Verilog/Ina/ControlUnit.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633988189861 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value alu.v(8) " "Verilog HDL Always Construct warning at alu.v(8): inferring latch(es) for variable \"value\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1633988189862 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[0\] alu.v(8) " "Inferred latch for \"value\[0\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189950 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[1\] alu.v(8) " "Inferred latch for \"value\[1\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189950 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[2\] alu.v(8) " "Inferred latch for \"value\[2\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988189950 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[3\] alu.v(8) " "Inferred latch for \"value\[3\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190039 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[4\] alu.v(8) " "Inferred latch for \"value\[4\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190039 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[5\] alu.v(8) " "Inferred latch for \"value\[5\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190039 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[6\] alu.v(8) " "Inferred latch for \"value\[6\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190083 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[7\] alu.v(8) " "Inferred latch for \"value\[7\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190083 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[8\] alu.v(8) " "Inferred latch for \"value\[8\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190083 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[9\] alu.v(8) " "Inferred latch for \"value\[9\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190179 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[10\] alu.v(8) " "Inferred latch for \"value\[10\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190179 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[11\] alu.v(8) " "Inferred latch for \"value\[11\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190179 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[12\] alu.v(8) " "Inferred latch for \"value\[12\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190276 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[13\] alu.v(8) " "Inferred latch for \"value\[13\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190276 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[14\] alu.v(8) " "Inferred latch for \"value\[14\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190276 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[15\] alu.v(8) " "Inferred latch for \"value\[15\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190404 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[16\] alu.v(8) " "Inferred latch for \"value\[16\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190404 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[17\] alu.v(8) " "Inferred latch for \"value\[17\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190404 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[18\] alu.v(8) " "Inferred latch for \"value\[18\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190405 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[19\] alu.v(8) " "Inferred latch for \"value\[19\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190406 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[20\] alu.v(8) " "Inferred latch for \"value\[20\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190406 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[21\] alu.v(8) " "Inferred latch for \"value\[21\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190406 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[22\] alu.v(8) " "Inferred latch for \"value\[22\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190406 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[23\] alu.v(8) " "Inferred latch for \"value\[23\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190406 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[24\] alu.v(8) " "Inferred latch for \"value\[24\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190407 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[25\] alu.v(8) " "Inferred latch for \"value\[25\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190407 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[26\] alu.v(8) " "Inferred latch for \"value\[26\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190407 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[27\] alu.v(8) " "Inferred latch for \"value\[27\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190407 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[28\] alu.v(8) " "Inferred latch for \"value\[28\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190407 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[29\] alu.v(8) " "Inferred latch for \"value\[29\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190407 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[30\] alu.v(8) " "Inferred latch for \"value\[30\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190408 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[31\] alu.v(8) " "Inferred latch for \"value\[31\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/Ina/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633988190408 "|tb|ControlUnit:cpu|Alu:alu"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/Verilog/Ina/output_files/Ina.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/Verilog/Ina/output_files/Ina.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1633988190611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633988190620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 01:36:30 2021 " "Processing ended: Tue Oct 12 01:36:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633988190620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633988190620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633988190620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1633988190620 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 16 s " "Quartus Prime Flow was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1633988191451 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633988192322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633988192322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 01:36:32 2021 " "Processing started: Tue Oct 12 01:36:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633988192322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1633988192322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Ina Ina " "Command: quartus_sh -t d:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Ina Ina" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1633988192322 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Ina Ina " "Quartus(args): --rtl_sim Ina Ina" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1633988192322 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1633988192459 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1633988192563 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1633988192564 ""}
{ "Warning" "0" "" "Warning: File Ina_run_msim_rtl_verilog.do already exists - backing up current file as Ina_run_msim_rtl_verilog.do.bak9" {  } {  } 0 0 "Warning: File Ina_run_msim_rtl_verilog.do already exists - backing up current file as Ina_run_msim_rtl_verilog.do.bak9" 0 0 "Shell" 0 0 1633988192972 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/user/Desktop/Verilog/Ina/simulation/modelsim/Ina_run_msim_rtl_verilog.do" {  } { { "C:/Users/user/Desktop/Verilog/Ina/simulation/modelsim/Ina_run_msim_rtl_verilog.do" "0" { Text "C:/Users/user/Desktop/Verilog/Ina/simulation/modelsim/Ina_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/user/Desktop/Verilog/Ina/simulation/modelsim/Ina_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1633988192984 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1633988192985 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1633988193036 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1633988193036 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/user/Desktop/Verilog/Ina/Ina_nativelink_simulation.rpt" {  } { { "C:/Users/user/Desktop/Verilog/Ina/Ina_nativelink_simulation.rpt" "0" { Text "C:/Users/user/Desktop/Verilog/Ina/Ina_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/user/Desktop/Verilog/Ina/Ina_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1633988193036 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1633988193036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633988193037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 01:36:33 2021 " "Processing ended: Tue Oct 12 01:36:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633988193037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633988193037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633988193037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1633988193037 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 17 s " "Quartus Prime Flow was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1633988465475 ""}
