Analysis & Synthesis report for uart
Sun Jul 23 19:41:23 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |uart|staten
 10. State Machine - |uart|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for Memory:mem|altsyncram:memory_rtl_0|altsyncram_07h1:auto_generated
 18. Parameter Settings for User Entity Instance: boudclock:baud
 19. Parameter Settings for User Entity Instance: transmitter:tr|boudclock:localclockOS
 20. Parameter Settings for User Entity Instance: reciever:re|boudclock:localclockOS
 21. Parameter Settings for Inferred Entity Instance: Memory:mem|altsyncram:memory_rtl_0
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "boudclock:baud"
 24. Port Connectivity Checks: "Memory:mem"
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jul 23 19:41:23 2017      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; uart                                       ;
; Top-level Entity Name              ; uart                                       ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 265                                        ;
;     Total combinational functions  ; 206                                        ;
;     Dedicated logic registers      ; 147                                        ;
; Total registers                    ; 147                                        ;
; Total pins                         ; 15                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 524,288                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; uart               ; uart               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; Memory.v                         ; yes             ; User Verilog HDL File        ; E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/new uart/Memory.v               ;         ;
; UART_transmitter.v               ; yes             ; User Verilog HDL File        ; E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/new uart/UART_transmitter.v     ;         ;
; UART_reciever.v                  ; yes             ; User Verilog HDL File        ; E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/new uart/UART_reciever.v        ;         ;
; boudclock.v                      ; yes             ; User Verilog HDL File        ; E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/new uart/boudclock.v            ;         ;
; uart.v                           ; yes             ; User Verilog HDL File        ; E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/new uart/uart.v                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf                            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc                            ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                             ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                                ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc                                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; db/altsyncram_07h1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/new uart/db/altsyncram_07h1.tdf ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/new uart/db/decode_rsa.tdf      ;         ;
; db/mux_bnb.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/My Projects/1.TRONIC/sem5/circuit design/Fpga project/new uart/db/mux_bnb.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 265       ;
;                                             ;           ;
; Total combinational functions               ; 206       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 119       ;
;     -- 3 input functions                    ; 38        ;
;     -- <=2 input functions                  ; 49        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 176       ;
;     -- arithmetic mode                      ; 30        ;
;                                             ;           ;
; Total registers                             ; 147       ;
;     -- Dedicated logic registers            ; 147       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 15        ;
; Total memory bits                           ; 524288    ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 183       ;
; Total fan-out                               ; 2908      ;
; Average fan-out                             ; 6.51      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                               ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                        ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------+--------------+
; |uart                                     ; 206 (52)          ; 147 (45)     ; 524288      ; 0            ; 0       ; 0         ; 15   ; 0            ; |uart                                                                                      ;              ;
;    |Memory:mem|                           ; 76 (68)           ; 52 (49)      ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|Memory:mem                                                                           ;              ;
;       |altsyncram:memory_rtl_0|           ; 8 (0)             ; 3 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|Memory:mem|altsyncram:memory_rtl_0                                                   ;              ;
;          |altsyncram_07h1:auto_generated| ; 8 (0)             ; 3 (3)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|Memory:mem|altsyncram:memory_rtl_0|altsyncram_07h1:auto_generated                    ;              ;
;             |decode_rsa:decode2|          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|Memory:mem|altsyncram:memory_rtl_0|altsyncram_07h1:auto_generated|decode_rsa:decode2 ;              ;
;    |reciever:re|                          ; 45 (29)           ; 26 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|reciever:re                                                                          ;              ;
;       |boudclock:localclockOS|            ; 16 (16)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|reciever:re|boudclock:localclockOS                                                   ;              ;
;    |transmitter:tr|                       ; 33 (17)           ; 24 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|transmitter:tr                                                                       ;              ;
;       |boudclock:localclockOS|            ; 16 (16)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |uart|transmitter:tr|boudclock:localclockOS                                                ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                   ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Memory:mem|altsyncram:memory_rtl_0|altsyncram_07h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; None ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |uart|staten                          ;
+--------------+-----------+-------------+--------------+
; Name         ; staten.00 ; staten.nope ; staten.trans ;
+--------------+-----------+-------------+--------------+
; staten.00    ; 0         ; 0           ; 0            ;
; staten.trans ; 1         ; 0           ; 1            ;
; staten.nope  ; 1         ; 1           ; 0            ;
+--------------+-----------+-------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |uart|state                       ;
+-------------+----------+------------+-------------+
; Name        ; state.00 ; state.nope ; state.trans ;
+-------------+----------+------------+-------------+
; state.00    ; 0        ; 0          ; 0           ;
; state.trans ; 1        ; 0          ; 1           ;
; state.nope  ; 1        ; 1          ; 0           ;
+-------------+----------+------------+-------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; read                                  ; Merged with write  ;
; state.00                              ; Lost fanout        ;
; state.trans                           ; Lost fanout        ;
; state.nope                            ; Lost fanout        ;
; staten.nope                           ; Lost fanout        ;
; Total Number of Removed Registers = 5 ;                    ;
+---------------------------------------+--------------------+


+-----------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                 ;
+---------------+--------------------+----------------------------------------+
; Register name ; Reason for Removal ; Registers Removed due to This Register ;
+---------------+--------------------+----------------------------------------+
; state.nope    ; Lost Fanouts       ; staten.nope                            ;
+---------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 147   ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 43    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; transmitter:tr|dataBit                 ; 2       ;
; write                                  ; 18      ;
; reciever:re|filter[1]                  ; 3       ;
; reciever:re|filter[0]                  ; 3       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                   ;
+------------------------------------+-------------------------+
; Register Name                      ; RAM Name                ;
+------------------------------------+-------------------------+
; Memory:mem|memory_rtl_0_bypass[0]  ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[1]  ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[2]  ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[3]  ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[4]  ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[5]  ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[6]  ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[7]  ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[8]  ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[9]  ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[10] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[11] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[12] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[13] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[14] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[15] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[16] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[17] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[18] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[19] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[20] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[21] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[22] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[23] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[24] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[25] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[26] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[27] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[28] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[29] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[30] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[31] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[32] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[33] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[34] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[35] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[36] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[37] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[38] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[39] ; Memory:mem|memory_rtl_0 ;
; Memory:mem|memory_rtl_0_bypass[40] ; Memory:mem|memory_rtl_0 ;
+------------------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |uart|transmitter:tr|state[0]                           ;
; 6:1                ; 17 bits   ; 68 LEs        ; 17 LEs               ; 51 LEs                 ; Yes        ; |uart|countn[5]                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |uart|staten                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |uart|staten                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |uart|transmitter:tr|boudclock:localclockOS|accumulator ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |uart|reciever:re|boudclock:localclockOS|accumulator    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |uart|count                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Memory:mem|altsyncram:memory_rtl_0|altsyncram_07h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boudclock:baud ;
+------------------------+----------+-------------------------+
; Parameter Name         ; Value    ; Type                    ;
+------------------------+----------+-------------------------+
; clockfreq              ; 50000000 ; Signed Integer          ;
; boudrate               ; 115200   ; Signed Integer          ;
; overSamplingMultiplier ; 1        ; Signed Integer          ;
; multiplier             ; 434      ; Signed Integer          ;
+------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transmitter:tr|boudclock:localclockOS ;
+------------------------+----------+------------------------------------------------+
; Parameter Name         ; Value    ; Type                                           ;
+------------------------+----------+------------------------------------------------+
; clockfreq              ; 50000000 ; Signed Integer                                 ;
; boudrate               ; 115200   ; Signed Integer                                 ;
; overSamplingMultiplier ; 1        ; Signed Integer                                 ;
; multiplier             ; 434      ; Signed Integer                                 ;
+------------------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reciever:re|boudclock:localclockOS ;
+------------------------+----------+---------------------------------------------+
; Parameter Name         ; Value    ; Type                                        ;
+------------------------+----------+---------------------------------------------+
; clockfreq              ; 50000000 ; Signed Integer                              ;
; boudrate               ; 115200   ; Signed Integer                              ;
; overSamplingMultiplier ; 1        ; Signed Integer                              ;
; multiplier             ; 434      ; Signed Integer                              ;
+------------------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Memory:mem|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 8                    ; Untyped                 ;
; WIDTHAD_A                          ; 16                   ; Untyped                 ;
; NUMWORDS_A                         ; 65536                ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 8                    ; Untyped                 ;
; WIDTHAD_B                          ; 16                   ; Untyped                 ;
; NUMWORDS_B                         ; 65536                ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_07h1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                               ;
+-------------------------------------------+------------------------------------+
; Name                                      ; Value                              ;
+-------------------------------------------+------------------------------------+
; Number of entity instances                ; 1                                  ;
; Entity Instance                           ; Memory:mem|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                          ;
;     -- WIDTH_A                            ; 8                                  ;
;     -- NUMWORDS_A                         ; 65536                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 8                                  ;
;     -- NUMWORDS_B                         ; 65536                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                           ;
+-------------------------------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "boudclock:baud"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; start    ; Input  ; Info     ; Explicitly unconnected                                                              ;
; boudtick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:mem"                                                                                                                                   ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Din  ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "Din[15..8]" will be connected to GND. ;
; Dout ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "Dout[15..8]" have no fanouts                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sun Jul 23 19:41:19 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: Memory
Info (12021): Found 1 design units, including 1 entities, in source file uart_transmitter.v
    Info (12023): Found entity 1: transmitter
Info (12021): Found 1 design units, including 1 entities, in source file uart_reciever.v
    Info (12023): Found entity 1: reciever
Info (12021): Found 1 design units, including 1 entities, in source file boudclock.v
    Info (12023): Found entity 1: boudclock
Warning (10229): Verilog HDL Expression warning at uart.v(31): truncated literal to match 2 bits
Warning (10275): Verilog HDL Module Instantiation warning at uart.v(36): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file uart.v
    Info (12023): Found entity 1: uart
Warning (10236): Verilog HDL Implicit Net warning at UART_transmitter.v(21): created implicit net for "boudgen"
Info (12127): Elaborating entity "uart" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at uart.v(13): object "tx_start" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at uart.v(33): truncated value with size 17 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at uart.v(44): truncated value with size 17 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart.v(49): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at uart.v(50): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at uart.v(64): truncated value with size 32 to match size of target (17)
Warning (10034): Output port "res" at uart.v(6) has no driver
Warning (10034): Output port "t" at uart.v(9) has no driver
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:mem"
Warning (10230): Verilog HDL assignment warning at Memory.v(17): truncated value with size 16 to match size of target (8)
Info (12128): Elaborating entity "boudclock" for hierarchy "boudclock:baud"
Warning (10230): Verilog HDL assignment warning at boudclock.v(31): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "transmitter" for hierarchy "transmitter:tr"
Warning (10230): Verilog HDL assignment warning at UART_transmitter.v(33): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_transmitter.v(38): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_transmitter.v(43): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_transmitter.v(48): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_transmitter.v(53): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_transmitter.v(58): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_transmitter.v(63): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_transmitter.v(68): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_transmitter.v(73): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_transmitter.v(78): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "reciever" for hierarchy "reciever:re"
Warning (10230): Verilog HDL assignment warning at UART_reciever.v(23): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_reciever.v(27): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_reciever.v(31): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_reciever.v(35): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_reciever.v(39): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_reciever.v(43): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_reciever.v(47): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_reciever.v(51): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART_reciever.v(55): truncated value with size 32 to match size of target (4)
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer reciever:re|activeClock
    Warning (19017): Found clock multiplexer transmitter:tr|transmeterClock
Warning (276020): Inferred RAM node "Memory:mem|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Memory:mem|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "Memory:mem|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "Memory:mem|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_07h1.tdf
    Info (12023): Found entity 1: altsyncram_07h1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf
    Info (12023): Found entity 1: mux_bnb
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "res" is stuck at GND
    Warning (13410): Pin "t" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Reset"
    Warning (15610): No output dependent on input pin "start"
Info (21057): Implemented 376 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 297 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 483 megabytes
    Info: Processing ended: Sun Jul 23 19:41:23 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


