# CPU-implementation
Design of 32 bit verilog based CPU with ALU, CU, Register files and caching which supports simple instructions.

## CPU with data memory

![CPU with data memory](https://github.com/Virajanidh/CPU-implementation/blob/main/images/1.png)

## CPU with data cache and data memory

![CPU with data cache and data memory](https://github.com/Virajanidh/CPU-implementation/blob/main/images/2.png)
