rom_0.v,verilog,xil_defaultlib,../../../ip/rom_0/sim/rom_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
