#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x273b800 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x273b990 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x272c2d0 .functor NOT 1, L_0x279e910, C4<0>, C4<0>, C4<0>;
L_0x279e6f0 .functor XOR 2, L_0x279e590, L_0x279e650, C4<00>, C4<00>;
L_0x279e800 .functor XOR 2, L_0x279e6f0, L_0x279e760, C4<00>, C4<00>;
v0x2794600_0 .net *"_ivl_10", 1 0, L_0x279e760;  1 drivers
v0x2794700_0 .net *"_ivl_12", 1 0, L_0x279e800;  1 drivers
v0x27947e0_0 .net *"_ivl_2", 1 0, L_0x2797970;  1 drivers
v0x27948a0_0 .net *"_ivl_4", 1 0, L_0x279e590;  1 drivers
v0x2794980_0 .net *"_ivl_6", 1 0, L_0x279e650;  1 drivers
v0x2794ab0_0 .net *"_ivl_8", 1 0, L_0x279e6f0;  1 drivers
v0x2794b90_0 .net "a", 0 0, v0x278e5a0_0;  1 drivers
v0x2794c30_0 .net "b", 0 0, v0x278e640_0;  1 drivers
v0x2794cd0_0 .net "c", 0 0, v0x278e6e0_0;  1 drivers
v0x2794d70_0 .var "clk", 0 0;
v0x2794e10_0 .net "d", 0 0, v0x278e820_0;  1 drivers
v0x2794eb0_0 .net "out_pos_dut", 0 0, L_0x279e430;  1 drivers
v0x2794f50_0 .net "out_pos_ref", 0 0, L_0x2796480;  1 drivers
v0x2794ff0_0 .net "out_sop_dut", 0 0, L_0x279b580;  1 drivers
v0x2795090_0 .net "out_sop_ref", 0 0, L_0x2768d50;  1 drivers
v0x2795130_0 .var/2u "stats1", 223 0;
v0x27951d0_0 .var/2u "strobe", 0 0;
v0x2795270_0 .net "tb_match", 0 0, L_0x279e910;  1 drivers
v0x2795340_0 .net "tb_mismatch", 0 0, L_0x272c2d0;  1 drivers
v0x27953e0_0 .net "wavedrom_enable", 0 0, v0x278eaf0_0;  1 drivers
v0x27954b0_0 .net "wavedrom_title", 511 0, v0x278eb90_0;  1 drivers
L_0x2797970 .concat [ 1 1 0 0], L_0x2796480, L_0x2768d50;
L_0x279e590 .concat [ 1 1 0 0], L_0x2796480, L_0x2768d50;
L_0x279e650 .concat [ 1 1 0 0], L_0x279e430, L_0x279b580;
L_0x279e760 .concat [ 1 1 0 0], L_0x2796480, L_0x2768d50;
L_0x279e910 .cmp/eeq 2, L_0x2797970, L_0x279e800;
S_0x273bb20 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x273b990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x272c6b0 .functor AND 1, v0x278e6e0_0, v0x278e820_0, C4<1>, C4<1>;
L_0x272ca90 .functor NOT 1, v0x278e5a0_0, C4<0>, C4<0>, C4<0>;
L_0x272ce70 .functor NOT 1, v0x278e640_0, C4<0>, C4<0>, C4<0>;
L_0x272d0f0 .functor AND 1, L_0x272ca90, L_0x272ce70, C4<1>, C4<1>;
L_0x2746410 .functor AND 1, L_0x272d0f0, v0x278e6e0_0, C4<1>, C4<1>;
L_0x2768d50 .functor OR 1, L_0x272c6b0, L_0x2746410, C4<0>, C4<0>;
L_0x2795900 .functor NOT 1, v0x278e640_0, C4<0>, C4<0>, C4<0>;
L_0x2795970 .functor OR 1, L_0x2795900, v0x278e820_0, C4<0>, C4<0>;
L_0x2795a80 .functor AND 1, v0x278e6e0_0, L_0x2795970, C4<1>, C4<1>;
L_0x2795b40 .functor NOT 1, v0x278e5a0_0, C4<0>, C4<0>, C4<0>;
L_0x2795c10 .functor OR 1, L_0x2795b40, v0x278e640_0, C4<0>, C4<0>;
L_0x2795c80 .functor AND 1, L_0x2795a80, L_0x2795c10, C4<1>, C4<1>;
L_0x2795e00 .functor NOT 1, v0x278e640_0, C4<0>, C4<0>, C4<0>;
L_0x2795e70 .functor OR 1, L_0x2795e00, v0x278e820_0, C4<0>, C4<0>;
L_0x2795d90 .functor AND 1, v0x278e6e0_0, L_0x2795e70, C4<1>, C4<1>;
L_0x2796000 .functor NOT 1, v0x278e5a0_0, C4<0>, C4<0>, C4<0>;
L_0x2796100 .functor OR 1, L_0x2796000, v0x278e820_0, C4<0>, C4<0>;
L_0x27961c0 .functor AND 1, L_0x2795d90, L_0x2796100, C4<1>, C4<1>;
L_0x2796370 .functor XNOR 1, L_0x2795c80, L_0x27961c0, C4<0>, C4<0>;
v0x272bc00_0 .net *"_ivl_0", 0 0, L_0x272c6b0;  1 drivers
v0x272c000_0 .net *"_ivl_12", 0 0, L_0x2795900;  1 drivers
v0x272c3e0_0 .net *"_ivl_14", 0 0, L_0x2795970;  1 drivers
v0x272c7c0_0 .net *"_ivl_16", 0 0, L_0x2795a80;  1 drivers
v0x272cba0_0 .net *"_ivl_18", 0 0, L_0x2795b40;  1 drivers
v0x272cf80_0 .net *"_ivl_2", 0 0, L_0x272ca90;  1 drivers
v0x272d200_0 .net *"_ivl_20", 0 0, L_0x2795c10;  1 drivers
v0x278cb10_0 .net *"_ivl_24", 0 0, L_0x2795e00;  1 drivers
v0x278cbf0_0 .net *"_ivl_26", 0 0, L_0x2795e70;  1 drivers
v0x278ccd0_0 .net *"_ivl_28", 0 0, L_0x2795d90;  1 drivers
v0x278cdb0_0 .net *"_ivl_30", 0 0, L_0x2796000;  1 drivers
v0x278ce90_0 .net *"_ivl_32", 0 0, L_0x2796100;  1 drivers
v0x278cf70_0 .net *"_ivl_36", 0 0, L_0x2796370;  1 drivers
L_0x7f29b0cc8018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x278d030_0 .net *"_ivl_38", 0 0, L_0x7f29b0cc8018;  1 drivers
v0x278d110_0 .net *"_ivl_4", 0 0, L_0x272ce70;  1 drivers
v0x278d1f0_0 .net *"_ivl_6", 0 0, L_0x272d0f0;  1 drivers
v0x278d2d0_0 .net *"_ivl_8", 0 0, L_0x2746410;  1 drivers
v0x278d3b0_0 .net "a", 0 0, v0x278e5a0_0;  alias, 1 drivers
v0x278d470_0 .net "b", 0 0, v0x278e640_0;  alias, 1 drivers
v0x278d530_0 .net "c", 0 0, v0x278e6e0_0;  alias, 1 drivers
v0x278d5f0_0 .net "d", 0 0, v0x278e820_0;  alias, 1 drivers
v0x278d6b0_0 .net "out_pos", 0 0, L_0x2796480;  alias, 1 drivers
v0x278d770_0 .net "out_sop", 0 0, L_0x2768d50;  alias, 1 drivers
v0x278d830_0 .net "pos0", 0 0, L_0x2795c80;  1 drivers
v0x278d8f0_0 .net "pos1", 0 0, L_0x27961c0;  1 drivers
L_0x2796480 .functor MUXZ 1, L_0x7f29b0cc8018, L_0x2795c80, L_0x2796370, C4<>;
S_0x278da70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x273b990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x278e5a0_0 .var "a", 0 0;
v0x278e640_0 .var "b", 0 0;
v0x278e6e0_0 .var "c", 0 0;
v0x278e780_0 .net "clk", 0 0, v0x2794d70_0;  1 drivers
v0x278e820_0 .var "d", 0 0;
v0x278e910_0 .var/2u "fail", 0 0;
v0x278e9b0_0 .var/2u "fail1", 0 0;
v0x278ea50_0 .net "tb_match", 0 0, L_0x279e910;  alias, 1 drivers
v0x278eaf0_0 .var "wavedrom_enable", 0 0;
v0x278eb90_0 .var "wavedrom_title", 511 0;
E_0x273a170/0 .event negedge, v0x278e780_0;
E_0x273a170/1 .event posedge, v0x278e780_0;
E_0x273a170 .event/or E_0x273a170/0, E_0x273a170/1;
S_0x278dda0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x278da70;
 .timescale -12 -12;
v0x278dfe0_0 .var/2s "i", 31 0;
E_0x273a010 .event posedge, v0x278e780_0;
S_0x278e0e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x278da70;
 .timescale -12 -12;
v0x278e2e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x278e3c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x278da70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x278ed70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x273b990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2796630 .functor NOT 1, v0x278e5a0_0, C4<0>, C4<0>, C4<0>;
L_0x27966c0 .functor NOT 1, v0x278e640_0, C4<0>, C4<0>, C4<0>;
L_0x2796860 .functor AND 1, L_0x2796630, L_0x27966c0, C4<1>, C4<1>;
L_0x2796970 .functor NOT 1, v0x278e6e0_0, C4<0>, C4<0>, C4<0>;
L_0x2796b20 .functor AND 1, L_0x2796860, L_0x2796970, C4<1>, C4<1>;
L_0x2796c30 .functor NOT 1, v0x278e820_0, C4<0>, C4<0>, C4<0>;
L_0x2796df0 .functor AND 1, L_0x2796b20, L_0x2796c30, C4<1>, C4<1>;
L_0x2796f00 .functor NOT 1, v0x278e640_0, C4<0>, C4<0>, C4<0>;
L_0x2796fc0 .functor AND 1, v0x278e5a0_0, L_0x2796f00, C4<1>, C4<1>;
L_0x2797190 .functor NOT 1, v0x278e6e0_0, C4<0>, C4<0>, C4<0>;
L_0x2797260 .functor AND 1, L_0x2796fc0, L_0x2797190, C4<1>, C4<1>;
L_0x2797320 .functor NOT 1, v0x278e820_0, C4<0>, C4<0>, C4<0>;
L_0x2797400 .functor AND 1, L_0x2797260, L_0x2797320, C4<1>, C4<1>;
L_0x2797510 .functor OR 1, L_0x2796df0, L_0x2797400, C4<0>, C4<0>;
L_0x2797390 .functor NOT 1, v0x278e5a0_0, C4<0>, C4<0>, C4<0>;
L_0x27976a0 .functor AND 1, L_0x2797390, v0x278e640_0, C4<1>, C4<1>;
L_0x27977f0 .functor NOT 1, v0x278e6e0_0, C4<0>, C4<0>, C4<0>;
L_0x2797860 .functor AND 1, L_0x27976a0, L_0x27977f0, C4<1>, C4<1>;
L_0x2797a10 .functor NOT 1, v0x278e820_0, C4<0>, C4<0>, C4<0>;
L_0x2797a80 .functor AND 1, L_0x2797860, L_0x2797a10, C4<1>, C4<1>;
L_0x2797c40 .functor OR 1, L_0x2797510, L_0x2797a80, C4<0>, C4<0>;
L_0x2797d50 .functor NOT 1, v0x278e5a0_0, C4<0>, C4<0>, C4<0>;
L_0x2797e80 .functor NOT 1, v0x278e640_0, C4<0>, C4<0>, C4<0>;
L_0x2797ef0 .functor AND 1, L_0x2797d50, L_0x2797e80, C4<1>, C4<1>;
L_0x27980d0 .functor AND 1, L_0x2797ef0, v0x278e6e0_0, C4<1>, C4<1>;
L_0x2798190 .functor NOT 1, v0x278e820_0, C4<0>, C4<0>, C4<0>;
L_0x27982e0 .functor AND 1, L_0x27980d0, L_0x2798190, C4<1>, C4<1>;
L_0x27983f0 .functor OR 1, L_0x2797c40, L_0x27982e0, C4<0>, C4<0>;
L_0x27985f0 .functor NOT 1, v0x278e5a0_0, C4<0>, C4<0>, C4<0>;
L_0x2798660 .functor NOT 1, v0x278e640_0, C4<0>, C4<0>, C4<0>;
L_0x27987d0 .functor AND 1, L_0x27985f0, L_0x2798660, C4<1>, C4<1>;
L_0x27988e0 .functor NOT 1, v0x278e6e0_0, C4<0>, C4<0>, C4<0>;
L_0x2798a60 .functor AND 1, L_0x27987d0, L_0x27988e0, C4<1>, C4<1>;
L_0x2798b70 .functor AND 1, L_0x2798a60, v0x278e820_0, C4<1>, C4<1>;
L_0x2798d50 .functor OR 1, L_0x27983f0, L_0x2798b70, C4<0>, C4<0>;
L_0x2798e60 .functor AND 1, v0x278e5a0_0, v0x278e640_0, C4<1>, C4<1>;
L_0x2799000 .functor AND 1, L_0x2798e60, v0x278e6e0_0, C4<1>, C4<1>;
L_0x27990c0 .functor NOT 1, v0x278e820_0, C4<0>, C4<0>, C4<0>;
L_0x2798ed0 .functor AND 1, L_0x2799000, L_0x27990c0, C4<1>, C4<1>;
L_0x2799270 .functor OR 1, L_0x2798d50, L_0x2798ed0, C4<0>, C4<0>;
L_0x27994d0 .functor AND 1, v0x278e5a0_0, v0x278e640_0, C4<1>, C4<1>;
L_0x2799540 .functor AND 1, L_0x27994d0, v0x278e820_0, C4<1>, C4<1>;
L_0x2799760 .functor NOT 1, v0x278e820_0, C4<0>, C4<0>, C4<0>;
L_0x27997d0 .functor AND 1, L_0x2799540, L_0x2799760, C4<1>, C4<1>;
L_0x2799a50 .functor OR 1, L_0x2799270, L_0x27997d0, C4<0>, C4<0>;
L_0x2799b60 .functor NOT 1, v0x278e640_0, C4<0>, C4<0>, C4<0>;
L_0x2799d50 .functor AND 1, v0x278e5a0_0, L_0x2799b60, C4<1>, C4<1>;
L_0x2799e10 .functor AND 1, L_0x2799d50, v0x278e6e0_0, C4<1>, C4<1>;
L_0x279a060 .functor AND 1, L_0x2799e10, v0x278e820_0, C4<1>, C4<1>;
L_0x279a120 .functor OR 1, L_0x2799a50, L_0x279a060, C4<0>, C4<0>;
L_0x279a3d0 .functor AND 1, v0x278e5a0_0, v0x278e6e0_0, C4<1>, C4<1>;
L_0x279a440 .functor AND 1, L_0x279a3d0, v0x278e820_0, C4<1>, C4<1>;
L_0x279a6b0 .functor NOT 1, v0x278e820_0, C4<0>, C4<0>, C4<0>;
L_0x279a720 .functor AND 1, L_0x279a440, L_0x279a6b0, C4<1>, C4<1>;
L_0x279a9f0 .functor OR 1, L_0x279a120, L_0x279a720, C4<0>, C4<0>;
L_0x279ab00 .functor AND 1, v0x278e5a0_0, v0x278e640_0, C4<1>, C4<1>;
L_0x279b160 .functor AND 1, L_0x279ab00, v0x278e820_0, C4<1>, C4<1>;
L_0x279b220 .functor NOT 1, v0x278e820_0, C4<0>, C4<0>, C4<0>;
L_0x279b470 .functor AND 1, L_0x279b160, L_0x279b220, C4<1>, C4<1>;
L_0x279b580 .functor OR 1, L_0x279a9f0, L_0x279b470, C4<0>, C4<0>;
L_0x279b8d0 .functor NOT 1, v0x278e5a0_0, C4<0>, C4<0>, C4<0>;
L_0x279b940 .functor NOT 1, v0x278e640_0, C4<0>, C4<0>, C4<0>;
L_0x279bbb0 .functor OR 1, L_0x279b8d0, L_0x279b940, C4<0>, C4<0>;
L_0x279bcc0 .functor NOT 1, v0x278e6e0_0, C4<0>, C4<0>, C4<0>;
L_0x279c150 .functor OR 1, L_0x279bbb0, L_0x279bcc0, C4<0>, C4<0>;
L_0x279c260 .functor NOT 1, v0x278e820_0, C4<0>, C4<0>, C4<0>;
L_0x279c4f0 .functor OR 1, L_0x279c150, L_0x279c260, C4<0>, C4<0>;
L_0x279c600 .functor NOT 1, v0x278e640_0, C4<0>, C4<0>, C4<0>;
L_0x279c8a0 .functor OR 1, v0x278e5a0_0, L_0x279c600, C4<0>, C4<0>;
L_0x279c960 .functor NOT 1, v0x278e6e0_0, C4<0>, C4<0>, C4<0>;
L_0x279cc10 .functor OR 1, L_0x279c8a0, L_0x279c960, C4<0>, C4<0>;
L_0x279cd20 .functor OR 1, L_0x279cc10, v0x278e820_0, C4<0>, C4<0>;
L_0x279d030 .functor AND 1, L_0x279c4f0, L_0x279cd20, C4<1>, C4<1>;
L_0x279d140 .functor OR 1, v0x278e5a0_0, v0x278e640_0, C4<0>, C4<0>;
L_0x279d410 .functor NOT 1, v0x278e6e0_0, C4<0>, C4<0>, C4<0>;
L_0x279d480 .functor OR 1, L_0x279d140, L_0x279d410, C4<0>, C4<0>;
L_0x279d800 .functor OR 1, L_0x279d480, v0x278e820_0, C4<0>, C4<0>;
L_0x279d8c0 .functor AND 1, L_0x279d030, L_0x279d800, C4<1>, C4<1>;
L_0x279dc50 .functor OR 1, v0x278e5a0_0, v0x278e640_0, C4<0>, C4<0>;
L_0x279dcc0 .functor OR 1, L_0x279dc50, v0x278e6e0_0, C4<0>, C4<0>;
L_0x279e010 .functor NOT 1, v0x278e820_0, C4<0>, C4<0>, C4<0>;
L_0x279e080 .functor OR 1, L_0x279dcc0, L_0x279e010, C4<0>, C4<0>;
L_0x279e430 .functor AND 1, L_0x279d8c0, L_0x279e080, C4<1>, C4<1>;
v0x278ef30_0 .net *"_ivl_0", 0 0, L_0x2796630;  1 drivers
v0x278f010_0 .net *"_ivl_10", 0 0, L_0x2796c30;  1 drivers
v0x278f0f0_0 .net *"_ivl_100", 0 0, L_0x279a3d0;  1 drivers
v0x278f1e0_0 .net *"_ivl_102", 0 0, L_0x279a440;  1 drivers
v0x278f2c0_0 .net *"_ivl_104", 0 0, L_0x279a6b0;  1 drivers
v0x278f3f0_0 .net *"_ivl_106", 0 0, L_0x279a720;  1 drivers
v0x278f4d0_0 .net *"_ivl_108", 0 0, L_0x279a9f0;  1 drivers
v0x278f5b0_0 .net *"_ivl_110", 0 0, L_0x279ab00;  1 drivers
v0x278f690_0 .net *"_ivl_112", 0 0, L_0x279b160;  1 drivers
v0x278f800_0 .net *"_ivl_114", 0 0, L_0x279b220;  1 drivers
v0x278f8e0_0 .net *"_ivl_116", 0 0, L_0x279b470;  1 drivers
v0x278f9c0_0 .net *"_ivl_12", 0 0, L_0x2796df0;  1 drivers
v0x278faa0_0 .net *"_ivl_120", 0 0, L_0x279b8d0;  1 drivers
v0x278fb80_0 .net *"_ivl_122", 0 0, L_0x279b940;  1 drivers
v0x278fc60_0 .net *"_ivl_124", 0 0, L_0x279bbb0;  1 drivers
v0x278fd40_0 .net *"_ivl_126", 0 0, L_0x279bcc0;  1 drivers
v0x278fe20_0 .net *"_ivl_128", 0 0, L_0x279c150;  1 drivers
v0x2790010_0 .net *"_ivl_130", 0 0, L_0x279c260;  1 drivers
v0x27900f0_0 .net *"_ivl_132", 0 0, L_0x279c4f0;  1 drivers
v0x27901d0_0 .net *"_ivl_134", 0 0, L_0x279c600;  1 drivers
v0x27902b0_0 .net *"_ivl_136", 0 0, L_0x279c8a0;  1 drivers
v0x2790390_0 .net *"_ivl_138", 0 0, L_0x279c960;  1 drivers
v0x2790470_0 .net *"_ivl_14", 0 0, L_0x2796f00;  1 drivers
v0x2790550_0 .net *"_ivl_140", 0 0, L_0x279cc10;  1 drivers
v0x2790630_0 .net *"_ivl_142", 0 0, L_0x279cd20;  1 drivers
v0x2790710_0 .net *"_ivl_144", 0 0, L_0x279d030;  1 drivers
v0x27907f0_0 .net *"_ivl_146", 0 0, L_0x279d140;  1 drivers
v0x27908d0_0 .net *"_ivl_148", 0 0, L_0x279d410;  1 drivers
v0x27909b0_0 .net *"_ivl_150", 0 0, L_0x279d480;  1 drivers
v0x2790a90_0 .net *"_ivl_152", 0 0, L_0x279d800;  1 drivers
v0x2790b70_0 .net *"_ivl_154", 0 0, L_0x279d8c0;  1 drivers
v0x2790c50_0 .net *"_ivl_156", 0 0, L_0x279dc50;  1 drivers
v0x2790d30_0 .net *"_ivl_158", 0 0, L_0x279dcc0;  1 drivers
v0x2791020_0 .net *"_ivl_16", 0 0, L_0x2796fc0;  1 drivers
v0x2791100_0 .net *"_ivl_160", 0 0, L_0x279e010;  1 drivers
v0x27911e0_0 .net *"_ivl_162", 0 0, L_0x279e080;  1 drivers
v0x27912c0_0 .net *"_ivl_18", 0 0, L_0x2797190;  1 drivers
v0x27913a0_0 .net *"_ivl_2", 0 0, L_0x27966c0;  1 drivers
v0x2791480_0 .net *"_ivl_20", 0 0, L_0x2797260;  1 drivers
v0x2791560_0 .net *"_ivl_22", 0 0, L_0x2797320;  1 drivers
v0x2791640_0 .net *"_ivl_24", 0 0, L_0x2797400;  1 drivers
v0x2791720_0 .net *"_ivl_26", 0 0, L_0x2797510;  1 drivers
v0x2791800_0 .net *"_ivl_28", 0 0, L_0x2797390;  1 drivers
v0x27918e0_0 .net *"_ivl_30", 0 0, L_0x27976a0;  1 drivers
v0x27919c0_0 .net *"_ivl_32", 0 0, L_0x27977f0;  1 drivers
v0x2791aa0_0 .net *"_ivl_34", 0 0, L_0x2797860;  1 drivers
v0x2791b80_0 .net *"_ivl_36", 0 0, L_0x2797a10;  1 drivers
v0x2791c60_0 .net *"_ivl_38", 0 0, L_0x2797a80;  1 drivers
v0x2791d40_0 .net *"_ivl_4", 0 0, L_0x2796860;  1 drivers
v0x2791e20_0 .net *"_ivl_40", 0 0, L_0x2797c40;  1 drivers
v0x2791f00_0 .net *"_ivl_42", 0 0, L_0x2797d50;  1 drivers
v0x2791fe0_0 .net *"_ivl_44", 0 0, L_0x2797e80;  1 drivers
v0x27920c0_0 .net *"_ivl_46", 0 0, L_0x2797ef0;  1 drivers
v0x27921a0_0 .net *"_ivl_48", 0 0, L_0x27980d0;  1 drivers
v0x2792280_0 .net *"_ivl_50", 0 0, L_0x2798190;  1 drivers
v0x2792360_0 .net *"_ivl_52", 0 0, L_0x27982e0;  1 drivers
v0x2792440_0 .net *"_ivl_54", 0 0, L_0x27983f0;  1 drivers
v0x2792520_0 .net *"_ivl_56", 0 0, L_0x27985f0;  1 drivers
v0x2792600_0 .net *"_ivl_58", 0 0, L_0x2798660;  1 drivers
v0x27926e0_0 .net *"_ivl_6", 0 0, L_0x2796970;  1 drivers
v0x27927c0_0 .net *"_ivl_60", 0 0, L_0x27987d0;  1 drivers
v0x27928a0_0 .net *"_ivl_62", 0 0, L_0x27988e0;  1 drivers
v0x2792980_0 .net *"_ivl_64", 0 0, L_0x2798a60;  1 drivers
v0x2792a60_0 .net *"_ivl_66", 0 0, L_0x2798b70;  1 drivers
v0x2792b40_0 .net *"_ivl_68", 0 0, L_0x2798d50;  1 drivers
v0x2793030_0 .net *"_ivl_70", 0 0, L_0x2798e60;  1 drivers
v0x2793110_0 .net *"_ivl_72", 0 0, L_0x2799000;  1 drivers
v0x27931f0_0 .net *"_ivl_74", 0 0, L_0x27990c0;  1 drivers
v0x27932d0_0 .net *"_ivl_76", 0 0, L_0x2798ed0;  1 drivers
v0x27933b0_0 .net *"_ivl_78", 0 0, L_0x2799270;  1 drivers
v0x2793490_0 .net *"_ivl_8", 0 0, L_0x2796b20;  1 drivers
v0x2793570_0 .net *"_ivl_80", 0 0, L_0x27994d0;  1 drivers
v0x2793650_0 .net *"_ivl_82", 0 0, L_0x2799540;  1 drivers
v0x2793730_0 .net *"_ivl_84", 0 0, L_0x2799760;  1 drivers
v0x2793810_0 .net *"_ivl_86", 0 0, L_0x27997d0;  1 drivers
v0x27938f0_0 .net *"_ivl_88", 0 0, L_0x2799a50;  1 drivers
v0x27939d0_0 .net *"_ivl_90", 0 0, L_0x2799b60;  1 drivers
v0x2793ab0_0 .net *"_ivl_92", 0 0, L_0x2799d50;  1 drivers
v0x2793b90_0 .net *"_ivl_94", 0 0, L_0x2799e10;  1 drivers
v0x2793c70_0 .net *"_ivl_96", 0 0, L_0x279a060;  1 drivers
v0x2793d50_0 .net *"_ivl_98", 0 0, L_0x279a120;  1 drivers
v0x2793e30_0 .net "a", 0 0, v0x278e5a0_0;  alias, 1 drivers
v0x2793ed0_0 .net "b", 0 0, v0x278e640_0;  alias, 1 drivers
v0x2793fc0_0 .net "c", 0 0, v0x278e6e0_0;  alias, 1 drivers
v0x27940b0_0 .net "d", 0 0, v0x278e820_0;  alias, 1 drivers
v0x27941a0_0 .net "out_pos", 0 0, L_0x279e430;  alias, 1 drivers
v0x2794260_0 .net "out_sop", 0 0, L_0x279b580;  alias, 1 drivers
S_0x27943e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x273b990;
 .timescale -12 -12;
E_0x27219f0 .event anyedge, v0x27951d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27951d0_0;
    %nor/r;
    %assign/vec4 v0x27951d0_0, 0;
    %wait E_0x27219f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x278da70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278e910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278e9b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x278da70;
T_4 ;
    %wait E_0x273a170;
    %load/vec4 v0x278ea50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278e910_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x278da70;
T_5 ;
    %wait E_0x273a010;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278e820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e640_0, 0;
    %assign/vec4 v0x278e5a0_0, 0;
    %wait E_0x273a010;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278e820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e640_0, 0;
    %assign/vec4 v0x278e5a0_0, 0;
    %wait E_0x273a010;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278e820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e640_0, 0;
    %assign/vec4 v0x278e5a0_0, 0;
    %wait E_0x273a010;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278e820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e640_0, 0;
    %assign/vec4 v0x278e5a0_0, 0;
    %wait E_0x273a010;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278e820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e640_0, 0;
    %assign/vec4 v0x278e5a0_0, 0;
    %wait E_0x273a010;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278e820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e640_0, 0;
    %assign/vec4 v0x278e5a0_0, 0;
    %wait E_0x273a010;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278e820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e640_0, 0;
    %assign/vec4 v0x278e5a0_0, 0;
    %wait E_0x273a010;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278e820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e640_0, 0;
    %assign/vec4 v0x278e5a0_0, 0;
    %wait E_0x273a010;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278e820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e640_0, 0;
    %assign/vec4 v0x278e5a0_0, 0;
    %wait E_0x273a010;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278e820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e640_0, 0;
    %assign/vec4 v0x278e5a0_0, 0;
    %wait E_0x273a010;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278e820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e640_0, 0;
    %assign/vec4 v0x278e5a0_0, 0;
    %wait E_0x273a010;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278e820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e640_0, 0;
    %assign/vec4 v0x278e5a0_0, 0;
    %wait E_0x273a010;
    %load/vec4 v0x278e910_0;
    %store/vec4 v0x278e9b0_0, 0, 1;
    %fork t_1, S_0x278dda0;
    %jmp t_0;
    .scope S_0x278dda0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x278dfe0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x278dfe0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x273a010;
    %load/vec4 v0x278dfe0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x278e820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e640_0, 0;
    %assign/vec4 v0x278e5a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x278dfe0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x278dfe0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x278da70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x273a170;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x278e820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278e640_0, 0;
    %assign/vec4 v0x278e5a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x278e910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x278e9b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x273b990;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2794d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27951d0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x273b990;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2794d70_0;
    %inv;
    %store/vec4 v0x2794d70_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x273b990;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x278e780_0, v0x2795340_0, v0x2794b90_0, v0x2794c30_0, v0x2794cd0_0, v0x2794e10_0, v0x2795090_0, v0x2794ff0_0, v0x2794f50_0, v0x2794eb0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x273b990;
T_9 ;
    %load/vec4 v0x2795130_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2795130_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2795130_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2795130_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2795130_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2795130_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2795130_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2795130_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2795130_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2795130_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x273b990;
T_10 ;
    %wait E_0x273a170;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2795130_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2795130_0, 4, 32;
    %load/vec4 v0x2795270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2795130_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2795130_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2795130_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2795130_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2795090_0;
    %load/vec4 v0x2795090_0;
    %load/vec4 v0x2794ff0_0;
    %xor;
    %load/vec4 v0x2795090_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2795130_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2795130_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2795130_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2795130_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2794f50_0;
    %load/vec4 v0x2794f50_0;
    %load/vec4 v0x2794eb0_0;
    %xor;
    %load/vec4 v0x2794f50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2795130_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2795130_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2795130_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2795130_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth5/human/ece241_2013_q2/iter3/response0/top_module.sv";
