$date
	Thu Feb 17 22:46:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_bench $end
$var wire 1 ! out $end
$var reg 4 " A [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ in $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 $ Din $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var reg 1 ! Dout $end
$var reg 4 & state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
1$
0#
b1111 "
1!
$end
#1
b1001 &
1#
#2
0#
#3
b10 &
1#
#4
0#
