#! /Users/adityaln/Applications/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20251012-83-g05803af1a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/Users/adityaln/Applications/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/adityaln/Applications/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/adityaln/Applications/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/adityaln/Applications/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/adityaln/Applications/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/Users/adityaln/Applications/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x1035aa810 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1035aa990 .scope module, "latency_DRCA_tb" "latency_DRCA_tb" 3 10;
 .timescale -9 -9;
v0x898446c60_0 .var/i "csv_file", 31 0;
v0x898446d00 .array/i "latency", 32 1, 31 0;
v0x898446da0_0 .var/i "seed", 31 0;
v0x898446e40_0 .var/i "tests", 31 0;
S_0x10359d350 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 76, 3 76 0, S_0x1035aa990;
 .timescale -9 -9;
v0x898a2f340_0 .var/2s "i", 31 0;
S_0x10359d4d0 .scope generate, "WIDTH_TEST[1]" "WIDTH_TEST[1]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x8989f6240 .param/l "w" 1 3 23, +C4<01>;
v0x898952800_0 .var "A", 0 0;
v0x8989babc0_0 .var "B", 0 0;
v0x8989b8a00_0 .var "Cin", 0 0;
v0x8989b9680_0 .net "Cout", 0 0, L_0x1035b8020;  1 drivers
v0x8989bb200_0 .net "P", 0 0, L_0x898a81ce0;  1 drivers
v0x898a73d40_0 .net "S", 0 0, L_0x898a7e080;  1 drivers
v0x898a73ac0_0 .var "clk", 0 0;
v0x898a73840_0 .var "expected_sum", 1 0;
v0x898a735c0_0 .net "out", 1 0, v0x898951400_0;  1 drivers
L_0x899186940 .concat [ 1 1 0 0], L_0x898a7e080, L_0x1035b8020;
S_0x10359b620 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x10359d4d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 1 "P";
    .port_info 7 /OUTPUT 1 "S";
P_0x8989f6280 .param/l "N" 0 4 7, +C4<00000000000000000000000000000001>;
L_0x898a81f80 .functor NOT 1, v0x898a73ac0_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x898a81ff0 .functor AND 1, L_0x898a81f80, L_0x898cbc010, C4<1>, C4<1>;
v0x898a2c640_0 .net "A", 0 0, v0x898952800_0;  1 drivers
v0x898a2d7c0_0 .net "B", 0 0, v0x8989babc0_0;  1 drivers
v0x898a2eb20_0 .net "Cin", 0 0, v0x8989b8a00_0;  1 drivers
v0x898a2f660_0 .net "Cout", 0 0, L_0x1035b8020;  alias, 1 drivers
v0x898a2ce60_0 .net "P", 0 0, L_0x898a81ce0;  alias, 1 drivers
v0x898a2df40_0 .net "RCA_sum", 0 0, L_0x898a81d50;  1 drivers
v0x898a2f2a0_0 .net "S", 0 0, L_0x898a7e080;  alias, 1 drivers
v0x898a2caa0_0 .net *"_ivl_0", 0 0, L_0x898a81f80;  1 drivers
v0x8989764e0_0 .net "clk", 0 0, v0x898a73ac0_0;  1 drivers
v0x898977160_0 .net "enable", 0 0, L_0x898cbc010;  1 drivers
S_0x10359b7a0 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x10359b620;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /INPUT 1 "control";
P_0x8989f6300 .param/l "N" 0 5 4, +C4<00000000000000000000000000000001>;
o0x898c20040 .functor BUFZ 1, c4<z>; HiZ drive
; Elide local net with no drivers, v0x898a2ebc0_0 name=_ivl_0
v0x898a2da40_0 .net "control", 0 0, L_0x898a81ff0;  1 drivers
v0x898a2f8e0_0 .net "in", 0 0, L_0x898a81d50;  alias, 1 drivers
v0x898a2e260_0 .net "out", 0 0, L_0x898a7e080;  alias, 1 drivers
L_0x898a7e080 .functor MUXZ 1, o0x898c20040, L_0x898a81d50, L_0x898a81ff0, C4<>;
S_0x103598bc0 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x10359b620;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x8989f6340 .param/l "N" 0 6 4, +C4<00000000000000000000000000000001>;
L_0x1035b8020 .functor BUFZ 1, L_0x898a81f10, C4<0>, C4<0>, C4<0>;
v0x898a2fca0_0 .net "A", 0 0, v0x898952800_0;  alias, 1 drivers
v0x898a2d4a0_0 .net "B", 0 0, v0x8989babc0_0;  alias, 1 drivers
v0x898a2dd60_0 .net "C", 0 0, L_0x898a81f10;  1 drivers
v0x898a2ee40_0 .net "Cin", 0 0, v0x8989b8a00_0;  alias, 1 drivers
v0x898a2c3c0_0 .net "Cout", 0 0, L_0x1035b8020;  alias, 1 drivers
v0x898a2d9a0_0 .net "P", 0 0, L_0x898a81ce0;  alias, 1 drivers
v0x898a2eee0_0 .net "S", 0 0, L_0x898a81d50;  alias, 1 drivers
S_0x103598d40 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x103598bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868000 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868040 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898a81ce0/d .functor XOR 1, v0x898952800_0, v0x8989babc0_0, C4<0>, C4<0>;
L_0x898a81ce0 .delay 1 (1,1,1) L_0x898a81ce0/d;
L_0x898a81d50/d .functor XOR 1, L_0x898a81ce0, v0x8989b8a00_0, C4<0>, C4<0>;
L_0x898a81d50 .delay 1 (1,1,1) L_0x898a81d50/d;
L_0x898a81dc0/d .functor NAND 1, v0x898952800_0, v0x8989babc0_0, C4<1>, C4<1>;
L_0x898a81dc0 .delay 1 (1,1,1) L_0x898a81dc0/d;
L_0x898a81e30/d .functor NAND 1, v0x898952800_0, v0x8989b8a00_0, C4<1>, C4<1>;
L_0x898a81e30 .delay 1 (1,1,1) L_0x898a81e30/d;
L_0x898a81ea0/d .functor NAND 1, v0x8989babc0_0, v0x8989b8a00_0, C4<1>, C4<1>;
L_0x898a81ea0 .delay 1 (1,1,1) L_0x898a81ea0/d;
L_0x898a81f10/d .functor NAND 1, L_0x898a81dc0, L_0x898a81e30, L_0x898a81ea0, C4<1>;
L_0x898a81f10 .delay 1 (1,1,1) L_0x898a81f10/d;
v0x898a2dae0_0 .net "Cin", 0 0, v0x8989b8a00_0;  alias, 1 drivers
v0x898a2c960_0 .net "Cout", 0 0, L_0x898a81f10;  alias, 1 drivers
v0x898a2e3a0_0 .net "P", 0 0, L_0x898a81ce0;  alias, 1 drivers
v0x898a2d720_0 .net "S", 0 0, L_0x898a81d50;  alias, 1 drivers
v0x898a2c460_0 .net "a", 0 0, v0x898952800_0;  alias, 1 drivers
v0x898a2f160_0 .net "b", 0 0, v0x8989babc0_0;  alias, 1 drivers
v0x898a2f520_0 .net "naCin", 0 0, L_0x898a81e30;  1 drivers
v0x898a2d860_0 .net "nab", 0 0, L_0x898a81dc0;  1 drivers
v0x898a2e940_0 .net "nbCin", 0 0, L_0x898a81ea0;  1 drivers
S_0x10359c8a0 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x10359d4d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 2 "out";
P_0x8989f62c0 .param/l "N" 0 8 4, +C4<00000000000000000000000000000010>;
v0x898974820_0 .net "clk", 0 0, v0x898a73ac0_0;  alias, 1 drivers
v0x898975ea0_0 .net "in", 1 0, L_0x899186940;  1 drivers
v0x898951400_0 .var "out", 1 0;
E_0x899700cc0 .event posedge, v0x8989764e0_0;
S_0x10359ca20 .scope generate, "WIDTH_TEST[2]" "WIDTH_TEST[2]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x8989f65c0 .param/l "w" 1 3 23, +C4<010>;
v0x898a73c00_0 .var "A", 1 0;
v0x898a73980_0 .var "B", 1 0;
v0x898a73700_0 .var "Cin", 0 0;
v0x898a73480_0 .net "Cout", 0 0, L_0x898447200;  1 drivers
v0x898a73200_0 .net "P", 1 0, L_0x8991866c0;  1 drivers
v0x898a72f80_0 .net "S", 1 0, L_0x898a7e120;  1 drivers
v0x898a72d00_0 .var "clk", 0 0;
v0x898a72a80_0 .var "expected_sum", 2 0;
v0x898a72800_0 .net "out", 2 0, v0x898a73e80_0;  1 drivers
L_0x899186440 .concat [ 2 1 0 0], L_0x898a7e120, L_0x898447200;
S_0x1035b7ea0 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x10359ca20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 2 "A";
    .port_info 3 /INPUT 2 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 2 "P";
    .port_info 7 /OUTPUT 2 "S";
P_0x8989f6600 .param/l "N" 0 4 7, +C4<00000000000000000000000000000010>;
L_0x898a825a0 .functor NOT 1, v0x898a72d00_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x898a82610 .functor AND 1, L_0x898a825a0, L_0x898cbc058, C4<1>, C4<1>;
v0x898a723a0_0 .net "A", 1 0, v0x898a73c00_0;  1 drivers
v0x898a72120_0 .net "B", 1 0, v0x898a73980_0;  1 drivers
v0x898a71ea0_0 .net "Cin", 0 0, v0x898a73700_0;  1 drivers
v0x898a71c20_0 .net "Cout", 0 0, L_0x898447200;  alias, 1 drivers
v0x898a719a0_0 .net "P", 1 0, L_0x8991866c0;  alias, 1 drivers
v0x898a71720_0 .net "RCA_sum", 1 0, L_0x899186580;  1 drivers
v0x898a714a0_0 .net "S", 1 0, L_0x898a7e120;  alias, 1 drivers
v0x898a71220_0 .net *"_ivl_0", 0 0, L_0x898a825a0;  1 drivers
v0x898a70fa0_0 .net "clk", 0 0, v0x898a72d00_0;  1 drivers
v0x898a703c0_0 .net "enable", 0 0, L_0x898cbc058;  1 drivers
S_0x898a90000 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x1035b7ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /INPUT 1 "control";
P_0x8989f6680 .param/l "N" 0 5 4, +C4<00000000000000000000000000000010>;
o0x898c208b0 .functor BUFZ 2, c4<zz>; HiZ drive
; Elide local net with no drivers, v0x898a73340_0 name=_ivl_0
v0x898a730c0_0 .net "control", 0 0, L_0x898a82610;  1 drivers
v0x898a72e40_0 .net "in", 1 0, L_0x899186580;  alias, 1 drivers
v0x898a72bc0_0 .net "out", 1 0, L_0x898a7e120;  alias, 1 drivers
L_0x898a7e120 .functor MUXZ 2, o0x898c208b0, L_0x899186580, L_0x898a82610, C4<>;
S_0x898a90180 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x1035b7ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "A";
    .port_info 1 /INPUT 2 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 2 "P";
    .port_info 5 /OUTPUT 2 "S";
P_0x8989f66c0 .param/l "N" 0 6 4, +C4<00000000000000000000000000000010>;
v0x898a73520_0 .net "A", 1 0, v0x898a73c00_0;  alias, 1 drivers
v0x898a732a0_0 .net "B", 1 0, v0x898a73980_0;  alias, 1 drivers
v0x898a73020_0 .net "C", 1 0, L_0x899186800;  1 drivers
v0x898a72da0_0 .net "Cin", 0 0, v0x898a73700_0;  alias, 1 drivers
v0x898a72b20_0 .net "Cout", 0 0, L_0x898447200;  alias, 1 drivers
v0x898a728a0_0 .net "P", 1 0, L_0x8991866c0;  alias, 1 drivers
v0x898a72620_0 .net "S", 1 0, L_0x899186580;  alias, 1 drivers
L_0x898446ee0 .part v0x898a73c00_0, 1, 1;
L_0x898446f80 .part v0x898a73980_0, 1, 1;
L_0x898447020 .part L_0x899186800, 0, 1;
L_0x8984470c0 .part v0x898a73c00_0, 0, 1;
L_0x898447160 .part v0x898a73980_0, 0, 1;
L_0x899186800 .concat8 [ 1 1 0 0], L_0x898a82530, L_0x898a82290;
L_0x8991866c0 .concat8 [ 1 1 0 0], L_0x898a82300, L_0x898a82060;
L_0x899186580 .concat8 [ 1 1 0 0], L_0x898a82370, L_0x898a820d0;
L_0x898447200 .part L_0x899186800, 1, 1;
S_0x898a90300 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898a90180;
 .timescale -9 -9;
P_0x8989f6700 .param/l "i" 1 6 21, +C4<01>;
S_0x898a90480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a90300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868080 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8988680c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898a82060/d .functor XOR 1, L_0x898446ee0, L_0x898446f80, C4<0>, C4<0>;
L_0x898a82060 .delay 1 (1,1,1) L_0x898a82060/d;
L_0x898a820d0/d .functor XOR 1, L_0x898a82060, L_0x898447020, C4<0>, C4<0>;
L_0x898a820d0 .delay 1 (1,1,1) L_0x898a820d0/d;
L_0x898a82140/d .functor NAND 1, L_0x898446ee0, L_0x898446f80, C4<1>, C4<1>;
L_0x898a82140 .delay 1 (1,1,1) L_0x898a82140/d;
L_0x898a821b0/d .functor NAND 1, L_0x898446ee0, L_0x898447020, C4<1>, C4<1>;
L_0x898a821b0 .delay 1 (1,1,1) L_0x898a821b0/d;
L_0x898a82220/d .functor NAND 1, L_0x898446f80, L_0x898447020, C4<1>, C4<1>;
L_0x898a82220 .delay 1 (1,1,1) L_0x898a82220/d;
L_0x898a82290/d .functor NAND 1, L_0x898a82140, L_0x898a821b0, L_0x898a82220, C4<1>;
L_0x898a82290 .delay 1 (1,1,1) L_0x898a82290/d;
v0x898a72940_0 .net "Cin", 0 0, L_0x898447020;  1 drivers
v0x898a726c0_0 .net "Cout", 0 0, L_0x898a82290;  1 drivers
v0x898a72440_0 .net "P", 0 0, L_0x898a82060;  1 drivers
v0x898a721c0_0 .net "S", 0 0, L_0x898a820d0;  1 drivers
v0x898a71f40_0 .net "a", 0 0, L_0x898446ee0;  1 drivers
v0x898a71cc0_0 .net "b", 0 0, L_0x898446f80;  1 drivers
v0x898a71a40_0 .net "naCin", 0 0, L_0x898a821b0;  1 drivers
v0x898a717c0_0 .net "nab", 0 0, L_0x898a82140;  1 drivers
v0x898a71540_0 .net "nbCin", 0 0, L_0x898a82220;  1 drivers
S_0x898a90600 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898a90180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868100 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868140 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898a82300/d .functor XOR 1, L_0x8984470c0, L_0x898447160, C4<0>, C4<0>;
L_0x898a82300 .delay 1 (1,1,1) L_0x898a82300/d;
L_0x898a82370/d .functor XOR 1, L_0x898a82300, v0x898a73700_0, C4<0>, C4<0>;
L_0x898a82370 .delay 1 (1,1,1) L_0x898a82370/d;
L_0x898a823e0/d .functor NAND 1, L_0x8984470c0, L_0x898447160, C4<1>, C4<1>;
L_0x898a823e0 .delay 1 (1,1,1) L_0x898a823e0/d;
L_0x898a82450/d .functor NAND 1, L_0x8984470c0, v0x898a73700_0, C4<1>, C4<1>;
L_0x898a82450 .delay 1 (1,1,1) L_0x898a82450/d;
L_0x898a824c0/d .functor NAND 1, L_0x898447160, v0x898a73700_0, C4<1>, C4<1>;
L_0x898a824c0 .delay 1 (1,1,1) L_0x898a824c0/d;
L_0x898a82530/d .functor NAND 1, L_0x898a823e0, L_0x898a82450, L_0x898a824c0, C4<1>;
L_0x898a82530 .delay 1 (1,1,1) L_0x898a82530/d;
v0x898a712c0_0 .net "Cin", 0 0, v0x898a73700_0;  alias, 1 drivers
v0x898a71040_0 .net "Cout", 0 0, L_0x898a82530;  1 drivers
v0x898a70140_0 .net "P", 0 0, L_0x898a82300;  1 drivers
v0x898a701e0_0 .net "S", 0 0, L_0x898a82370;  1 drivers
v0x898a70000_0 .net "a", 0 0, L_0x8984470c0;  1 drivers
v0x898a73f20_0 .net "b", 0 0, L_0x898447160;  1 drivers
v0x898a73ca0_0 .net "naCin", 0 0, L_0x898a82450;  1 drivers
v0x898a73a20_0 .net "nab", 0 0, L_0x898a823e0;  1 drivers
v0x898a737a0_0 .net "nbCin", 0 0, L_0x898a824c0;  1 drivers
S_0x898a90780 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x10359ca20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "in";
    .port_info 2 /OUTPUT 3 "out";
P_0x8989f6640 .param/l "N" 0 8 4, +C4<00000000000000000000000000000011>;
v0x898a70460_0 .net "clk", 0 0, v0x898a72d00_0;  alias, 1 drivers
v0x898a70280_0 .net "in", 2 0, L_0x899186440;  1 drivers
v0x898a73e80_0 .var "out", 2 0;
E_0x899700d40 .event posedge, v0x898a70fa0_0;
S_0x898a90900 .scope generate, "WIDTH_TEST[3]" "WIDTH_TEST[3]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x8989f6980 .param/l "w" 1 3 23, +C4<011>;
v0x898a94aa0_0 .var "A", 2 0;
v0x898a94b40_0 .var "B", 2 0;
v0x898a94be0_0 .var "Cin", 0 0;
v0x898a94c80_0 .net "Cout", 0 0, L_0x8984477a0;  1 drivers
v0x898a94d20_0 .net "P", 2 0, L_0x8991861c0;  1 drivers
v0x898a94dc0_0 .net "S", 2 0, L_0x898a7e1c0;  1 drivers
v0x898a94e60_0 .var "clk", 0 0;
v0x898a94f00_0 .var "expected_sum", 3 0;
v0x898a94fa0_0 .net "out", 3 0, v0x898a94a00_0;  1 drivers
L_0x899185f40 .concat [ 3 1 0 0], L_0x898a7e1c0, L_0x8984477a0;
S_0x898a90a80 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898a90900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 3 "A";
    .port_info 3 /INPUT 3 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 3 "P";
    .port_info 7 /OUTPUT 3 "S";
P_0x8989f69c0 .param/l "N" 0 4 7, +C4<00000000000000000000000000000011>;
L_0x898a82e60 .functor NOT 1, v0x898a94e60_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc0a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x898a82ed0 .functor AND 1, L_0x898a82e60, L_0x898cbc0a0, C4<1>, C4<1>;
v0x898a94280_0 .net "A", 2 0, v0x898a94aa0_0;  1 drivers
v0x898a94320_0 .net "B", 2 0, v0x898a94b40_0;  1 drivers
v0x898a943c0_0 .net "Cin", 0 0, v0x898a94be0_0;  1 drivers
v0x898a94460_0 .net "Cout", 0 0, L_0x8984477a0;  alias, 1 drivers
v0x898a94500_0 .net "P", 2 0, L_0x8991861c0;  alias, 1 drivers
v0x898a945a0_0 .net "RCA_sum", 2 0, L_0x899186080;  1 drivers
v0x898a94640_0 .net "S", 2 0, L_0x898a7e1c0;  alias, 1 drivers
v0x898a946e0_0 .net *"_ivl_0", 0 0, L_0x898a82e60;  1 drivers
v0x898a94780_0 .net "clk", 0 0, v0x898a94e60_0;  1 drivers
v0x898a94820_0 .net "enable", 0 0, L_0x898cbc0a0;  1 drivers
S_0x898a90c00 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898a90a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /INPUT 1 "control";
P_0x8989f6a40 .param/l "N" 0 5 4, +C4<00000000000000000000000000000011>;
o0x898c214e0 .functor BUFZ 3, c4<zzz>; HiZ drive
; Elide local net with no drivers, v0x898a72580_0 name=_ivl_0
v0x898a72300_0 .net "control", 0 0, L_0x898a82ed0;  1 drivers
v0x898a72080_0 .net "in", 2 0, L_0x899186080;  alias, 1 drivers
v0x898a71e00_0 .net "out", 2 0, L_0x898a7e1c0;  alias, 1 drivers
L_0x898a7e1c0 .functor MUXZ 3, o0x898c214e0, L_0x899186080, L_0x898a82ed0, C4<>;
S_0x898a90d80 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898a90a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 3 "P";
    .port_info 5 /OUTPUT 3 "S";
P_0x8989f6a80 .param/l "N" 0 6 4, +C4<00000000000000000000000000000011>;
v0x8989f1c20_0 .net "A", 2 0, v0x898a94aa0_0;  alias, 1 drivers
v0x8989f2300_0 .net "B", 2 0, v0x898a94b40_0;  alias, 1 drivers
v0x8989f2440_0 .net "C", 2 0, L_0x899186300;  1 drivers
v0x898a94000_0 .net "Cin", 0 0, v0x898a94be0_0;  alias, 1 drivers
v0x898a940a0_0 .net "Cout", 0 0, L_0x8984477a0;  alias, 1 drivers
v0x898a94140_0 .net "P", 2 0, L_0x8991861c0;  alias, 1 drivers
v0x898a941e0_0 .net "S", 2 0, L_0x899186080;  alias, 1 drivers
L_0x8984472a0 .part v0x898a94aa0_0, 1, 1;
L_0x898447340 .part v0x898a94b40_0, 1, 1;
L_0x8984473e0 .part L_0x899186300, 0, 1;
L_0x898447480 .part v0x898a94aa0_0, 2, 1;
L_0x898447520 .part v0x898a94b40_0, 2, 1;
L_0x8984475c0 .part L_0x899186300, 1, 1;
L_0x898447660 .part v0x898a94aa0_0, 0, 1;
L_0x898447700 .part v0x898a94b40_0, 0, 1;
L_0x899186300 .concat8 [ 1 1 1 0], L_0x898a82df0, L_0x898a828b0, L_0x898a82b50;
L_0x8991861c0 .concat8 [ 1 1 1 0], L_0x898a82bc0, L_0x898a82680, L_0x898a82920;
L_0x899186080 .concat8 [ 1 1 1 0], L_0x898a82c30, L_0x898a826f0, L_0x898a82990;
L_0x8984477a0 .part L_0x899186300, 2, 1;
S_0x898a90f00 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898a90d80;
 .timescale -9 -9;
P_0x8989f6ac0 .param/l "i" 1 6 21, +C4<01>;
S_0x898a91080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a90f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868180 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8988681c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898a82680/d .functor XOR 1, L_0x8984472a0, L_0x898447340, C4<0>, C4<0>;
L_0x898a82680 .delay 1 (1,1,1) L_0x898a82680/d;
L_0x898a826f0/d .functor XOR 1, L_0x898a82680, L_0x8984473e0, C4<0>, C4<0>;
L_0x898a826f0 .delay 1 (1,1,1) L_0x898a826f0/d;
L_0x898a82760/d .functor NAND 1, L_0x8984472a0, L_0x898447340, C4<1>, C4<1>;
L_0x898a82760 .delay 1 (1,1,1) L_0x898a82760/d;
L_0x898a827d0/d .functor NAND 1, L_0x8984472a0, L_0x8984473e0, C4<1>, C4<1>;
L_0x898a827d0 .delay 1 (1,1,1) L_0x898a827d0/d;
L_0x898a82840/d .functor NAND 1, L_0x898447340, L_0x8984473e0, C4<1>, C4<1>;
L_0x898a82840 .delay 1 (1,1,1) L_0x898a82840/d;
L_0x898a828b0/d .functor NAND 1, L_0x898a82760, L_0x898a827d0, L_0x898a82840, C4<1>;
L_0x898a828b0 .delay 1 (1,1,1) L_0x898a828b0/d;
v0x898a71b80_0 .net "Cin", 0 0, L_0x8984473e0;  1 drivers
v0x898a71900_0 .net "Cout", 0 0, L_0x898a828b0;  1 drivers
v0x898a71680_0 .net "P", 0 0, L_0x898a82680;  1 drivers
v0x898a71400_0 .net "S", 0 0, L_0x898a826f0;  1 drivers
v0x898a71180_0 .net "a", 0 0, L_0x8984472a0;  1 drivers
v0x898a70f00_0 .net "b", 0 0, L_0x898447340;  1 drivers
v0x898a70640_0 .net "naCin", 0 0, L_0x898a827d0;  1 drivers
v0x898a706e0_0 .net "nab", 0 0, L_0x898a82760;  1 drivers
v0x898a70500_0 .net "nbCin", 0 0, L_0x898a82840;  1 drivers
S_0x898a91200 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898a90d80;
 .timescale -9 -9;
P_0x8989f6b00 .param/l "i" 1 6 21, +C4<010>;
S_0x898a91380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a91200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868200 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868240 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898a82920/d .functor XOR 1, L_0x898447480, L_0x898447520, C4<0>, C4<0>;
L_0x898a82920 .delay 1 (1,1,1) L_0x898a82920/d;
L_0x898a82990/d .functor XOR 1, L_0x898a82920, L_0x8984475c0, C4<0>, C4<0>;
L_0x898a82990 .delay 1 (1,1,1) L_0x898a82990/d;
L_0x898a82a00/d .functor NAND 1, L_0x898447480, L_0x898447520, C4<1>, C4<1>;
L_0x898a82a00 .delay 1 (1,1,1) L_0x898a82a00/d;
L_0x898a82a70/d .functor NAND 1, L_0x898447480, L_0x8984475c0, C4<1>, C4<1>;
L_0x898a82a70 .delay 1 (1,1,1) L_0x898a82a70/d;
L_0x898a82ae0/d .functor NAND 1, L_0x898447520, L_0x8984475c0, C4<1>, C4<1>;
L_0x898a82ae0 .delay 1 (1,1,1) L_0x898a82ae0/d;
L_0x898a82b50/d .functor NAND 1, L_0x898a82a00, L_0x898a82a70, L_0x898a82ae0, C4<1>;
L_0x898a82b50 .delay 1 (1,1,1) L_0x898a82b50/d;
v0x8989f3700_0 .net "Cin", 0 0, L_0x8984475c0;  1 drivers
v0x8989f2580_0 .net "Cout", 0 0, L_0x898a82b50;  1 drivers
v0x8989f1400_0 .net "P", 0 0, L_0x898a82920;  1 drivers
v0x8989f3d40_0 .net "S", 0 0, L_0x898a82990;  1 drivers
v0x8989f3980_0 .net "a", 0 0, L_0x898447480;  1 drivers
v0x8989f3ac0_0 .net "b", 0 0, L_0x898447520;  1 drivers
v0x8989f3ca0_0 .net "naCin", 0 0, L_0x898a82a70;  1 drivers
v0x8989f23a0_0 .net "nab", 0 0, L_0x898a82a00;  1 drivers
v0x8989f1220_0 .net "nbCin", 0 0, L_0x898a82ae0;  1 drivers
S_0x898a91500 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898a90d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868280 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8988682c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898a82bc0/d .functor XOR 1, L_0x898447660, L_0x898447700, C4<0>, C4<0>;
L_0x898a82bc0 .delay 1 (1,1,1) L_0x898a82bc0/d;
L_0x898a82c30/d .functor XOR 1, L_0x898a82bc0, v0x898a94be0_0, C4<0>, C4<0>;
L_0x898a82c30 .delay 1 (1,1,1) L_0x898a82c30/d;
L_0x898a82ca0/d .functor NAND 1, L_0x898447660, L_0x898447700, C4<1>, C4<1>;
L_0x898a82ca0 .delay 1 (1,1,1) L_0x898a82ca0/d;
L_0x898a82d10/d .functor NAND 1, L_0x898447660, v0x898a94be0_0, C4<1>, C4<1>;
L_0x898a82d10 .delay 1 (1,1,1) L_0x898a82d10/d;
L_0x898a82d80/d .functor NAND 1, L_0x898447700, v0x898a94be0_0, C4<1>, C4<1>;
L_0x898a82d80 .delay 1 (1,1,1) L_0x898a82d80/d;
L_0x898a82df0/d .functor NAND 1, L_0x898a82ca0, L_0x898a82d10, L_0x898a82d80, C4<1>;
L_0x898a82df0 .delay 1 (1,1,1) L_0x898a82df0/d;
v0x8989f3c00_0 .net "Cin", 0 0, v0x898a94be0_0;  alias, 1 drivers
v0x8989f1900_0 .net "Cout", 0 0, L_0x898a82df0;  1 drivers
v0x8989f0fa0_0 .net "P", 0 0, L_0x898a82bc0;  1 drivers
v0x8989f1180_0 .net "S", 0 0, L_0x898a82c30;  1 drivers
v0x8989f12c0_0 .net "a", 0 0, L_0x898447660;  1 drivers
v0x8989f1040_0 .net "b", 0 0, L_0x898447700;  1 drivers
v0x8989f3a20_0 .net "naCin", 0 0, L_0x898a82d10;  1 drivers
v0x8989f28a0_0 .net "nab", 0 0, L_0x898a82ca0;  1 drivers
v0x8989f2da0_0 .net "nbCin", 0 0, L_0x898a82d80;  1 drivers
S_0x898a91680 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898a90900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in";
    .port_info 2 /OUTPUT 4 "out";
P_0x8989f6a00 .param/l "N" 0 8 4, +C4<00000000000000000000000000000100>;
v0x898a948c0_0 .net "clk", 0 0, v0x898a94e60_0;  alias, 1 drivers
v0x898a94960_0 .net "in", 3 0, L_0x899185f40;  1 drivers
v0x898a94a00_0 .var "out", 3 0;
E_0x899700dc0 .event posedge, v0x898a94780_0;
S_0x898a91800 .scope generate, "WIDTH_TEST[4]" "WIDTH_TEST[4]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x8989f6dc0 .param/l "w" 1 3 23, +C4<0100>;
v0x898a975c0_0 .var "A", 3 0;
v0x898a97660_0 .var "B", 3 0;
v0x898a97700_0 .var "Cin", 0 0;
v0x898a977a0_0 .net "Cout", 0 0, L_0x898447f20;  1 drivers
v0x898a97840_0 .net "P", 3 0, L_0x899185cc0;  1 drivers
v0x898a978e0_0 .net "S", 3 0, L_0x898a7e260;  1 drivers
v0x898a97980_0 .var "clk", 0 0;
v0x898a97a20_0 .var "expected_sum", 4 0;
v0x898a97ac0_0 .net "out", 4 0, v0x898a97520_0;  1 drivers
L_0x899185a40 .concat [ 4 1 0 0], L_0x898a7e260, L_0x898447f20;
S_0x898a91980 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898a91800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 4 "P";
    .port_info 7 /OUTPUT 4 "S";
P_0x8989f6e00 .param/l "N" 0 4 7, +C4<00000000000000000000000000000100>;
L_0x898a839c0 .functor NOT 1, v0x898a97980_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc0e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x898a83a30 .functor AND 1, L_0x898a839c0, L_0x898cbc0e8, C4<1>, C4<1>;
v0x898a96da0_0 .net "A", 3 0, v0x898a975c0_0;  1 drivers
v0x898a96e40_0 .net "B", 3 0, v0x898a97660_0;  1 drivers
v0x898a96ee0_0 .net "Cin", 0 0, v0x898a97700_0;  1 drivers
v0x898a96f80_0 .net "Cout", 0 0, L_0x898447f20;  alias, 1 drivers
v0x898a97020_0 .net "P", 3 0, L_0x899185cc0;  alias, 1 drivers
v0x898a970c0_0 .net "RCA_sum", 3 0, L_0x899185b80;  1 drivers
v0x898a97160_0 .net "S", 3 0, L_0x898a7e260;  alias, 1 drivers
v0x898a97200_0 .net *"_ivl_0", 0 0, L_0x898a839c0;  1 drivers
v0x898a972a0_0 .net "clk", 0 0, v0x898a97980_0;  1 drivers
v0x898a97340_0 .net "enable", 0 0, L_0x898cbc0e8;  1 drivers
S_0x898a91b00 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898a91980;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /INPUT 1 "control";
P_0x8989f6e80 .param/l "N" 0 5 4, +C4<00000000000000000000000000000100>;
o0x898c223e0 .functor BUFZ 4, c4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x898a95040_0 name=_ivl_0
v0x898a950e0_0 .net "control", 0 0, L_0x898a83a30;  1 drivers
v0x898a95180_0 .net "in", 3 0, L_0x899185b80;  alias, 1 drivers
v0x898a95220_0 .net "out", 3 0, L_0x898a7e260;  alias, 1 drivers
L_0x898a7e260 .functor MUXZ 4, o0x898c223e0, L_0x899185b80, L_0x898a83a30, C4<>;
S_0x898a91c80 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898a91980;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 4 "P";
    .port_info 5 /OUTPUT 4 "S";
P_0x8989f6ec0 .param/l "N" 0 6 4, +C4<00000000000000000000000000000100>;
v0x898a96940_0 .net "A", 3 0, v0x898a975c0_0;  alias, 1 drivers
v0x898a969e0_0 .net "B", 3 0, v0x898a97660_0;  alias, 1 drivers
v0x898a96a80_0 .net "C", 3 0, L_0x899185e00;  1 drivers
v0x898a96b20_0 .net "Cin", 0 0, v0x898a97700_0;  alias, 1 drivers
v0x898a96bc0_0 .net "Cout", 0 0, L_0x898447f20;  alias, 1 drivers
v0x898a96c60_0 .net "P", 3 0, L_0x899185cc0;  alias, 1 drivers
v0x898a96d00_0 .net "S", 3 0, L_0x899185b80;  alias, 1 drivers
L_0x898447840 .part v0x898a975c0_0, 1, 1;
L_0x8984478e0 .part v0x898a97660_0, 1, 1;
L_0x898447980 .part L_0x899185e00, 0, 1;
L_0x898447a20 .part v0x898a975c0_0, 2, 1;
L_0x898447ac0 .part v0x898a97660_0, 2, 1;
L_0x898447b60 .part L_0x899185e00, 1, 1;
L_0x898447c00 .part v0x898a975c0_0, 3, 1;
L_0x898447ca0 .part v0x898a97660_0, 3, 1;
L_0x898447d40 .part L_0x899185e00, 2, 1;
L_0x898447de0 .part v0x898a975c0_0, 0, 1;
L_0x898447e80 .part v0x898a97660_0, 0, 1;
L_0x899185e00 .concat8 [ 1 1 1 1], L_0x898a83950, L_0x898a83170, L_0x898a83410, L_0x898a836b0;
L_0x899185cc0 .concat8 [ 1 1 1 1], L_0x898a83720, L_0x898a82f40, L_0x898a831e0, L_0x898a83480;
L_0x899185b80 .concat8 [ 1 1 1 1], L_0x898a83790, L_0x898a82fb0, L_0x898a83250, L_0x898a834f0;
L_0x898447f20 .part L_0x899185e00, 3, 1;
S_0x898a91e00 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898a91c80;
 .timescale -9 -9;
P_0x8989f6f00 .param/l "i" 1 6 21, +C4<01>;
S_0x898a91f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a91e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868300 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868340 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898a82f40/d .functor XOR 1, L_0x898447840, L_0x8984478e0, C4<0>, C4<0>;
L_0x898a82f40 .delay 1 (1,1,1) L_0x898a82f40/d;
L_0x898a82fb0/d .functor XOR 1, L_0x898a82f40, L_0x898447980, C4<0>, C4<0>;
L_0x898a82fb0 .delay 1 (1,1,1) L_0x898a82fb0/d;
L_0x898a83020/d .functor NAND 1, L_0x898447840, L_0x8984478e0, C4<1>, C4<1>;
L_0x898a83020 .delay 1 (1,1,1) L_0x898a83020/d;
L_0x898a83090/d .functor NAND 1, L_0x898447840, L_0x898447980, C4<1>, C4<1>;
L_0x898a83090 .delay 1 (1,1,1) L_0x898a83090/d;
L_0x898a83100/d .functor NAND 1, L_0x8984478e0, L_0x898447980, C4<1>, C4<1>;
L_0x898a83100 .delay 1 (1,1,1) L_0x898a83100/d;
L_0x898a83170/d .functor NAND 1, L_0x898a83020, L_0x898a83090, L_0x898a83100, C4<1>;
L_0x898a83170 .delay 1 (1,1,1) L_0x898a83170/d;
v0x898a952c0_0 .net "Cin", 0 0, L_0x898447980;  1 drivers
v0x898a95360_0 .net "Cout", 0 0, L_0x898a83170;  1 drivers
v0x898a95400_0 .net "P", 0 0, L_0x898a82f40;  1 drivers
v0x898a954a0_0 .net "S", 0 0, L_0x898a82fb0;  1 drivers
v0x898a95540_0 .net "a", 0 0, L_0x898447840;  1 drivers
v0x898a955e0_0 .net "b", 0 0, L_0x8984478e0;  1 drivers
v0x898a95680_0 .net "naCin", 0 0, L_0x898a83090;  1 drivers
v0x898a95720_0 .net "nab", 0 0, L_0x898a83020;  1 drivers
v0x898a957c0_0 .net "nbCin", 0 0, L_0x898a83100;  1 drivers
S_0x898a92100 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898a91c80;
 .timescale -9 -9;
P_0x8989f6f40 .param/l "i" 1 6 21, +C4<010>;
S_0x898a92280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a92100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868380 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8988683c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898a831e0/d .functor XOR 1, L_0x898447a20, L_0x898447ac0, C4<0>, C4<0>;
L_0x898a831e0 .delay 1 (1,1,1) L_0x898a831e0/d;
L_0x898a83250/d .functor XOR 1, L_0x898a831e0, L_0x898447b60, C4<0>, C4<0>;
L_0x898a83250 .delay 1 (1,1,1) L_0x898a83250/d;
L_0x898a832c0/d .functor NAND 1, L_0x898447a20, L_0x898447ac0, C4<1>, C4<1>;
L_0x898a832c0 .delay 1 (1,1,1) L_0x898a832c0/d;
L_0x898a83330/d .functor NAND 1, L_0x898447a20, L_0x898447b60, C4<1>, C4<1>;
L_0x898a83330 .delay 1 (1,1,1) L_0x898a83330/d;
L_0x898a833a0/d .functor NAND 1, L_0x898447ac0, L_0x898447b60, C4<1>, C4<1>;
L_0x898a833a0 .delay 1 (1,1,1) L_0x898a833a0/d;
L_0x898a83410/d .functor NAND 1, L_0x898a832c0, L_0x898a83330, L_0x898a833a0, C4<1>;
L_0x898a83410 .delay 1 (1,1,1) L_0x898a83410/d;
v0x898a95860_0 .net "Cin", 0 0, L_0x898447b60;  1 drivers
v0x898a95900_0 .net "Cout", 0 0, L_0x898a83410;  1 drivers
v0x898a959a0_0 .net "P", 0 0, L_0x898a831e0;  1 drivers
v0x898a95a40_0 .net "S", 0 0, L_0x898a83250;  1 drivers
v0x898a95ae0_0 .net "a", 0 0, L_0x898447a20;  1 drivers
v0x898a95b80_0 .net "b", 0 0, L_0x898447ac0;  1 drivers
v0x898a95c20_0 .net "naCin", 0 0, L_0x898a83330;  1 drivers
v0x898a95cc0_0 .net "nab", 0 0, L_0x898a832c0;  1 drivers
v0x898a95d60_0 .net "nbCin", 0 0, L_0x898a833a0;  1 drivers
S_0x898a92400 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898a91c80;
 .timescale -9 -9;
P_0x8989f6f80 .param/l "i" 1 6 21, +C4<011>;
S_0x898a92580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a92400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868400 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868440 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898a83480/d .functor XOR 1, L_0x898447c00, L_0x898447ca0, C4<0>, C4<0>;
L_0x898a83480 .delay 1 (1,1,1) L_0x898a83480/d;
L_0x898a834f0/d .functor XOR 1, L_0x898a83480, L_0x898447d40, C4<0>, C4<0>;
L_0x898a834f0 .delay 1 (1,1,1) L_0x898a834f0/d;
L_0x898a83560/d .functor NAND 1, L_0x898447c00, L_0x898447ca0, C4<1>, C4<1>;
L_0x898a83560 .delay 1 (1,1,1) L_0x898a83560/d;
L_0x898a835d0/d .functor NAND 1, L_0x898447c00, L_0x898447d40, C4<1>, C4<1>;
L_0x898a835d0 .delay 1 (1,1,1) L_0x898a835d0/d;
L_0x898a83640/d .functor NAND 1, L_0x898447ca0, L_0x898447d40, C4<1>, C4<1>;
L_0x898a83640 .delay 1 (1,1,1) L_0x898a83640/d;
L_0x898a836b0/d .functor NAND 1, L_0x898a83560, L_0x898a835d0, L_0x898a83640, C4<1>;
L_0x898a836b0 .delay 1 (1,1,1) L_0x898a836b0/d;
v0x898a95e00_0 .net "Cin", 0 0, L_0x898447d40;  1 drivers
v0x898a95ea0_0 .net "Cout", 0 0, L_0x898a836b0;  1 drivers
v0x898a95f40_0 .net "P", 0 0, L_0x898a83480;  1 drivers
v0x898a95fe0_0 .net "S", 0 0, L_0x898a834f0;  1 drivers
v0x898a96080_0 .net "a", 0 0, L_0x898447c00;  1 drivers
v0x898a96120_0 .net "b", 0 0, L_0x898447ca0;  1 drivers
v0x898a961c0_0 .net "naCin", 0 0, L_0x898a835d0;  1 drivers
v0x898a96260_0 .net "nab", 0 0, L_0x898a83560;  1 drivers
v0x898a96300_0 .net "nbCin", 0 0, L_0x898a83640;  1 drivers
S_0x898a92700 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898a91c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868480 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8988684c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898a83720/d .functor XOR 1, L_0x898447de0, L_0x898447e80, C4<0>, C4<0>;
L_0x898a83720 .delay 1 (1,1,1) L_0x898a83720/d;
L_0x898a83790/d .functor XOR 1, L_0x898a83720, v0x898a97700_0, C4<0>, C4<0>;
L_0x898a83790 .delay 1 (1,1,1) L_0x898a83790/d;
L_0x898a83800/d .functor NAND 1, L_0x898447de0, L_0x898447e80, C4<1>, C4<1>;
L_0x898a83800 .delay 1 (1,1,1) L_0x898a83800/d;
L_0x898a83870/d .functor NAND 1, L_0x898447de0, v0x898a97700_0, C4<1>, C4<1>;
L_0x898a83870 .delay 1 (1,1,1) L_0x898a83870/d;
L_0x898a838e0/d .functor NAND 1, L_0x898447e80, v0x898a97700_0, C4<1>, C4<1>;
L_0x898a838e0 .delay 1 (1,1,1) L_0x898a838e0/d;
L_0x898a83950/d .functor NAND 1, L_0x898a83800, L_0x898a83870, L_0x898a838e0, C4<1>;
L_0x898a83950 .delay 1 (1,1,1) L_0x898a83950/d;
v0x898a963a0_0 .net "Cin", 0 0, v0x898a97700_0;  alias, 1 drivers
v0x898a96440_0 .net "Cout", 0 0, L_0x898a83950;  1 drivers
v0x898a964e0_0 .net "P", 0 0, L_0x898a83720;  1 drivers
v0x898a96580_0 .net "S", 0 0, L_0x898a83790;  1 drivers
v0x898a96620_0 .net "a", 0 0, L_0x898447de0;  1 drivers
v0x898a966c0_0 .net "b", 0 0, L_0x898447e80;  1 drivers
v0x898a96760_0 .net "naCin", 0 0, L_0x898a83870;  1 drivers
v0x898a96800_0 .net "nab", 0 0, L_0x898a83800;  1 drivers
v0x898a968a0_0 .net "nbCin", 0 0, L_0x898a838e0;  1 drivers
S_0x898a92880 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898a91800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /OUTPUT 5 "out";
P_0x8989f6e40 .param/l "N" 0 8 4, +C4<00000000000000000000000000000101>;
v0x898a973e0_0 .net "clk", 0 0, v0x898a97980_0;  alias, 1 drivers
v0x898a97480_0 .net "in", 4 0, L_0x899185a40;  1 drivers
v0x898a97520_0 .var "out", 4 0;
E_0x899700e40 .event posedge, v0x898a972a0_0;
S_0x898a92a00 .scope generate, "WIDTH_TEST[5]" "WIDTH_TEST[5]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x8989f7200 .param/l "w" 1 3 23, +C4<0101>;
v0x898a9a6c0_0 .var "A", 4 0;
v0x898a9a760_0 .var "B", 4 0;
v0x898a9a800_0 .var "Cin", 0 0;
v0x898a9a8a0_0 .net "Cout", 0 0, L_0x898448960;  1 drivers
v0x898a9a940_0 .net "P", 4 0, L_0x8991857c0;  1 drivers
v0x898a9a9e0_0 .net "S", 4 0, L_0x898a7e300;  1 drivers
v0x898a9aa80_0 .var "clk", 0 0;
v0x898a9ab20_0 .var "expected_sum", 5 0;
v0x898a9abc0_0 .net "out", 5 0, v0x898a9a620_0;  1 drivers
L_0x899185540 .concat [ 5 1 0 0], L_0x898a7e300, L_0x898448960;
S_0x898a92b80 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898a92a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 5 "A";
    .port_info 3 /INPUT 5 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 5 "P";
    .port_info 7 /OUTPUT 5 "S";
P_0x8989f7240 .param/l "N" 0 4 7, +C4<00000000000000000000000000000101>;
L_0x89844c7e0 .functor NOT 1, v0x898a9aa80_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x89844c850 .functor AND 1, L_0x89844c7e0, L_0x898cbc130, C4<1>, C4<1>;
v0x898a99ea0_0 .net "A", 4 0, v0x898a9a6c0_0;  1 drivers
v0x898a99f40_0 .net "B", 4 0, v0x898a9a760_0;  1 drivers
v0x898a99fe0_0 .net "Cin", 0 0, v0x898a9a800_0;  1 drivers
v0x898a9a080_0 .net "Cout", 0 0, L_0x898448960;  alias, 1 drivers
v0x898a9a120_0 .net "P", 4 0, L_0x8991857c0;  alias, 1 drivers
v0x898a9a1c0_0 .net "RCA_sum", 4 0, L_0x899185680;  1 drivers
v0x898a9a260_0 .net "S", 4 0, L_0x898a7e300;  alias, 1 drivers
v0x898a9a300_0 .net *"_ivl_0", 0 0, L_0x89844c7e0;  1 drivers
v0x898a9a3a0_0 .net "clk", 0 0, v0x898a9aa80_0;  1 drivers
v0x898a9a440_0 .net "enable", 0 0, L_0x898cbc130;  1 drivers
S_0x898a92d00 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898a92b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /INPUT 1 "control";
P_0x8989f72c0 .param/l "N" 0 5 4, +C4<00000000000000000000000000000101>;
o0x898c235b0 .functor BUFZ 5, c4<zzzzz>; HiZ drive
; Elide local net with no drivers, v0x898a97b60_0 name=_ivl_0
v0x898a97c00_0 .net "control", 0 0, L_0x89844c850;  1 drivers
v0x898a97ca0_0 .net "in", 4 0, L_0x899185680;  alias, 1 drivers
v0x898a97d40_0 .net "out", 4 0, L_0x898a7e300;  alias, 1 drivers
L_0x898a7e300 .functor MUXZ 5, o0x898c235b0, L_0x899185680, L_0x89844c850, C4<>;
S_0x898a92e80 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898a92b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 5 "P";
    .port_info 5 /OUTPUT 5 "S";
P_0x8989f7300 .param/l "N" 0 6 4, +C4<00000000000000000000000000000101>;
v0x898a99a40_0 .net "A", 4 0, v0x898a9a6c0_0;  alias, 1 drivers
v0x898a99ae0_0 .net "B", 4 0, v0x898a9a760_0;  alias, 1 drivers
v0x898a99b80_0 .net "C", 4 0, L_0x899185900;  1 drivers
v0x898a99c20_0 .net "Cin", 0 0, v0x898a9a800_0;  alias, 1 drivers
v0x898a99cc0_0 .net "Cout", 0 0, L_0x898448960;  alias, 1 drivers
v0x898a99d60_0 .net "P", 4 0, L_0x8991857c0;  alias, 1 drivers
v0x898a99e00_0 .net "S", 4 0, L_0x899185680;  alias, 1 drivers
L_0x898448000 .part v0x898a9a6c0_0, 1, 1;
L_0x8984480a0 .part v0x898a9a760_0, 1, 1;
L_0x898448140 .part L_0x899185900, 0, 1;
L_0x8984481e0 .part v0x898a9a6c0_0, 2, 1;
L_0x898448280 .part v0x898a9a760_0, 2, 1;
L_0x898448320 .part L_0x899185900, 1, 1;
L_0x8984483c0 .part v0x898a9a6c0_0, 3, 1;
L_0x898448460 .part v0x898a9a760_0, 3, 1;
L_0x898448500 .part L_0x899185900, 2, 1;
L_0x8984485a0 .part v0x898a9a6c0_0, 4, 1;
L_0x898448640 .part v0x898a9a760_0, 4, 1;
L_0x8984486e0 .part L_0x899185900, 3, 1;
L_0x898448780 .part v0x898a9a6c0_0, 0, 1;
L_0x898448820 .part v0x898a9a760_0, 0, 1;
LS_0x899185900_0_0 .concat8 [ 1 1 1 1], L_0x89844c770, L_0x898a83cd0, L_0x898a83f70, L_0x89844c230;
LS_0x899185900_0_4 .concat8 [ 1 0 0 0], L_0x89844c4d0;
L_0x899185900 .concat8 [ 4 1 0 0], LS_0x899185900_0_0, LS_0x899185900_0_4;
LS_0x8991857c0_0_0 .concat8 [ 1 1 1 1], L_0x89844c540, L_0x898a83aa0, L_0x898a83d40, L_0x89844c000;
LS_0x8991857c0_0_4 .concat8 [ 1 0 0 0], L_0x89844c2a0;
L_0x8991857c0 .concat8 [ 4 1 0 0], LS_0x8991857c0_0_0, LS_0x8991857c0_0_4;
LS_0x899185680_0_0 .concat8 [ 1 1 1 1], L_0x89844c5b0, L_0x898a83b10, L_0x898a83db0, L_0x89844c070;
LS_0x899185680_0_4 .concat8 [ 1 0 0 0], L_0x89844c310;
L_0x899185680 .concat8 [ 4 1 0 0], LS_0x899185680_0_0, LS_0x899185680_0_4;
L_0x898448960 .part L_0x899185900, 4, 1;
S_0x898a93000 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898a92e80;
 .timescale -9 -9;
P_0x8989f7340 .param/l "i" 1 6 21, +C4<01>;
S_0x898a93180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a93000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868500 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868540 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898a83aa0/d .functor XOR 1, L_0x898448000, L_0x8984480a0, C4<0>, C4<0>;
L_0x898a83aa0 .delay 1 (1,1,1) L_0x898a83aa0/d;
L_0x898a83b10/d .functor XOR 1, L_0x898a83aa0, L_0x898448140, C4<0>, C4<0>;
L_0x898a83b10 .delay 1 (1,1,1) L_0x898a83b10/d;
L_0x898a83b80/d .functor NAND 1, L_0x898448000, L_0x8984480a0, C4<1>, C4<1>;
L_0x898a83b80 .delay 1 (1,1,1) L_0x898a83b80/d;
L_0x898a83bf0/d .functor NAND 1, L_0x898448000, L_0x898448140, C4<1>, C4<1>;
L_0x898a83bf0 .delay 1 (1,1,1) L_0x898a83bf0/d;
L_0x898a83c60/d .functor NAND 1, L_0x8984480a0, L_0x898448140, C4<1>, C4<1>;
L_0x898a83c60 .delay 1 (1,1,1) L_0x898a83c60/d;
L_0x898a83cd0/d .functor NAND 1, L_0x898a83b80, L_0x898a83bf0, L_0x898a83c60, C4<1>;
L_0x898a83cd0 .delay 1 (1,1,1) L_0x898a83cd0/d;
v0x898a97de0_0 .net "Cin", 0 0, L_0x898448140;  1 drivers
v0x898a97e80_0 .net "Cout", 0 0, L_0x898a83cd0;  1 drivers
v0x898a97f20_0 .net "P", 0 0, L_0x898a83aa0;  1 drivers
v0x898a98000_0 .net "S", 0 0, L_0x898a83b10;  1 drivers
v0x898a980a0_0 .net "a", 0 0, L_0x898448000;  1 drivers
v0x898a98140_0 .net "b", 0 0, L_0x8984480a0;  1 drivers
v0x898a981e0_0 .net "naCin", 0 0, L_0x898a83bf0;  1 drivers
v0x898a98280_0 .net "nab", 0 0, L_0x898a83b80;  1 drivers
v0x898a98320_0 .net "nbCin", 0 0, L_0x898a83c60;  1 drivers
S_0x898a93300 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898a92e80;
 .timescale -9 -9;
P_0x8989f7380 .param/l "i" 1 6 21, +C4<010>;
S_0x898a93480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a93300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868580 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8988685c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898a83d40/d .functor XOR 1, L_0x8984481e0, L_0x898448280, C4<0>, C4<0>;
L_0x898a83d40 .delay 1 (1,1,1) L_0x898a83d40/d;
L_0x898a83db0/d .functor XOR 1, L_0x898a83d40, L_0x898448320, C4<0>, C4<0>;
L_0x898a83db0 .delay 1 (1,1,1) L_0x898a83db0/d;
L_0x898a83e20/d .functor NAND 1, L_0x8984481e0, L_0x898448280, C4<1>, C4<1>;
L_0x898a83e20 .delay 1 (1,1,1) L_0x898a83e20/d;
L_0x898a83e90/d .functor NAND 1, L_0x8984481e0, L_0x898448320, C4<1>, C4<1>;
L_0x898a83e90 .delay 1 (1,1,1) L_0x898a83e90/d;
L_0x898a83f00/d .functor NAND 1, L_0x898448280, L_0x898448320, C4<1>, C4<1>;
L_0x898a83f00 .delay 1 (1,1,1) L_0x898a83f00/d;
L_0x898a83f70/d .functor NAND 1, L_0x898a83e20, L_0x898a83e90, L_0x898a83f00, C4<1>;
L_0x898a83f70 .delay 1 (1,1,1) L_0x898a83f70/d;
v0x898a983c0_0 .net "Cin", 0 0, L_0x898448320;  1 drivers
v0x898a98460_0 .net "Cout", 0 0, L_0x898a83f70;  1 drivers
v0x898a98500_0 .net "P", 0 0, L_0x898a83d40;  1 drivers
v0x898a985a0_0 .net "S", 0 0, L_0x898a83db0;  1 drivers
v0x898a98640_0 .net "a", 0 0, L_0x8984481e0;  1 drivers
v0x898a986e0_0 .net "b", 0 0, L_0x898448280;  1 drivers
v0x898a98780_0 .net "naCin", 0 0, L_0x898a83e90;  1 drivers
v0x898a98820_0 .net "nab", 0 0, L_0x898a83e20;  1 drivers
v0x898a988c0_0 .net "nbCin", 0 0, L_0x898a83f00;  1 drivers
S_0x898a93600 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898a92e80;
 .timescale -9 -9;
P_0x8989f73c0 .param/l "i" 1 6 21, +C4<011>;
S_0x898a93780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a93600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868600 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868640 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844c000/d .functor XOR 1, L_0x8984483c0, L_0x898448460, C4<0>, C4<0>;
L_0x89844c000 .delay 1 (1,1,1) L_0x89844c000/d;
L_0x89844c070/d .functor XOR 1, L_0x89844c000, L_0x898448500, C4<0>, C4<0>;
L_0x89844c070 .delay 1 (1,1,1) L_0x89844c070/d;
L_0x89844c0e0/d .functor NAND 1, L_0x8984483c0, L_0x898448460, C4<1>, C4<1>;
L_0x89844c0e0 .delay 1 (1,1,1) L_0x89844c0e0/d;
L_0x89844c150/d .functor NAND 1, L_0x8984483c0, L_0x898448500, C4<1>, C4<1>;
L_0x89844c150 .delay 1 (1,1,1) L_0x89844c150/d;
L_0x89844c1c0/d .functor NAND 1, L_0x898448460, L_0x898448500, C4<1>, C4<1>;
L_0x89844c1c0 .delay 1 (1,1,1) L_0x89844c1c0/d;
L_0x89844c230/d .functor NAND 1, L_0x89844c0e0, L_0x89844c150, L_0x89844c1c0, C4<1>;
L_0x89844c230 .delay 1 (1,1,1) L_0x89844c230/d;
v0x898a98960_0 .net "Cin", 0 0, L_0x898448500;  1 drivers
v0x898a98a00_0 .net "Cout", 0 0, L_0x89844c230;  1 drivers
v0x898a98aa0_0 .net "P", 0 0, L_0x89844c000;  1 drivers
v0x898a98b40_0 .net "S", 0 0, L_0x89844c070;  1 drivers
v0x898a98be0_0 .net "a", 0 0, L_0x8984483c0;  1 drivers
v0x898a98c80_0 .net "b", 0 0, L_0x898448460;  1 drivers
v0x898a98d20_0 .net "naCin", 0 0, L_0x89844c150;  1 drivers
v0x898a98dc0_0 .net "nab", 0 0, L_0x89844c0e0;  1 drivers
v0x898a98e60_0 .net "nbCin", 0 0, L_0x89844c1c0;  1 drivers
S_0x898a93900 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898a92e80;
 .timescale -9 -9;
P_0x8989f7400 .param/l "i" 1 6 21, +C4<0100>;
S_0x898a93a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a93900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868680 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8988686c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844c2a0/d .functor XOR 1, L_0x8984485a0, L_0x898448640, C4<0>, C4<0>;
L_0x89844c2a0 .delay 1 (1,1,1) L_0x89844c2a0/d;
L_0x89844c310/d .functor XOR 1, L_0x89844c2a0, L_0x8984486e0, C4<0>, C4<0>;
L_0x89844c310 .delay 1 (1,1,1) L_0x89844c310/d;
L_0x89844c380/d .functor NAND 1, L_0x8984485a0, L_0x898448640, C4<1>, C4<1>;
L_0x89844c380 .delay 1 (1,1,1) L_0x89844c380/d;
L_0x89844c3f0/d .functor NAND 1, L_0x8984485a0, L_0x8984486e0, C4<1>, C4<1>;
L_0x89844c3f0 .delay 1 (1,1,1) L_0x89844c3f0/d;
L_0x89844c460/d .functor NAND 1, L_0x898448640, L_0x8984486e0, C4<1>, C4<1>;
L_0x89844c460 .delay 1 (1,1,1) L_0x89844c460/d;
L_0x89844c4d0/d .functor NAND 1, L_0x89844c380, L_0x89844c3f0, L_0x89844c460, C4<1>;
L_0x89844c4d0 .delay 1 (1,1,1) L_0x89844c4d0/d;
v0x898a98f00_0 .net "Cin", 0 0, L_0x8984486e0;  1 drivers
v0x898a98fa0_0 .net "Cout", 0 0, L_0x89844c4d0;  1 drivers
v0x898a99040_0 .net "P", 0 0, L_0x89844c2a0;  1 drivers
v0x898a990e0_0 .net "S", 0 0, L_0x89844c310;  1 drivers
v0x898a99180_0 .net "a", 0 0, L_0x8984485a0;  1 drivers
v0x898a99220_0 .net "b", 0 0, L_0x898448640;  1 drivers
v0x898a992c0_0 .net "naCin", 0 0, L_0x89844c3f0;  1 drivers
v0x898a99360_0 .net "nab", 0 0, L_0x89844c380;  1 drivers
v0x898a99400_0 .net "nbCin", 0 0, L_0x89844c460;  1 drivers
S_0x898a93c00 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898a92e80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868700 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868740 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844c540/d .functor XOR 1, L_0x898448780, L_0x898448820, C4<0>, C4<0>;
L_0x89844c540 .delay 1 (1,1,1) L_0x89844c540/d;
L_0x89844c5b0/d .functor XOR 1, L_0x89844c540, v0x898a9a800_0, C4<0>, C4<0>;
L_0x89844c5b0 .delay 1 (1,1,1) L_0x89844c5b0/d;
L_0x89844c620/d .functor NAND 1, L_0x898448780, L_0x898448820, C4<1>, C4<1>;
L_0x89844c620 .delay 1 (1,1,1) L_0x89844c620/d;
L_0x89844c690/d .functor NAND 1, L_0x898448780, v0x898a9a800_0, C4<1>, C4<1>;
L_0x89844c690 .delay 1 (1,1,1) L_0x89844c690/d;
L_0x89844c700/d .functor NAND 1, L_0x898448820, v0x898a9a800_0, C4<1>, C4<1>;
L_0x89844c700 .delay 1 (1,1,1) L_0x89844c700/d;
L_0x89844c770/d .functor NAND 1, L_0x89844c620, L_0x89844c690, L_0x89844c700, C4<1>;
L_0x89844c770 .delay 1 (1,1,1) L_0x89844c770/d;
v0x898a994a0_0 .net "Cin", 0 0, v0x898a9a800_0;  alias, 1 drivers
v0x898a99540_0 .net "Cout", 0 0, L_0x89844c770;  1 drivers
v0x898a995e0_0 .net "P", 0 0, L_0x89844c540;  1 drivers
v0x898a99680_0 .net "S", 0 0, L_0x89844c5b0;  1 drivers
v0x898a99720_0 .net "a", 0 0, L_0x898448780;  1 drivers
v0x898a997c0_0 .net "b", 0 0, L_0x898448820;  1 drivers
v0x898a99860_0 .net "naCin", 0 0, L_0x89844c690;  1 drivers
v0x898a99900_0 .net "nab", 0 0, L_0x89844c620;  1 drivers
v0x898a999a0_0 .net "nbCin", 0 0, L_0x89844c700;  1 drivers
S_0x898a93d80 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898a92a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "in";
    .port_info 2 /OUTPUT 6 "out";
P_0x8989f7280 .param/l "N" 0 8 4, +C4<00000000000000000000000000000110>;
v0x898a9a4e0_0 .net "clk", 0 0, v0x898a9aa80_0;  alias, 1 drivers
v0x898a9a580_0 .net "in", 5 0, L_0x899185540;  1 drivers
v0x898a9a620_0 .var "out", 5 0;
E_0x899700ec0 .event posedge, v0x898a9a3a0_0;
S_0x898a9c000 .scope generate, "WIDTH_TEST[6]" "WIDTH_TEST[6]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x8989f76c0 .param/l "w" 1 3 23, +C4<0110>;
v0x898aa1d60_0 .var "A", 5 0;
v0x898aa1e00_0 .var "B", 5 0;
v0x898aa1ea0_0 .var "Cin", 0 0;
v0x898aa1f40_0 .net "Cout", 0 0, L_0x898449540;  1 drivers
v0x898aa1fe0_0 .net "P", 5 0, L_0x8991852c0;  1 drivers
v0x898aa2080_0 .net "S", 5 0, L_0x898a7e3a0;  1 drivers
v0x898aa2120_0 .var "clk", 0 0;
v0x898aa21c0_0 .var "expected_sum", 6 0;
v0x898aa2260_0 .net "out", 6 0, v0x898aa1cc0_0;  1 drivers
L_0x899185040 .concat [ 6 1 0 0], L_0x898a7e3a0, L_0x898449540;
S_0x898a9c180 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898a9c000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 6 "A";
    .port_info 3 /INPUT 6 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 6 "P";
    .port_info 7 /OUTPUT 6 "S";
P_0x8989f7700 .param/l "N" 0 4 7, +C4<00000000000000000000000000000110>;
L_0x89844d880 .functor NOT 1, v0x898aa2120_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x89844d8f0 .functor AND 1, L_0x89844d880, L_0x898cbc178, C4<1>, C4<1>;
v0x898aa1540_0 .net "A", 5 0, v0x898aa1d60_0;  1 drivers
v0x898aa15e0_0 .net "B", 5 0, v0x898aa1e00_0;  1 drivers
v0x898aa1680_0 .net "Cin", 0 0, v0x898aa1ea0_0;  1 drivers
v0x898aa1720_0 .net "Cout", 0 0, L_0x898449540;  alias, 1 drivers
v0x898aa17c0_0 .net "P", 5 0, L_0x8991852c0;  alias, 1 drivers
v0x898aa1860_0 .net "RCA_sum", 5 0, L_0x899185180;  1 drivers
v0x898aa1900_0 .net "S", 5 0, L_0x898a7e3a0;  alias, 1 drivers
v0x898aa19a0_0 .net *"_ivl_0", 0 0, L_0x89844d880;  1 drivers
v0x898aa1a40_0 .net "clk", 0 0, v0x898aa2120_0;  1 drivers
v0x898aa1ae0_0 .net "enable", 0 0, L_0x898cbc178;  1 drivers
S_0x898a9c300 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898a9c180;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "in";
    .port_info 1 /OUTPUT 6 "out";
    .port_info 2 /INPUT 1 "control";
P_0x8989f7780 .param/l "N" 0 5 4, +C4<00000000000000000000000000000110>;
o0x898c24a50 .functor BUFZ 6, c4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898a9ac60_0 name=_ivl_0
v0x898a9ad00_0 .net "control", 0 0, L_0x89844d8f0;  1 drivers
v0x898a9ada0_0 .net "in", 5 0, L_0x899185180;  alias, 1 drivers
v0x898a9ae40_0 .net "out", 5 0, L_0x898a7e3a0;  alias, 1 drivers
L_0x898a7e3a0 .functor MUXZ 6, o0x898c24a50, L_0x899185180, L_0x89844d8f0, C4<>;
S_0x898a9c480 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898a9c180;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "A";
    .port_info 1 /INPUT 6 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 6 "P";
    .port_info 5 /OUTPUT 6 "S";
P_0x8989f77c0 .param/l "N" 0 6 4, +C4<00000000000000000000000000000110>;
v0x898aa10e0_0 .net "A", 5 0, v0x898aa1d60_0;  alias, 1 drivers
v0x898aa1180_0 .net "B", 5 0, v0x898aa1e00_0;  alias, 1 drivers
v0x898aa1220_0 .net "C", 5 0, L_0x899185400;  1 drivers
v0x898aa12c0_0 .net "Cin", 0 0, v0x898aa1ea0_0;  alias, 1 drivers
v0x898aa1360_0 .net "Cout", 0 0, L_0x898449540;  alias, 1 drivers
v0x898aa1400_0 .net "P", 5 0, L_0x8991852c0;  alias, 1 drivers
v0x898aa14a0_0 .net "S", 5 0, L_0x899185180;  alias, 1 drivers
L_0x898448a00 .part v0x898aa1d60_0, 1, 1;
L_0x898448aa0 .part v0x898aa1e00_0, 1, 1;
L_0x898448b40 .part L_0x899185400, 0, 1;
L_0x898448be0 .part v0x898aa1d60_0, 2, 1;
L_0x898448c80 .part v0x898aa1e00_0, 2, 1;
L_0x898448d20 .part L_0x899185400, 1, 1;
L_0x898448dc0 .part v0x898aa1d60_0, 3, 1;
L_0x898448e60 .part v0x898aa1e00_0, 3, 1;
L_0x898448f00 .part L_0x899185400, 2, 1;
L_0x898448fa0 .part v0x898aa1d60_0, 4, 1;
L_0x898449040 .part v0x898aa1e00_0, 4, 1;
L_0x8984490e0 .part L_0x899185400, 3, 1;
L_0x898449180 .part v0x898aa1d60_0, 5, 1;
L_0x898449220 .part v0x898aa1e00_0, 5, 1;
L_0x8984492c0 .part L_0x899185400, 4, 1;
L_0x898449360 .part v0x898aa1d60_0, 0, 1;
L_0x898449400 .part v0x898aa1e00_0, 0, 1;
LS_0x899185400_0_0 .concat8 [ 1 1 1 1], L_0x89844d810, L_0x89844caf0, L_0x89844cd90, L_0x89844d030;
LS_0x899185400_0_4 .concat8 [ 1 1 0 0], L_0x89844d2d0, L_0x89844d570;
L_0x899185400 .concat8 [ 4 2 0 0], LS_0x899185400_0_0, LS_0x899185400_0_4;
LS_0x8991852c0_0_0 .concat8 [ 1 1 1 1], L_0x89844d5e0, L_0x89844c8c0, L_0x89844cb60, L_0x89844ce00;
LS_0x8991852c0_0_4 .concat8 [ 1 1 0 0], L_0x89844d0a0, L_0x89844d340;
L_0x8991852c0 .concat8 [ 4 2 0 0], LS_0x8991852c0_0_0, LS_0x8991852c0_0_4;
LS_0x899185180_0_0 .concat8 [ 1 1 1 1], L_0x89844d650, L_0x89844c930, L_0x89844cbd0, L_0x89844ce70;
LS_0x899185180_0_4 .concat8 [ 1 1 0 0], L_0x89844d110, L_0x89844d3b0;
L_0x899185180 .concat8 [ 4 2 0 0], LS_0x899185180_0_0, LS_0x899185180_0_4;
L_0x898449540 .part L_0x899185400, 5, 1;
S_0x898a9c600 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898a9c480;
 .timescale -9 -9;
P_0x8989f7800 .param/l "i" 1 6 21, +C4<01>;
S_0x898a9c780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a9c600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868780 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8988687c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844c8c0/d .functor XOR 1, L_0x898448a00, L_0x898448aa0, C4<0>, C4<0>;
L_0x89844c8c0 .delay 1 (1,1,1) L_0x89844c8c0/d;
L_0x89844c930/d .functor XOR 1, L_0x89844c8c0, L_0x898448b40, C4<0>, C4<0>;
L_0x89844c930 .delay 1 (1,1,1) L_0x89844c930/d;
L_0x89844c9a0/d .functor NAND 1, L_0x898448a00, L_0x898448aa0, C4<1>, C4<1>;
L_0x89844c9a0 .delay 1 (1,1,1) L_0x89844c9a0/d;
L_0x89844ca10/d .functor NAND 1, L_0x898448a00, L_0x898448b40, C4<1>, C4<1>;
L_0x89844ca10 .delay 1 (1,1,1) L_0x89844ca10/d;
L_0x89844ca80/d .functor NAND 1, L_0x898448aa0, L_0x898448b40, C4<1>, C4<1>;
L_0x89844ca80 .delay 1 (1,1,1) L_0x89844ca80/d;
L_0x89844caf0/d .functor NAND 1, L_0x89844c9a0, L_0x89844ca10, L_0x89844ca80, C4<1>;
L_0x89844caf0 .delay 1 (1,1,1) L_0x89844caf0/d;
v0x898a9aee0_0 .net "Cin", 0 0, L_0x898448b40;  1 drivers
v0x898a9af80_0 .net "Cout", 0 0, L_0x89844caf0;  1 drivers
v0x898a9b020_0 .net "P", 0 0, L_0x89844c8c0;  1 drivers
v0x898a9b0c0_0 .net "S", 0 0, L_0x89844c930;  1 drivers
v0x898a9b160_0 .net "a", 0 0, L_0x898448a00;  1 drivers
v0x898a9b200_0 .net "b", 0 0, L_0x898448aa0;  1 drivers
v0x898a9b2a0_0 .net "naCin", 0 0, L_0x89844ca10;  1 drivers
v0x898a9b340_0 .net "nab", 0 0, L_0x89844c9a0;  1 drivers
v0x898a9b3e0_0 .net "nbCin", 0 0, L_0x89844ca80;  1 drivers
S_0x898a9c900 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898a9c480;
 .timescale -9 -9;
P_0x8989f7840 .param/l "i" 1 6 21, +C4<010>;
S_0x898a9ca80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a9c900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868800 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868840 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844cb60/d .functor XOR 1, L_0x898448be0, L_0x898448c80, C4<0>, C4<0>;
L_0x89844cb60 .delay 1 (1,1,1) L_0x89844cb60/d;
L_0x89844cbd0/d .functor XOR 1, L_0x89844cb60, L_0x898448d20, C4<0>, C4<0>;
L_0x89844cbd0 .delay 1 (1,1,1) L_0x89844cbd0/d;
L_0x89844cc40/d .functor NAND 1, L_0x898448be0, L_0x898448c80, C4<1>, C4<1>;
L_0x89844cc40 .delay 1 (1,1,1) L_0x89844cc40/d;
L_0x89844ccb0/d .functor NAND 1, L_0x898448be0, L_0x898448d20, C4<1>, C4<1>;
L_0x89844ccb0 .delay 1 (1,1,1) L_0x89844ccb0/d;
L_0x89844cd20/d .functor NAND 1, L_0x898448c80, L_0x898448d20, C4<1>, C4<1>;
L_0x89844cd20 .delay 1 (1,1,1) L_0x89844cd20/d;
L_0x89844cd90/d .functor NAND 1, L_0x89844cc40, L_0x89844ccb0, L_0x89844cd20, C4<1>;
L_0x89844cd90 .delay 1 (1,1,1) L_0x89844cd90/d;
v0x898a9b480_0 .net "Cin", 0 0, L_0x898448d20;  1 drivers
v0x898a9b520_0 .net "Cout", 0 0, L_0x89844cd90;  1 drivers
v0x898a9b5c0_0 .net "P", 0 0, L_0x89844cb60;  1 drivers
v0x898a9b660_0 .net "S", 0 0, L_0x89844cbd0;  1 drivers
v0x898a9b700_0 .net "a", 0 0, L_0x898448be0;  1 drivers
v0x898a9b7a0_0 .net "b", 0 0, L_0x898448c80;  1 drivers
v0x898a9b840_0 .net "naCin", 0 0, L_0x89844ccb0;  1 drivers
v0x898a9b8e0_0 .net "nab", 0 0, L_0x89844cc40;  1 drivers
v0x898a9b980_0 .net "nbCin", 0 0, L_0x89844cd20;  1 drivers
S_0x898a9cc00 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898a9c480;
 .timescale -9 -9;
P_0x8989f7880 .param/l "i" 1 6 21, +C4<011>;
S_0x898a9cd80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a9cc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868880 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8988688c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844ce00/d .functor XOR 1, L_0x898448dc0, L_0x898448e60, C4<0>, C4<0>;
L_0x89844ce00 .delay 1 (1,1,1) L_0x89844ce00/d;
L_0x89844ce70/d .functor XOR 1, L_0x89844ce00, L_0x898448f00, C4<0>, C4<0>;
L_0x89844ce70 .delay 1 (1,1,1) L_0x89844ce70/d;
L_0x89844cee0/d .functor NAND 1, L_0x898448dc0, L_0x898448e60, C4<1>, C4<1>;
L_0x89844cee0 .delay 1 (1,1,1) L_0x89844cee0/d;
L_0x89844cf50/d .functor NAND 1, L_0x898448dc0, L_0x898448f00, C4<1>, C4<1>;
L_0x89844cf50 .delay 1 (1,1,1) L_0x89844cf50/d;
L_0x89844cfc0/d .functor NAND 1, L_0x898448e60, L_0x898448f00, C4<1>, C4<1>;
L_0x89844cfc0 .delay 1 (1,1,1) L_0x89844cfc0/d;
L_0x89844d030/d .functor NAND 1, L_0x89844cee0, L_0x89844cf50, L_0x89844cfc0, C4<1>;
L_0x89844d030 .delay 1 (1,1,1) L_0x89844d030/d;
v0x898a9ba20_0 .net "Cin", 0 0, L_0x898448f00;  1 drivers
v0x898a9bac0_0 .net "Cout", 0 0, L_0x89844d030;  1 drivers
v0x898a9bb60_0 .net "P", 0 0, L_0x89844ce00;  1 drivers
v0x898a9bc00_0 .net "S", 0 0, L_0x89844ce70;  1 drivers
v0x898a9bca0_0 .net "a", 0 0, L_0x898448dc0;  1 drivers
v0x898a9bd40_0 .net "b", 0 0, L_0x898448e60;  1 drivers
v0x898a9bde0_0 .net "naCin", 0 0, L_0x89844cf50;  1 drivers
v0x898a9be80_0 .net "nab", 0 0, L_0x89844cee0;  1 drivers
v0x898a9bf20_0 .net "nbCin", 0 0, L_0x89844cfc0;  1 drivers
S_0x898a9cf00 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898a9c480;
 .timescale -9 -9;
P_0x8989f78c0 .param/l "i" 1 6 21, +C4<0100>;
S_0x898a9d080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a9cf00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868900 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868940 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844d0a0/d .functor XOR 1, L_0x898448fa0, L_0x898449040, C4<0>, C4<0>;
L_0x89844d0a0 .delay 1 (1,1,1) L_0x89844d0a0/d;
L_0x89844d110/d .functor XOR 1, L_0x89844d0a0, L_0x8984490e0, C4<0>, C4<0>;
L_0x89844d110 .delay 1 (1,1,1) L_0x89844d110/d;
L_0x89844d180/d .functor NAND 1, L_0x898448fa0, L_0x898449040, C4<1>, C4<1>;
L_0x89844d180 .delay 1 (1,1,1) L_0x89844d180/d;
L_0x89844d1f0/d .functor NAND 1, L_0x898448fa0, L_0x8984490e0, C4<1>, C4<1>;
L_0x89844d1f0 .delay 1 (1,1,1) L_0x89844d1f0/d;
L_0x89844d260/d .functor NAND 1, L_0x898449040, L_0x8984490e0, C4<1>, C4<1>;
L_0x89844d260 .delay 1 (1,1,1) L_0x89844d260/d;
L_0x89844d2d0/d .functor NAND 1, L_0x89844d180, L_0x89844d1f0, L_0x89844d260, C4<1>;
L_0x89844d2d0 .delay 1 (1,1,1) L_0x89844d2d0/d;
v0x898aa0000_0 .net "Cin", 0 0, L_0x8984490e0;  1 drivers
v0x898aa00a0_0 .net "Cout", 0 0, L_0x89844d2d0;  1 drivers
v0x898aa0140_0 .net "P", 0 0, L_0x89844d0a0;  1 drivers
v0x898aa01e0_0 .net "S", 0 0, L_0x89844d110;  1 drivers
v0x898aa0280_0 .net "a", 0 0, L_0x898448fa0;  1 drivers
v0x898aa0320_0 .net "b", 0 0, L_0x898449040;  1 drivers
v0x898aa03c0_0 .net "naCin", 0 0, L_0x89844d1f0;  1 drivers
v0x898aa0460_0 .net "nab", 0 0, L_0x89844d180;  1 drivers
v0x898aa0500_0 .net "nbCin", 0 0, L_0x89844d260;  1 drivers
S_0x898a9d200 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898a9c480;
 .timescale -9 -9;
P_0x8989f7940 .param/l "i" 1 6 21, +C4<0101>;
S_0x898a9d380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a9d200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868980 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8988689c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844d340/d .functor XOR 1, L_0x898449180, L_0x898449220, C4<0>, C4<0>;
L_0x89844d340 .delay 1 (1,1,1) L_0x89844d340/d;
L_0x89844d3b0/d .functor XOR 1, L_0x89844d340, L_0x8984492c0, C4<0>, C4<0>;
L_0x89844d3b0 .delay 1 (1,1,1) L_0x89844d3b0/d;
L_0x89844d420/d .functor NAND 1, L_0x898449180, L_0x898449220, C4<1>, C4<1>;
L_0x89844d420 .delay 1 (1,1,1) L_0x89844d420/d;
L_0x89844d490/d .functor NAND 1, L_0x898449180, L_0x8984492c0, C4<1>, C4<1>;
L_0x89844d490 .delay 1 (1,1,1) L_0x89844d490/d;
L_0x89844d500/d .functor NAND 1, L_0x898449220, L_0x8984492c0, C4<1>, C4<1>;
L_0x89844d500 .delay 1 (1,1,1) L_0x89844d500/d;
L_0x89844d570/d .functor NAND 1, L_0x89844d420, L_0x89844d490, L_0x89844d500, C4<1>;
L_0x89844d570 .delay 1 (1,1,1) L_0x89844d570/d;
v0x898aa05a0_0 .net "Cin", 0 0, L_0x8984492c0;  1 drivers
v0x898aa0640_0 .net "Cout", 0 0, L_0x89844d570;  1 drivers
v0x898aa06e0_0 .net "P", 0 0, L_0x89844d340;  1 drivers
v0x898aa0780_0 .net "S", 0 0, L_0x89844d3b0;  1 drivers
v0x898aa0820_0 .net "a", 0 0, L_0x898449180;  1 drivers
v0x898aa08c0_0 .net "b", 0 0, L_0x898449220;  1 drivers
v0x898aa0960_0 .net "naCin", 0 0, L_0x89844d490;  1 drivers
v0x898aa0a00_0 .net "nab", 0 0, L_0x89844d420;  1 drivers
v0x898aa0aa0_0 .net "nbCin", 0 0, L_0x89844d500;  1 drivers
S_0x898a9d500 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898a9c480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868a00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868a40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844d5e0/d .functor XOR 1, L_0x898449360, L_0x898449400, C4<0>, C4<0>;
L_0x89844d5e0 .delay 1 (1,1,1) L_0x89844d5e0/d;
L_0x89844d650/d .functor XOR 1, L_0x89844d5e0, v0x898aa1ea0_0, C4<0>, C4<0>;
L_0x89844d650 .delay 1 (1,1,1) L_0x89844d650/d;
L_0x89844d6c0/d .functor NAND 1, L_0x898449360, L_0x898449400, C4<1>, C4<1>;
L_0x89844d6c0 .delay 1 (1,1,1) L_0x89844d6c0/d;
L_0x89844d730/d .functor NAND 1, L_0x898449360, v0x898aa1ea0_0, C4<1>, C4<1>;
L_0x89844d730 .delay 1 (1,1,1) L_0x89844d730/d;
L_0x89844d7a0/d .functor NAND 1, L_0x898449400, v0x898aa1ea0_0, C4<1>, C4<1>;
L_0x89844d7a0 .delay 1 (1,1,1) L_0x89844d7a0/d;
L_0x89844d810/d .functor NAND 1, L_0x89844d6c0, L_0x89844d730, L_0x89844d7a0, C4<1>;
L_0x89844d810 .delay 1 (1,1,1) L_0x89844d810/d;
v0x898aa0b40_0 .net "Cin", 0 0, v0x898aa1ea0_0;  alias, 1 drivers
v0x898aa0be0_0 .net "Cout", 0 0, L_0x89844d810;  1 drivers
v0x898aa0c80_0 .net "P", 0 0, L_0x89844d5e0;  1 drivers
v0x898aa0d20_0 .net "S", 0 0, L_0x89844d650;  1 drivers
v0x898aa0dc0_0 .net "a", 0 0, L_0x898449360;  1 drivers
v0x898aa0e60_0 .net "b", 0 0, L_0x898449400;  1 drivers
v0x898aa0f00_0 .net "naCin", 0 0, L_0x89844d730;  1 drivers
v0x898aa0fa0_0 .net "nab", 0 0, L_0x89844d6c0;  1 drivers
v0x898aa1040_0 .net "nbCin", 0 0, L_0x89844d7a0;  1 drivers
S_0x898a9d680 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898a9c000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "in";
    .port_info 2 /OUTPUT 7 "out";
P_0x8989f7740 .param/l "N" 0 8 4, +C4<00000000000000000000000000000111>;
v0x898aa1b80_0 .net "clk", 0 0, v0x898aa2120_0;  alias, 1 drivers
v0x898aa1c20_0 .net "in", 6 0, L_0x899185040;  1 drivers
v0x898aa1cc0_0 .var "out", 6 0;
E_0x899700f40 .event posedge, v0x898aa1a40_0;
S_0x898a9d800 .scope generate, "WIDTH_TEST[7]" "WIDTH_TEST[7]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x8989f7bc0 .param/l "w" 1 3 23, +C4<0111>;
v0x898aa99a0_0 .var "A", 6 0;
v0x898aa9a40_0 .var "B", 6 0;
v0x898aa9ae0_0 .var "Cin", 0 0;
v0x898aa9b80_0 .net "Cout", 0 0, L_0x898449fe0;  1 drivers
v0x898aa9c20_0 .net "P", 6 0, L_0x899184dc0;  1 drivers
v0x898aa9cc0_0 .net "S", 6 0, L_0x898a7e440;  1 drivers
v0x898aa9d60_0 .var "clk", 0 0;
v0x898aa9e00_0 .var "expected_sum", 7 0;
v0x898aa9ea0_0 .net "out", 7 0, v0x898aa9900_0;  1 drivers
L_0x899184b40 .concat [ 7 1 0 0], L_0x898a7e440, L_0x898449fe0;
S_0x898a9d980 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898a9d800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 7 "A";
    .port_info 3 /INPUT 7 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 7 "P";
    .port_info 7 /OUTPUT 7 "S";
P_0x8989f7c00 .param/l "N" 0 4 7, +C4<00000000000000000000000000000111>;
L_0x89844ebc0 .functor NOT 1, v0x898aa9d60_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc1c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x89844ec30 .functor AND 1, L_0x89844ebc0, L_0x898cbc1c0, C4<1>, C4<1>;
v0x898aa9180_0 .net "A", 6 0, v0x898aa99a0_0;  1 drivers
v0x898aa9220_0 .net "B", 6 0, v0x898aa9a40_0;  1 drivers
v0x898aa92c0_0 .net "Cin", 0 0, v0x898aa9ae0_0;  1 drivers
v0x898aa9360_0 .net "Cout", 0 0, L_0x898449fe0;  alias, 1 drivers
v0x898aa9400_0 .net "P", 6 0, L_0x899184dc0;  alias, 1 drivers
v0x898aa94a0_0 .net "RCA_sum", 6 0, L_0x899184c80;  1 drivers
v0x898aa9540_0 .net "S", 6 0, L_0x898a7e440;  alias, 1 drivers
v0x898aa95e0_0 .net *"_ivl_0", 0 0, L_0x89844ebc0;  1 drivers
v0x898aa9680_0 .net "clk", 0 0, v0x898aa9d60_0;  1 drivers
v0x898aa9720_0 .net "enable", 0 0, L_0x898cbc1c0;  1 drivers
S_0x898a9db00 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898a9d980;
 .timescale -9 -9;
    .port_info 0 /INPUT 7 "in";
    .port_info 1 /OUTPUT 7 "out";
    .port_info 2 /INPUT 1 "control";
P_0x8989f7c80 .param/l "N" 0 5 4, +C4<00000000000000000000000000000111>;
o0x898c261c0 .functor BUFZ 7, c4<zzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898aa2300_0 name=_ivl_0
v0x898aa23a0_0 .net "control", 0 0, L_0x89844ec30;  1 drivers
v0x898aa2440_0 .net "in", 6 0, L_0x899184c80;  alias, 1 drivers
v0x898aa24e0_0 .net "out", 6 0, L_0x898a7e440;  alias, 1 drivers
L_0x898a7e440 .functor MUXZ 7, o0x898c261c0, L_0x899184c80, L_0x89844ec30, C4<>;
S_0x898a9dc80 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898a9d980;
 .timescale -9 -9;
    .port_info 0 /INPUT 7 "A";
    .port_info 1 /INPUT 7 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 7 "P";
    .port_info 5 /OUTPUT 7 "S";
P_0x8989f7cc0 .param/l "N" 0 6 4, +C4<00000000000000000000000000000111>;
v0x898aa8d20_0 .net "A", 6 0, v0x898aa99a0_0;  alias, 1 drivers
v0x898aa8dc0_0 .net "B", 6 0, v0x898aa9a40_0;  alias, 1 drivers
v0x898aa8e60_0 .net "C", 6 0, L_0x899184f00;  1 drivers
v0x898aa8f00_0 .net "Cin", 0 0, v0x898aa9ae0_0;  alias, 1 drivers
v0x898aa8fa0_0 .net "Cout", 0 0, L_0x898449fe0;  alias, 1 drivers
v0x898aa9040_0 .net "P", 6 0, L_0x899184dc0;  alias, 1 drivers
v0x898aa90e0_0 .net "S", 6 0, L_0x899184c80;  alias, 1 drivers
L_0x8984494a0 .part v0x898aa99a0_0, 1, 1;
L_0x8984495e0 .part v0x898aa9a40_0, 1, 1;
L_0x898449680 .part L_0x899184f00, 0, 1;
L_0x898449720 .part v0x898aa99a0_0, 2, 1;
L_0x8984497c0 .part v0x898aa9a40_0, 2, 1;
L_0x898449860 .part L_0x899184f00, 1, 1;
L_0x898449900 .part v0x898aa99a0_0, 3, 1;
L_0x8984499a0 .part v0x898aa9a40_0, 3, 1;
L_0x898449a40 .part L_0x899184f00, 2, 1;
L_0x898449ae0 .part v0x898aa99a0_0, 4, 1;
L_0x898449b80 .part v0x898aa9a40_0, 4, 1;
L_0x898449c20 .part L_0x899184f00, 3, 1;
L_0x898449cc0 .part v0x898aa99a0_0, 5, 1;
L_0x898449d60 .part v0x898aa9a40_0, 5, 1;
L_0x898449e00 .part L_0x899184f00, 4, 1;
L_0x898449ea0 .part v0x898aa99a0_0, 6, 1;
L_0x898449f40 .part v0x898aa9a40_0, 6, 1;
L_0x89844a080 .part L_0x899184f00, 5, 1;
L_0x89844a120 .part v0x898aa99a0_0, 0, 1;
L_0x89844a1c0 .part v0x898aa9a40_0, 0, 1;
LS_0x899184f00_0_0 .concat8 [ 1 1 1 1], L_0x89844eb50, L_0x89844db90, L_0x89844de30, L_0x89844e0d0;
LS_0x899184f00_0_4 .concat8 [ 1 1 1 0], L_0x89844e370, L_0x89844e610, L_0x89844e8b0;
L_0x899184f00 .concat8 [ 4 3 0 0], LS_0x899184f00_0_0, LS_0x899184f00_0_4;
LS_0x899184dc0_0_0 .concat8 [ 1 1 1 1], L_0x89844e920, L_0x89844d960, L_0x89844dc00, L_0x89844dea0;
LS_0x899184dc0_0_4 .concat8 [ 1 1 1 0], L_0x89844e140, L_0x89844e3e0, L_0x89844e680;
L_0x899184dc0 .concat8 [ 4 3 0 0], LS_0x899184dc0_0_0, LS_0x899184dc0_0_4;
LS_0x899184c80_0_0 .concat8 [ 1 1 1 1], L_0x89844e990, L_0x89844d9d0, L_0x89844dc70, L_0x89844df10;
LS_0x899184c80_0_4 .concat8 [ 1 1 1 0], L_0x89844e1b0, L_0x89844e450, L_0x89844e6f0;
L_0x899184c80 .concat8 [ 4 3 0 0], LS_0x899184c80_0_0, LS_0x899184c80_0_4;
L_0x898449fe0 .part L_0x899184f00, 6, 1;
S_0x898a9de00 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898a9dc80;
 .timescale -9 -9;
P_0x8989f7d00 .param/l "i" 1 6 21, +C4<01>;
S_0x898a9df80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a9de00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868a80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868ac0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844d960/d .functor XOR 1, L_0x8984494a0, L_0x8984495e0, C4<0>, C4<0>;
L_0x89844d960 .delay 1 (1,1,1) L_0x89844d960/d;
L_0x89844d9d0/d .functor XOR 1, L_0x89844d960, L_0x898449680, C4<0>, C4<0>;
L_0x89844d9d0 .delay 1 (1,1,1) L_0x89844d9d0/d;
L_0x89844da40/d .functor NAND 1, L_0x8984494a0, L_0x8984495e0, C4<1>, C4<1>;
L_0x89844da40 .delay 1 (1,1,1) L_0x89844da40/d;
L_0x89844dab0/d .functor NAND 1, L_0x8984494a0, L_0x898449680, C4<1>, C4<1>;
L_0x89844dab0 .delay 1 (1,1,1) L_0x89844dab0/d;
L_0x89844db20/d .functor NAND 1, L_0x8984495e0, L_0x898449680, C4<1>, C4<1>;
L_0x89844db20 .delay 1 (1,1,1) L_0x89844db20/d;
L_0x89844db90/d .functor NAND 1, L_0x89844da40, L_0x89844dab0, L_0x89844db20, C4<1>;
L_0x89844db90 .delay 1 (1,1,1) L_0x89844db90/d;
v0x898aa2580_0 .net "Cin", 0 0, L_0x898449680;  1 drivers
v0x898aa2620_0 .net "Cout", 0 0, L_0x89844db90;  1 drivers
v0x898aa26c0_0 .net "P", 0 0, L_0x89844d960;  1 drivers
v0x898aa2760_0 .net "S", 0 0, L_0x89844d9d0;  1 drivers
v0x898aa2800_0 .net "a", 0 0, L_0x8984494a0;  1 drivers
v0x898aa28a0_0 .net "b", 0 0, L_0x8984495e0;  1 drivers
v0x898aa2940_0 .net "naCin", 0 0, L_0x89844dab0;  1 drivers
v0x898aa29e0_0 .net "nab", 0 0, L_0x89844da40;  1 drivers
v0x898aa2a80_0 .net "nbCin", 0 0, L_0x89844db20;  1 drivers
S_0x898a9e100 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898a9dc80;
 .timescale -9 -9;
P_0x8989f7d40 .param/l "i" 1 6 21, +C4<010>;
S_0x898a9e280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a9e100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868b00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868b40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844dc00/d .functor XOR 1, L_0x898449720, L_0x8984497c0, C4<0>, C4<0>;
L_0x89844dc00 .delay 1 (1,1,1) L_0x89844dc00/d;
L_0x89844dc70/d .functor XOR 1, L_0x89844dc00, L_0x898449860, C4<0>, C4<0>;
L_0x89844dc70 .delay 1 (1,1,1) L_0x89844dc70/d;
L_0x89844dce0/d .functor NAND 1, L_0x898449720, L_0x8984497c0, C4<1>, C4<1>;
L_0x89844dce0 .delay 1 (1,1,1) L_0x89844dce0/d;
L_0x89844dd50/d .functor NAND 1, L_0x898449720, L_0x898449860, C4<1>, C4<1>;
L_0x89844dd50 .delay 1 (1,1,1) L_0x89844dd50/d;
L_0x89844ddc0/d .functor NAND 1, L_0x8984497c0, L_0x898449860, C4<1>, C4<1>;
L_0x89844ddc0 .delay 1 (1,1,1) L_0x89844ddc0/d;
L_0x89844de30/d .functor NAND 1, L_0x89844dce0, L_0x89844dd50, L_0x89844ddc0, C4<1>;
L_0x89844de30 .delay 1 (1,1,1) L_0x89844de30/d;
v0x898aa2b20_0 .net "Cin", 0 0, L_0x898449860;  1 drivers
v0x898aa2bc0_0 .net "Cout", 0 0, L_0x89844de30;  1 drivers
v0x898aa2c60_0 .net "P", 0 0, L_0x89844dc00;  1 drivers
v0x898aa2d00_0 .net "S", 0 0, L_0x89844dc70;  1 drivers
v0x898aa2da0_0 .net "a", 0 0, L_0x898449720;  1 drivers
v0x898aa2e40_0 .net "b", 0 0, L_0x8984497c0;  1 drivers
v0x898aa2ee0_0 .net "naCin", 0 0, L_0x89844dd50;  1 drivers
v0x898aa2f80_0 .net "nab", 0 0, L_0x89844dce0;  1 drivers
v0x898aa3020_0 .net "nbCin", 0 0, L_0x89844ddc0;  1 drivers
S_0x898a9e400 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898a9dc80;
 .timescale -9 -9;
P_0x8989f7d80 .param/l "i" 1 6 21, +C4<011>;
S_0x898a9e580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a9e400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868b80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868bc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844dea0/d .functor XOR 1, L_0x898449900, L_0x8984499a0, C4<0>, C4<0>;
L_0x89844dea0 .delay 1 (1,1,1) L_0x89844dea0/d;
L_0x89844df10/d .functor XOR 1, L_0x89844dea0, L_0x898449a40, C4<0>, C4<0>;
L_0x89844df10 .delay 1 (1,1,1) L_0x89844df10/d;
L_0x89844df80/d .functor NAND 1, L_0x898449900, L_0x8984499a0, C4<1>, C4<1>;
L_0x89844df80 .delay 1 (1,1,1) L_0x89844df80/d;
L_0x89844dff0/d .functor NAND 1, L_0x898449900, L_0x898449a40, C4<1>, C4<1>;
L_0x89844dff0 .delay 1 (1,1,1) L_0x89844dff0/d;
L_0x89844e060/d .functor NAND 1, L_0x8984499a0, L_0x898449a40, C4<1>, C4<1>;
L_0x89844e060 .delay 1 (1,1,1) L_0x89844e060/d;
L_0x89844e0d0/d .functor NAND 1, L_0x89844df80, L_0x89844dff0, L_0x89844e060, C4<1>;
L_0x89844e0d0 .delay 1 (1,1,1) L_0x89844e0d0/d;
v0x898aa30c0_0 .net "Cin", 0 0, L_0x898449a40;  1 drivers
v0x898aa3160_0 .net "Cout", 0 0, L_0x89844e0d0;  1 drivers
v0x898aa3200_0 .net "P", 0 0, L_0x89844dea0;  1 drivers
v0x898aa32a0_0 .net "S", 0 0, L_0x89844df10;  1 drivers
v0x898aa3340_0 .net "a", 0 0, L_0x898449900;  1 drivers
v0x898aa33e0_0 .net "b", 0 0, L_0x8984499a0;  1 drivers
v0x898aa3480_0 .net "naCin", 0 0, L_0x89844dff0;  1 drivers
v0x898aa3520_0 .net "nab", 0 0, L_0x89844df80;  1 drivers
v0x898aa35c0_0 .net "nbCin", 0 0, L_0x89844e060;  1 drivers
S_0x898a9e700 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898a9dc80;
 .timescale -9 -9;
P_0x8989f7dc0 .param/l "i" 1 6 21, +C4<0100>;
S_0x898a9e880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a9e700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868c00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868c40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844e140/d .functor XOR 1, L_0x898449ae0, L_0x898449b80, C4<0>, C4<0>;
L_0x89844e140 .delay 1 (1,1,1) L_0x89844e140/d;
L_0x89844e1b0/d .functor XOR 1, L_0x89844e140, L_0x898449c20, C4<0>, C4<0>;
L_0x89844e1b0 .delay 1 (1,1,1) L_0x89844e1b0/d;
L_0x89844e220/d .functor NAND 1, L_0x898449ae0, L_0x898449b80, C4<1>, C4<1>;
L_0x89844e220 .delay 1 (1,1,1) L_0x89844e220/d;
L_0x89844e290/d .functor NAND 1, L_0x898449ae0, L_0x898449c20, C4<1>, C4<1>;
L_0x89844e290 .delay 1 (1,1,1) L_0x89844e290/d;
L_0x89844e300/d .functor NAND 1, L_0x898449b80, L_0x898449c20, C4<1>, C4<1>;
L_0x89844e300 .delay 1 (1,1,1) L_0x89844e300/d;
L_0x89844e370/d .functor NAND 1, L_0x89844e220, L_0x89844e290, L_0x89844e300, C4<1>;
L_0x89844e370 .delay 1 (1,1,1) L_0x89844e370/d;
v0x898aa3660_0 .net "Cin", 0 0, L_0x898449c20;  1 drivers
v0x898aa3700_0 .net "Cout", 0 0, L_0x89844e370;  1 drivers
v0x898aa37a0_0 .net "P", 0 0, L_0x89844e140;  1 drivers
v0x898aa3840_0 .net "S", 0 0, L_0x89844e1b0;  1 drivers
v0x898aa38e0_0 .net "a", 0 0, L_0x898449ae0;  1 drivers
v0x898aa3980_0 .net "b", 0 0, L_0x898449b80;  1 drivers
v0x898aa3a20_0 .net "naCin", 0 0, L_0x89844e290;  1 drivers
v0x898aa3ac0_0 .net "nab", 0 0, L_0x89844e220;  1 drivers
v0x898aa3b60_0 .net "nbCin", 0 0, L_0x89844e300;  1 drivers
S_0x898a9ea00 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898a9dc80;
 .timescale -9 -9;
P_0x8989f7e40 .param/l "i" 1 6 21, +C4<0101>;
S_0x898a9eb80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a9ea00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868c80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868cc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844e3e0/d .functor XOR 1, L_0x898449cc0, L_0x898449d60, C4<0>, C4<0>;
L_0x89844e3e0 .delay 1 (1,1,1) L_0x89844e3e0/d;
L_0x89844e450/d .functor XOR 1, L_0x89844e3e0, L_0x898449e00, C4<0>, C4<0>;
L_0x89844e450 .delay 1 (1,1,1) L_0x89844e450/d;
L_0x89844e4c0/d .functor NAND 1, L_0x898449cc0, L_0x898449d60, C4<1>, C4<1>;
L_0x89844e4c0 .delay 1 (1,1,1) L_0x89844e4c0/d;
L_0x89844e530/d .functor NAND 1, L_0x898449cc0, L_0x898449e00, C4<1>, C4<1>;
L_0x89844e530 .delay 1 (1,1,1) L_0x89844e530/d;
L_0x89844e5a0/d .functor NAND 1, L_0x898449d60, L_0x898449e00, C4<1>, C4<1>;
L_0x89844e5a0 .delay 1 (1,1,1) L_0x89844e5a0/d;
L_0x89844e610/d .functor NAND 1, L_0x89844e4c0, L_0x89844e530, L_0x89844e5a0, C4<1>;
L_0x89844e610 .delay 1 (1,1,1) L_0x89844e610/d;
v0x898aa3c00_0 .net "Cin", 0 0, L_0x898449e00;  1 drivers
v0x898aa3ca0_0 .net "Cout", 0 0, L_0x89844e610;  1 drivers
v0x898aa3d40_0 .net "P", 0 0, L_0x89844e3e0;  1 drivers
v0x898aa3de0_0 .net "S", 0 0, L_0x89844e450;  1 drivers
v0x898aa3e80_0 .net "a", 0 0, L_0x898449cc0;  1 drivers
v0x898aa3f20_0 .net "b", 0 0, L_0x898449d60;  1 drivers
v0x898aa8000_0 .net "naCin", 0 0, L_0x89844e530;  1 drivers
v0x898aa80a0_0 .net "nab", 0 0, L_0x89844e4c0;  1 drivers
v0x898aa8140_0 .net "nbCin", 0 0, L_0x89844e5a0;  1 drivers
S_0x898a9ed00 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898a9dc80;
 .timescale -9 -9;
P_0x8989f7e80 .param/l "i" 1 6 21, +C4<0110>;
S_0x898a9ee80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a9ed00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868d00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868d40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844e680/d .functor XOR 1, L_0x898449ea0, L_0x898449f40, C4<0>, C4<0>;
L_0x89844e680 .delay 1 (1,1,1) L_0x89844e680/d;
L_0x89844e6f0/d .functor XOR 1, L_0x89844e680, L_0x89844a080, C4<0>, C4<0>;
L_0x89844e6f0 .delay 1 (1,1,1) L_0x89844e6f0/d;
L_0x89844e760/d .functor NAND 1, L_0x898449ea0, L_0x898449f40, C4<1>, C4<1>;
L_0x89844e760 .delay 1 (1,1,1) L_0x89844e760/d;
L_0x89844e7d0/d .functor NAND 1, L_0x898449ea0, L_0x89844a080, C4<1>, C4<1>;
L_0x89844e7d0 .delay 1 (1,1,1) L_0x89844e7d0/d;
L_0x89844e840/d .functor NAND 1, L_0x898449f40, L_0x89844a080, C4<1>, C4<1>;
L_0x89844e840 .delay 1 (1,1,1) L_0x89844e840/d;
L_0x89844e8b0/d .functor NAND 1, L_0x89844e760, L_0x89844e7d0, L_0x89844e840, C4<1>;
L_0x89844e8b0 .delay 1 (1,1,1) L_0x89844e8b0/d;
v0x898aa81e0_0 .net "Cin", 0 0, L_0x89844a080;  1 drivers
v0x898aa8280_0 .net "Cout", 0 0, L_0x89844e8b0;  1 drivers
v0x898aa8320_0 .net "P", 0 0, L_0x89844e680;  1 drivers
v0x898aa83c0_0 .net "S", 0 0, L_0x89844e6f0;  1 drivers
v0x898aa8460_0 .net "a", 0 0, L_0x898449ea0;  1 drivers
v0x898aa8500_0 .net "b", 0 0, L_0x898449f40;  1 drivers
v0x898aa85a0_0 .net "naCin", 0 0, L_0x89844e7d0;  1 drivers
v0x898aa8640_0 .net "nab", 0 0, L_0x89844e760;  1 drivers
v0x898aa86e0_0 .net "nbCin", 0 0, L_0x89844e840;  1 drivers
S_0x898a9f000 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898a9dc80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868d80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868dc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844e920/d .functor XOR 1, L_0x89844a120, L_0x89844a1c0, C4<0>, C4<0>;
L_0x89844e920 .delay 1 (1,1,1) L_0x89844e920/d;
L_0x89844e990/d .functor XOR 1, L_0x89844e920, v0x898aa9ae0_0, C4<0>, C4<0>;
L_0x89844e990 .delay 1 (1,1,1) L_0x89844e990/d;
L_0x89844ea00/d .functor NAND 1, L_0x89844a120, L_0x89844a1c0, C4<1>, C4<1>;
L_0x89844ea00 .delay 1 (1,1,1) L_0x89844ea00/d;
L_0x89844ea70/d .functor NAND 1, L_0x89844a120, v0x898aa9ae0_0, C4<1>, C4<1>;
L_0x89844ea70 .delay 1 (1,1,1) L_0x89844ea70/d;
L_0x89844eae0/d .functor NAND 1, L_0x89844a1c0, v0x898aa9ae0_0, C4<1>, C4<1>;
L_0x89844eae0 .delay 1 (1,1,1) L_0x89844eae0/d;
L_0x89844eb50/d .functor NAND 1, L_0x89844ea00, L_0x89844ea70, L_0x89844eae0, C4<1>;
L_0x89844eb50 .delay 1 (1,1,1) L_0x89844eb50/d;
v0x898aa8780_0 .net "Cin", 0 0, v0x898aa9ae0_0;  alias, 1 drivers
v0x898aa8820_0 .net "Cout", 0 0, L_0x89844eb50;  1 drivers
v0x898aa88c0_0 .net "P", 0 0, L_0x89844e920;  1 drivers
v0x898aa8960_0 .net "S", 0 0, L_0x89844e990;  1 drivers
v0x898aa8a00_0 .net "a", 0 0, L_0x89844a120;  1 drivers
v0x898aa8aa0_0 .net "b", 0 0, L_0x89844a1c0;  1 drivers
v0x898aa8b40_0 .net "naCin", 0 0, L_0x89844ea70;  1 drivers
v0x898aa8be0_0 .net "nab", 0 0, L_0x89844ea00;  1 drivers
v0x898aa8c80_0 .net "nbCin", 0 0, L_0x89844eae0;  1 drivers
S_0x898a9f180 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898a9d800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /OUTPUT 8 "out";
P_0x8989f7c40 .param/l "N" 0 8 4, +C4<00000000000000000000000000001000>;
v0x898aa97c0_0 .net "clk", 0 0, v0x898aa9d60_0;  alias, 1 drivers
v0x898aa9860_0 .net "in", 7 0, L_0x899184b40;  1 drivers
v0x898aa9900_0 .var "out", 7 0;
E_0x899700fc0 .event posedge, v0x898aa9680_0;
S_0x898a9f300 .scope generate, "WIDTH_TEST[8]" "WIDTH_TEST[8]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898aac100 .param/l "w" 1 3 23, +C4<01000>;
v0x898ab5b80_0 .var "A", 7 0;
v0x898ab5c20_0 .var "B", 7 0;
v0x898ab5cc0_0 .var "Cin", 0 0;
v0x898ab5d60_0 .net "Cout", 0 0, L_0x89844b0c0;  1 drivers
v0x898ab5e00_0 .net "P", 7 0, L_0x8991848c0;  1 drivers
v0x898ab5ea0_0 .net "S", 7 0, L_0x898a7e4e0;  1 drivers
v0x898ab5f40_0 .var "clk", 0 0;
v0x898ab5fe0_0 .var "expected_sum", 8 0;
v0x898ab6080_0 .net "out", 8 0, v0x898ab5ae0_0;  1 drivers
L_0x899184640 .concat [ 8 1 0 0], L_0x898a7e4e0, L_0x89844b0c0;
S_0x898a9f480 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898a9f300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 8 "P";
    .port_info 7 /OUTPUT 8 "S";
P_0x898aac140 .param/l "N" 0 4 7, +C4<00000000000000000000000000001000>;
L_0x89845c1c0 .functor NOT 1, v0x898ab5f40_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x89845c230 .functor AND 1, L_0x89845c1c0, L_0x898cbc208, C4<1>, C4<1>;
v0x898ab5360_0 .net "A", 7 0, v0x898ab5b80_0;  1 drivers
v0x898ab5400_0 .net "B", 7 0, v0x898ab5c20_0;  1 drivers
v0x898ab54a0_0 .net "Cin", 0 0, v0x898ab5cc0_0;  1 drivers
v0x898ab5540_0 .net "Cout", 0 0, L_0x89844b0c0;  alias, 1 drivers
v0x898ab55e0_0 .net "P", 7 0, L_0x8991848c0;  alias, 1 drivers
v0x898ab5680_0 .net "RCA_sum", 7 0, L_0x899184780;  1 drivers
v0x898ab5720_0 .net "S", 7 0, L_0x898a7e4e0;  alias, 1 drivers
v0x898ab57c0_0 .net *"_ivl_0", 0 0, L_0x89845c1c0;  1 drivers
v0x898ab5860_0 .net "clk", 0 0, v0x898ab5f40_0;  1 drivers
v0x898ab5900_0 .net "enable", 0 0, L_0x898cbc208;  1 drivers
S_0x898a9f600 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898a9f480;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898aac1c0 .param/l "N" 0 5 4, +C4<00000000000000000000000000001000>;
o0x898c27c00 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898aa9f40_0 name=_ivl_0
v0x898aa9fe0_0 .net "control", 0 0, L_0x89845c230;  1 drivers
v0x898aaa080_0 .net "in", 7 0, L_0x899184780;  alias, 1 drivers
v0x898aaa120_0 .net "out", 7 0, L_0x898a7e4e0;  alias, 1 drivers
L_0x898a7e4e0 .functor MUXZ 8, o0x898c27c00, L_0x899184780, L_0x89845c230, C4<>;
S_0x898a9f780 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898a9f480;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 8 "P";
    .port_info 5 /OUTPUT 8 "S";
P_0x898aac200 .param/l "N" 0 6 4, +C4<00000000000000000000000000001000>;
v0x898ab4f00_0 .net "A", 7 0, v0x898ab5b80_0;  alias, 1 drivers
v0x898ab4fa0_0 .net "B", 7 0, v0x898ab5c20_0;  alias, 1 drivers
v0x898ab5040_0 .net "C", 7 0, L_0x899184a00;  1 drivers
v0x898ab50e0_0 .net "Cin", 0 0, v0x898ab5cc0_0;  alias, 1 drivers
v0x898ab5180_0 .net "Cout", 0 0, L_0x89844b0c0;  alias, 1 drivers
v0x898ab5220_0 .net "P", 7 0, L_0x8991848c0;  alias, 1 drivers
v0x898ab52c0_0 .net "S", 7 0, L_0x899184780;  alias, 1 drivers
L_0x89844a260 .part v0x898ab5b80_0, 1, 1;
L_0x89844a300 .part v0x898ab5c20_0, 1, 1;
L_0x89844a3a0 .part L_0x899184a00, 0, 1;
L_0x89844a440 .part v0x898ab5b80_0, 2, 1;
L_0x89844a4e0 .part v0x898ab5c20_0, 2, 1;
L_0x89844a580 .part L_0x899184a00, 1, 1;
L_0x89844a620 .part v0x898ab5b80_0, 3, 1;
L_0x89844a6c0 .part v0x898ab5c20_0, 3, 1;
L_0x89844a760 .part L_0x899184a00, 2, 1;
L_0x89844a800 .part v0x898ab5b80_0, 4, 1;
L_0x89844a8a0 .part v0x898ab5c20_0, 4, 1;
L_0x89844a940 .part L_0x899184a00, 3, 1;
L_0x89844a9e0 .part v0x898ab5b80_0, 5, 1;
L_0x89844aa80 .part v0x898ab5c20_0, 5, 1;
L_0x89844ab20 .part L_0x899184a00, 4, 1;
L_0x89844abc0 .part v0x898ab5b80_0, 6, 1;
L_0x89844ac60 .part v0x898ab5c20_0, 6, 1;
L_0x89844ada0 .part L_0x899184a00, 5, 1;
L_0x89844ae40 .part v0x898ab5b80_0, 7, 1;
L_0x89844aee0 .part v0x898ab5c20_0, 7, 1;
L_0x89844af80 .part L_0x899184a00, 6, 1;
L_0x89844ad00 .part v0x898ab5b80_0, 0, 1;
L_0x89844b020 .part v0x898ab5c20_0, 0, 1;
LS_0x899184a00_0_0 .concat8 [ 1 1 1 1], L_0x89845c150, L_0x89844eed0, L_0x89844f170, L_0x89844f410;
LS_0x899184a00_0_4 .concat8 [ 1 1 1 1], L_0x89844f6b0, L_0x89844f950, L_0x89844fbf0, L_0x89844fe90;
L_0x899184a00 .concat8 [ 4 4 0 0], LS_0x899184a00_0_0, LS_0x899184a00_0_4;
LS_0x8991848c0_0_0 .concat8 [ 1 1 1 1], L_0x89844ff00, L_0x89844eca0, L_0x89844ef40, L_0x89844f1e0;
LS_0x8991848c0_0_4 .concat8 [ 1 1 1 1], L_0x89844f480, L_0x89844f720, L_0x89844f9c0, L_0x89844fc60;
L_0x8991848c0 .concat8 [ 4 4 0 0], LS_0x8991848c0_0_0, LS_0x8991848c0_0_4;
LS_0x899184780_0_0 .concat8 [ 1 1 1 1], L_0x89844ff70, L_0x89844ed10, L_0x89844efb0, L_0x89844f250;
LS_0x899184780_0_4 .concat8 [ 1 1 1 1], L_0x89844f4f0, L_0x89844f790, L_0x89844fa30, L_0x89844fcd0;
L_0x899184780 .concat8 [ 4 4 0 0], LS_0x899184780_0_0, LS_0x899184780_0_4;
L_0x89844b0c0 .part L_0x899184a00, 7, 1;
S_0x898a9f900 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898a9f780;
 .timescale -9 -9;
P_0x898aac240 .param/l "i" 1 6 21, +C4<01>;
S_0x898a9fa80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a9f900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868e80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868ec0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844eca0/d .functor XOR 1, L_0x89844a260, L_0x89844a300, C4<0>, C4<0>;
L_0x89844eca0 .delay 1 (1,1,1) L_0x89844eca0/d;
L_0x89844ed10/d .functor XOR 1, L_0x89844eca0, L_0x89844a3a0, C4<0>, C4<0>;
L_0x89844ed10 .delay 1 (1,1,1) L_0x89844ed10/d;
L_0x89844ed80/d .functor NAND 1, L_0x89844a260, L_0x89844a300, C4<1>, C4<1>;
L_0x89844ed80 .delay 1 (1,1,1) L_0x89844ed80/d;
L_0x89844edf0/d .functor NAND 1, L_0x89844a260, L_0x89844a3a0, C4<1>, C4<1>;
L_0x89844edf0 .delay 1 (1,1,1) L_0x89844edf0/d;
L_0x89844ee60/d .functor NAND 1, L_0x89844a300, L_0x89844a3a0, C4<1>, C4<1>;
L_0x89844ee60 .delay 1 (1,1,1) L_0x89844ee60/d;
L_0x89844eed0/d .functor NAND 1, L_0x89844ed80, L_0x89844edf0, L_0x89844ee60, C4<1>;
L_0x89844eed0 .delay 1 (1,1,1) L_0x89844eed0/d;
v0x898aaa1c0_0 .net "Cin", 0 0, L_0x89844a3a0;  1 drivers
v0x898aaa260_0 .net "Cout", 0 0, L_0x89844eed0;  1 drivers
v0x898aaa300_0 .net "P", 0 0, L_0x89844eca0;  1 drivers
v0x898aaa3a0_0 .net "S", 0 0, L_0x89844ed10;  1 drivers
v0x898aaa440_0 .net "a", 0 0, L_0x89844a260;  1 drivers
v0x898aaa4e0_0 .net "b", 0 0, L_0x89844a300;  1 drivers
v0x898aaa580_0 .net "naCin", 0 0, L_0x89844edf0;  1 drivers
v0x898aaa620_0 .net "nab", 0 0, L_0x89844ed80;  1 drivers
v0x898aaa6c0_0 .net "nbCin", 0 0, L_0x89844ee60;  1 drivers
S_0x898a9fc00 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898a9f780;
 .timescale -9 -9;
P_0x898aac280 .param/l "i" 1 6 21, +C4<010>;
S_0x898a9fd80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898a9fc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868f00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868f40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844ef40/d .functor XOR 1, L_0x89844a440, L_0x89844a4e0, C4<0>, C4<0>;
L_0x89844ef40 .delay 1 (1,1,1) L_0x89844ef40/d;
L_0x89844efb0/d .functor XOR 1, L_0x89844ef40, L_0x89844a580, C4<0>, C4<0>;
L_0x89844efb0 .delay 1 (1,1,1) L_0x89844efb0/d;
L_0x89844f020/d .functor NAND 1, L_0x89844a440, L_0x89844a4e0, C4<1>, C4<1>;
L_0x89844f020 .delay 1 (1,1,1) L_0x89844f020/d;
L_0x89844f090/d .functor NAND 1, L_0x89844a440, L_0x89844a580, C4<1>, C4<1>;
L_0x89844f090 .delay 1 (1,1,1) L_0x89844f090/d;
L_0x89844f100/d .functor NAND 1, L_0x89844a4e0, L_0x89844a580, C4<1>, C4<1>;
L_0x89844f100 .delay 1 (1,1,1) L_0x89844f100/d;
L_0x89844f170/d .functor NAND 1, L_0x89844f020, L_0x89844f090, L_0x89844f100, C4<1>;
L_0x89844f170 .delay 1 (1,1,1) L_0x89844f170/d;
v0x898aaa760_0 .net "Cin", 0 0, L_0x89844a580;  1 drivers
v0x898aaa800_0 .net "Cout", 0 0, L_0x89844f170;  1 drivers
v0x898aaa8a0_0 .net "P", 0 0, L_0x89844ef40;  1 drivers
v0x898aaa940_0 .net "S", 0 0, L_0x89844efb0;  1 drivers
v0x898aaa9e0_0 .net "a", 0 0, L_0x89844a440;  1 drivers
v0x898aaaa80_0 .net "b", 0 0, L_0x89844a4e0;  1 drivers
v0x898aaab20_0 .net "naCin", 0 0, L_0x89844f090;  1 drivers
v0x898aaabc0_0 .net "nab", 0 0, L_0x89844f020;  1 drivers
v0x898aaac60_0 .net "nbCin", 0 0, L_0x89844f100;  1 drivers
S_0x898ab0000 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898a9f780;
 .timescale -9 -9;
P_0x898aac2c0 .param/l "i" 1 6 21, +C4<011>;
S_0x898ab0180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ab0000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868f80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868fc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844f1e0/d .functor XOR 1, L_0x89844a620, L_0x89844a6c0, C4<0>, C4<0>;
L_0x89844f1e0 .delay 1 (1,1,1) L_0x89844f1e0/d;
L_0x89844f250/d .functor XOR 1, L_0x89844f1e0, L_0x89844a760, C4<0>, C4<0>;
L_0x89844f250 .delay 1 (1,1,1) L_0x89844f250/d;
L_0x89844f2c0/d .functor NAND 1, L_0x89844a620, L_0x89844a6c0, C4<1>, C4<1>;
L_0x89844f2c0 .delay 1 (1,1,1) L_0x89844f2c0/d;
L_0x89844f330/d .functor NAND 1, L_0x89844a620, L_0x89844a760, C4<1>, C4<1>;
L_0x89844f330 .delay 1 (1,1,1) L_0x89844f330/d;
L_0x89844f3a0/d .functor NAND 1, L_0x89844a6c0, L_0x89844a760, C4<1>, C4<1>;
L_0x89844f3a0 .delay 1 (1,1,1) L_0x89844f3a0/d;
L_0x89844f410/d .functor NAND 1, L_0x89844f2c0, L_0x89844f330, L_0x89844f3a0, C4<1>;
L_0x89844f410 .delay 1 (1,1,1) L_0x89844f410/d;
v0x898aaad00_0 .net "Cin", 0 0, L_0x89844a760;  1 drivers
v0x898aaada0_0 .net "Cout", 0 0, L_0x89844f410;  1 drivers
v0x898aaae40_0 .net "P", 0 0, L_0x89844f1e0;  1 drivers
v0x898aaaee0_0 .net "S", 0 0, L_0x89844f250;  1 drivers
v0x898aaaf80_0 .net "a", 0 0, L_0x89844a620;  1 drivers
v0x898aab020_0 .net "b", 0 0, L_0x89844a6c0;  1 drivers
v0x898aab0c0_0 .net "naCin", 0 0, L_0x89844f330;  1 drivers
v0x898aab160_0 .net "nab", 0 0, L_0x89844f2c0;  1 drivers
v0x898aab200_0 .net "nbCin", 0 0, L_0x89844f3a0;  1 drivers
S_0x898ab0300 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898a9f780;
 .timescale -9 -9;
P_0x898aac300 .param/l "i" 1 6 21, +C4<0100>;
S_0x898ab0480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ab0300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869000 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898869040 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844f480/d .functor XOR 1, L_0x89844a800, L_0x89844a8a0, C4<0>, C4<0>;
L_0x89844f480 .delay 1 (1,1,1) L_0x89844f480/d;
L_0x89844f4f0/d .functor XOR 1, L_0x89844f480, L_0x89844a940, C4<0>, C4<0>;
L_0x89844f4f0 .delay 1 (1,1,1) L_0x89844f4f0/d;
L_0x89844f560/d .functor NAND 1, L_0x89844a800, L_0x89844a8a0, C4<1>, C4<1>;
L_0x89844f560 .delay 1 (1,1,1) L_0x89844f560/d;
L_0x89844f5d0/d .functor NAND 1, L_0x89844a800, L_0x89844a940, C4<1>, C4<1>;
L_0x89844f5d0 .delay 1 (1,1,1) L_0x89844f5d0/d;
L_0x89844f640/d .functor NAND 1, L_0x89844a8a0, L_0x89844a940, C4<1>, C4<1>;
L_0x89844f640 .delay 1 (1,1,1) L_0x89844f640/d;
L_0x89844f6b0/d .functor NAND 1, L_0x89844f560, L_0x89844f5d0, L_0x89844f640, C4<1>;
L_0x89844f6b0 .delay 1 (1,1,1) L_0x89844f6b0/d;
v0x898aab2a0_0 .net "Cin", 0 0, L_0x89844a940;  1 drivers
v0x898aab340_0 .net "Cout", 0 0, L_0x89844f6b0;  1 drivers
v0x898aab3e0_0 .net "P", 0 0, L_0x89844f480;  1 drivers
v0x898aab480_0 .net "S", 0 0, L_0x89844f4f0;  1 drivers
v0x898aab520_0 .net "a", 0 0, L_0x89844a800;  1 drivers
v0x898aab5c0_0 .net "b", 0 0, L_0x89844a8a0;  1 drivers
v0x898aab660_0 .net "naCin", 0 0, L_0x89844f5d0;  1 drivers
v0x898aab700_0 .net "nab", 0 0, L_0x89844f560;  1 drivers
v0x898aab7a0_0 .net "nbCin", 0 0, L_0x89844f640;  1 drivers
S_0x898ab0600 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898a9f780;
 .timescale -9 -9;
P_0x898aac380 .param/l "i" 1 6 21, +C4<0101>;
S_0x898ab0780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ab0600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869080 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8988690c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844f720/d .functor XOR 1, L_0x89844a9e0, L_0x89844aa80, C4<0>, C4<0>;
L_0x89844f720 .delay 1 (1,1,1) L_0x89844f720/d;
L_0x89844f790/d .functor XOR 1, L_0x89844f720, L_0x89844ab20, C4<0>, C4<0>;
L_0x89844f790 .delay 1 (1,1,1) L_0x89844f790/d;
L_0x89844f800/d .functor NAND 1, L_0x89844a9e0, L_0x89844aa80, C4<1>, C4<1>;
L_0x89844f800 .delay 1 (1,1,1) L_0x89844f800/d;
L_0x89844f870/d .functor NAND 1, L_0x89844a9e0, L_0x89844ab20, C4<1>, C4<1>;
L_0x89844f870 .delay 1 (1,1,1) L_0x89844f870/d;
L_0x89844f8e0/d .functor NAND 1, L_0x89844aa80, L_0x89844ab20, C4<1>, C4<1>;
L_0x89844f8e0 .delay 1 (1,1,1) L_0x89844f8e0/d;
L_0x89844f950/d .functor NAND 1, L_0x89844f800, L_0x89844f870, L_0x89844f8e0, C4<1>;
L_0x89844f950 .delay 1 (1,1,1) L_0x89844f950/d;
v0x898aab840_0 .net "Cin", 0 0, L_0x89844ab20;  1 drivers
v0x898aab8e0_0 .net "Cout", 0 0, L_0x89844f950;  1 drivers
v0x898aab980_0 .net "P", 0 0, L_0x89844f720;  1 drivers
v0x898aaba20_0 .net "S", 0 0, L_0x89844f790;  1 drivers
v0x898aabac0_0 .net "a", 0 0, L_0x89844a9e0;  1 drivers
v0x898aabb60_0 .net "b", 0 0, L_0x89844aa80;  1 drivers
v0x898aabc00_0 .net "naCin", 0 0, L_0x89844f870;  1 drivers
v0x898aabca0_0 .net "nab", 0 0, L_0x89844f800;  1 drivers
v0x898aabd40_0 .net "nbCin", 0 0, L_0x89844f8e0;  1 drivers
S_0x898ab0900 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898a9f780;
 .timescale -9 -9;
P_0x898aac3c0 .param/l "i" 1 6 21, +C4<0110>;
S_0x898ab0a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ab0900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869100 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898869140 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844f9c0/d .functor XOR 1, L_0x89844abc0, L_0x89844ac60, C4<0>, C4<0>;
L_0x89844f9c0 .delay 1 (1,1,1) L_0x89844f9c0/d;
L_0x89844fa30/d .functor XOR 1, L_0x89844f9c0, L_0x89844ada0, C4<0>, C4<0>;
L_0x89844fa30 .delay 1 (1,1,1) L_0x89844fa30/d;
L_0x89844faa0/d .functor NAND 1, L_0x89844abc0, L_0x89844ac60, C4<1>, C4<1>;
L_0x89844faa0 .delay 1 (1,1,1) L_0x89844faa0/d;
L_0x89844fb10/d .functor NAND 1, L_0x89844abc0, L_0x89844ada0, C4<1>, C4<1>;
L_0x89844fb10 .delay 1 (1,1,1) L_0x89844fb10/d;
L_0x89844fb80/d .functor NAND 1, L_0x89844ac60, L_0x89844ada0, C4<1>, C4<1>;
L_0x89844fb80 .delay 1 (1,1,1) L_0x89844fb80/d;
L_0x89844fbf0/d .functor NAND 1, L_0x89844faa0, L_0x89844fb10, L_0x89844fb80, C4<1>;
L_0x89844fbf0 .delay 1 (1,1,1) L_0x89844fbf0/d;
v0x898aabde0_0 .net "Cin", 0 0, L_0x89844ada0;  1 drivers
v0x898aabe80_0 .net "Cout", 0 0, L_0x89844fbf0;  1 drivers
v0x898aabf20_0 .net "P", 0 0, L_0x89844f9c0;  1 drivers
v0x898ab4000_0 .net "S", 0 0, L_0x89844fa30;  1 drivers
v0x898ab40a0_0 .net "a", 0 0, L_0x89844abc0;  1 drivers
v0x898ab4140_0 .net "b", 0 0, L_0x89844ac60;  1 drivers
v0x898ab41e0_0 .net "naCin", 0 0, L_0x89844fb10;  1 drivers
v0x898ab4280_0 .net "nab", 0 0, L_0x89844faa0;  1 drivers
v0x898ab4320_0 .net "nbCin", 0 0, L_0x89844fb80;  1 drivers
S_0x898ab0c00 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898a9f780;
 .timescale -9 -9;
P_0x898aac400 .param/l "i" 1 6 21, +C4<0111>;
S_0x898ab0d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ab0c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869180 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8988691c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844fc60/d .functor XOR 1, L_0x89844ae40, L_0x89844aee0, C4<0>, C4<0>;
L_0x89844fc60 .delay 1 (1,1,1) L_0x89844fc60/d;
L_0x89844fcd0/d .functor XOR 1, L_0x89844fc60, L_0x89844af80, C4<0>, C4<0>;
L_0x89844fcd0 .delay 1 (1,1,1) L_0x89844fcd0/d;
L_0x89844fd40/d .functor NAND 1, L_0x89844ae40, L_0x89844aee0, C4<1>, C4<1>;
L_0x89844fd40 .delay 1 (1,1,1) L_0x89844fd40/d;
L_0x89844fdb0/d .functor NAND 1, L_0x89844ae40, L_0x89844af80, C4<1>, C4<1>;
L_0x89844fdb0 .delay 1 (1,1,1) L_0x89844fdb0/d;
L_0x89844fe20/d .functor NAND 1, L_0x89844aee0, L_0x89844af80, C4<1>, C4<1>;
L_0x89844fe20 .delay 1 (1,1,1) L_0x89844fe20/d;
L_0x89844fe90/d .functor NAND 1, L_0x89844fd40, L_0x89844fdb0, L_0x89844fe20, C4<1>;
L_0x89844fe90 .delay 1 (1,1,1) L_0x89844fe90/d;
v0x898ab43c0_0 .net "Cin", 0 0, L_0x89844af80;  1 drivers
v0x898ab4460_0 .net "Cout", 0 0, L_0x89844fe90;  1 drivers
v0x898ab4500_0 .net "P", 0 0, L_0x89844fc60;  1 drivers
v0x898ab45a0_0 .net "S", 0 0, L_0x89844fcd0;  1 drivers
v0x898ab4640_0 .net "a", 0 0, L_0x89844ae40;  1 drivers
v0x898ab46e0_0 .net "b", 0 0, L_0x89844aee0;  1 drivers
v0x898ab4780_0 .net "naCin", 0 0, L_0x89844fdb0;  1 drivers
v0x898ab4820_0 .net "nab", 0 0, L_0x89844fd40;  1 drivers
v0x898ab48c0_0 .net "nbCin", 0 0, L_0x89844fe20;  1 drivers
S_0x898ab0f00 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898a9f780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869200 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898869240 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89844ff00/d .functor XOR 1, L_0x89844ad00, L_0x89844b020, C4<0>, C4<0>;
L_0x89844ff00 .delay 1 (1,1,1) L_0x89844ff00/d;
L_0x89844ff70/d .functor XOR 1, L_0x89844ff00, v0x898ab5cc0_0, C4<0>, C4<0>;
L_0x89844ff70 .delay 1 (1,1,1) L_0x89844ff70/d;
L_0x89845c000/d .functor NAND 1, L_0x89844ad00, L_0x89844b020, C4<1>, C4<1>;
L_0x89845c000 .delay 1 (1,1,1) L_0x89845c000/d;
L_0x89845c070/d .functor NAND 1, L_0x89844ad00, v0x898ab5cc0_0, C4<1>, C4<1>;
L_0x89845c070 .delay 1 (1,1,1) L_0x89845c070/d;
L_0x89845c0e0/d .functor NAND 1, L_0x89844b020, v0x898ab5cc0_0, C4<1>, C4<1>;
L_0x89845c0e0 .delay 1 (1,1,1) L_0x89845c0e0/d;
L_0x89845c150/d .functor NAND 1, L_0x89845c000, L_0x89845c070, L_0x89845c0e0, C4<1>;
L_0x89845c150 .delay 1 (1,1,1) L_0x89845c150/d;
v0x898ab4960_0 .net "Cin", 0 0, v0x898ab5cc0_0;  alias, 1 drivers
v0x898ab4a00_0 .net "Cout", 0 0, L_0x89845c150;  1 drivers
v0x898ab4aa0_0 .net "P", 0 0, L_0x89844ff00;  1 drivers
v0x898ab4b40_0 .net "S", 0 0, L_0x89844ff70;  1 drivers
v0x898ab4be0_0 .net "a", 0 0, L_0x89844ad00;  1 drivers
v0x898ab4c80_0 .net "b", 0 0, L_0x89844b020;  1 drivers
v0x898ab4d20_0 .net "naCin", 0 0, L_0x89845c070;  1 drivers
v0x898ab4dc0_0 .net "nab", 0 0, L_0x89845c000;  1 drivers
v0x898ab4e60_0 .net "nbCin", 0 0, L_0x89845c0e0;  1 drivers
S_0x898ab1080 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898a9f300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "in";
    .port_info 2 /OUTPUT 9 "out";
P_0x898aac180 .param/l "N" 0 8 4, +C4<00000000000000000000000000001001>;
v0x898ab59a0_0 .net "clk", 0 0, v0x898ab5f40_0;  alias, 1 drivers
v0x898ab5a40_0 .net "in", 8 0, L_0x899184640;  1 drivers
v0x898ab5ae0_0 .var "out", 8 0;
E_0x899701040 .event posedge, v0x898ab5860_0;
S_0x898ab1200 .scope generate, "WIDTH_TEST[9]" "WIDTH_TEST[9]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898aac680 .param/l "w" 1 3 23, +C4<01001>;
v0x898aba300_0 .var "A", 8 0;
v0x898aba3a0_0 .var "B", 8 0;
v0x898aba440_0 .var "Cin", 0 0;
v0x898aba4e0_0 .net "Cout", 0 0, L_0x8984641e0;  1 drivers
v0x898aba580_0 .net "P", 8 0, L_0x8991843c0;  1 drivers
v0x898aba620_0 .net "S", 8 0, L_0x898a7e580;  1 drivers
v0x898aba6c0_0 .var "clk", 0 0;
v0x898aba760_0 .var "expected_sum", 9 0;
v0x898aba800_0 .net "out", 9 0, v0x898aba260_0;  1 drivers
L_0x8991841e0 .concat [ 9 1 0 0], L_0x898a7e580, L_0x8984641e0;
S_0x898ab1380 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898ab1200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 9 "A";
    .port_info 3 /INPUT 9 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 9 "P";
    .port_info 7 /OUTPUT 9 "S";
P_0x898aac6c0 .param/l "N" 0 4 7, +C4<00000000000000000000000000001001>;
L_0x89845da40 .functor NOT 1, v0x898aba6c0_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x89845dab0 .functor AND 1, L_0x89845da40, L_0x898cbc250, C4<1>, C4<1>;
v0x898ab9ae0_0 .net "A", 8 0, v0x898aba300_0;  1 drivers
v0x898ab9b80_0 .net "B", 8 0, v0x898aba3a0_0;  1 drivers
v0x898ab9c20_0 .net "Cin", 0 0, v0x898aba440_0;  1 drivers
v0x898ab9cc0_0 .net "Cout", 0 0, L_0x8984641e0;  alias, 1 drivers
v0x898ab9d60_0 .net "P", 8 0, L_0x8991843c0;  alias, 1 drivers
v0x898ab9e00_0 .net "RCA_sum", 8 0, L_0x899184140;  1 drivers
v0x898ab9ea0_0 .net "S", 8 0, L_0x898a7e580;  alias, 1 drivers
v0x898ab9f40_0 .net *"_ivl_0", 0 0, L_0x89845da40;  1 drivers
v0x898ab9fe0_0 .net "clk", 0 0, v0x898aba6c0_0;  1 drivers
v0x898aba080_0 .net "enable", 0 0, L_0x898cbc250;  1 drivers
S_0x898ab1500 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898ab1380;
 .timescale -9 -9;
    .port_info 0 /INPUT 9 "in";
    .port_info 1 /OUTPUT 9 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898aac740 .param/l "N" 0 5 4, +C4<00000000000000000000000000001001>;
o0x898c29910 .functor BUFZ 9, c4<zzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898ab6120_0 name=_ivl_0
v0x898ab61c0_0 .net "control", 0 0, L_0x89845dab0;  1 drivers
v0x898ab6260_0 .net "in", 8 0, L_0x899184140;  alias, 1 drivers
v0x898ab6300_0 .net "out", 8 0, L_0x898a7e580;  alias, 1 drivers
L_0x898a7e580 .functor MUXZ 9, o0x898c29910, L_0x899184140, L_0x89845dab0, C4<>;
S_0x898ab1680 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898ab1380;
 .timescale -9 -9;
    .port_info 0 /INPUT 9 "A";
    .port_info 1 /INPUT 9 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 9 "P";
    .port_info 5 /OUTPUT 9 "S";
P_0x898aac780 .param/l "N" 0 6 4, +C4<00000000000000000000000000001001>;
v0x898ab9680_0 .net "A", 8 0, v0x898aba300_0;  alias, 1 drivers
v0x898ab9720_0 .net "B", 8 0, v0x898aba3a0_0;  alias, 1 drivers
v0x898ab97c0_0 .net "C", 8 0, L_0x899184500;  1 drivers
v0x898ab9860_0 .net "Cin", 0 0, v0x898aba440_0;  alias, 1 drivers
v0x898ab9900_0 .net "Cout", 0 0, L_0x8984641e0;  alias, 1 drivers
v0x898ab99a0_0 .net "P", 8 0, L_0x8991843c0;  alias, 1 drivers
v0x898ab9a40_0 .net "S", 8 0, L_0x899184140;  alias, 1 drivers
L_0x89844b160 .part v0x898aba300_0, 1, 1;
L_0x89844b200 .part v0x898aba3a0_0, 1, 1;
L_0x89844b2a0 .part L_0x899184500, 0, 1;
L_0x89844b340 .part v0x898aba300_0, 2, 1;
L_0x89844b3e0 .part v0x898aba3a0_0, 2, 1;
L_0x89844b480 .part L_0x899184500, 1, 1;
L_0x89844b520 .part v0x898aba300_0, 3, 1;
L_0x89844b5c0 .part v0x898aba3a0_0, 3, 1;
L_0x89844b660 .part L_0x899184500, 2, 1;
L_0x89844b700 .part v0x898aba300_0, 4, 1;
L_0x89844b7a0 .part v0x898aba3a0_0, 4, 1;
L_0x89844b840 .part L_0x899184500, 3, 1;
L_0x89844b8e0 .part v0x898aba300_0, 5, 1;
L_0x89844b980 .part v0x898aba3a0_0, 5, 1;
L_0x89844ba20 .part L_0x899184500, 4, 1;
L_0x89844bac0 .part v0x898aba300_0, 6, 1;
L_0x89844bb60 .part v0x898aba3a0_0, 6, 1;
L_0x89844bca0 .part L_0x899184500, 5, 1;
L_0x89844bd40 .part v0x898aba300_0, 7, 1;
L_0x89844bde0 .part v0x898aba3a0_0, 7, 1;
L_0x89844be80 .part L_0x899184500, 6, 1;
L_0x89844bc00 .part v0x898aba300_0, 8, 1;
L_0x89844bf20 .part v0x898aba3a0_0, 8, 1;
L_0x898464000 .part L_0x899184500, 7, 1;
L_0x8984640a0 .part v0x898aba300_0, 0, 1;
L_0x898464140 .part v0x898aba3a0_0, 0, 1;
LS_0x899184500_0_0 .concat8 [ 1 1 1 1], L_0x89845d9d0, L_0x89845c4d0, L_0x89845c770, L_0x89845ca10;
LS_0x899184500_0_4 .concat8 [ 1 1 1 1], L_0x89845ccb0, L_0x89845cf50, L_0x89845d1f0, L_0x89845d490;
LS_0x899184500_0_8 .concat8 [ 1 0 0 0], L_0x89845d730;
L_0x899184500 .concat8 [ 4 4 1 0], LS_0x899184500_0_0, LS_0x899184500_0_4, LS_0x899184500_0_8;
LS_0x8991843c0_0_0 .concat8 [ 1 1 1 1], L_0x89845d7a0, L_0x89845c2a0, L_0x89845c540, L_0x89845c7e0;
LS_0x8991843c0_0_4 .concat8 [ 1 1 1 1], L_0x89845ca80, L_0x89845cd20, L_0x89845cfc0, L_0x89845d260;
LS_0x8991843c0_0_8 .concat8 [ 1 0 0 0], L_0x89845d500;
L_0x8991843c0 .concat8 [ 4 4 1 0], LS_0x8991843c0_0_0, LS_0x8991843c0_0_4, LS_0x8991843c0_0_8;
LS_0x899184140_0_0 .concat8 [ 1 1 1 1], L_0x89845d810, L_0x89845c310, L_0x89845c5b0, L_0x89845c850;
LS_0x899184140_0_4 .concat8 [ 1 1 1 1], L_0x89845caf0, L_0x89845cd90, L_0x89845d030, L_0x89845d2d0;
LS_0x899184140_0_8 .concat8 [ 1 0 0 0], L_0x89845d570;
L_0x899184140 .concat8 [ 4 4 1 0], LS_0x899184140_0_0, LS_0x899184140_0_4, LS_0x899184140_0_8;
L_0x8984641e0 .part L_0x899184500, 8, 1;
S_0x898ab1800 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898ab1680;
 .timescale -9 -9;
P_0x898aac7c0 .param/l "i" 1 6 21, +C4<01>;
S_0x898ab1980 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ab1800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869280 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8988692c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845c2a0/d .functor XOR 1, L_0x89844b160, L_0x89844b200, C4<0>, C4<0>;
L_0x89845c2a0 .delay 1 (1,1,1) L_0x89845c2a0/d;
L_0x89845c310/d .functor XOR 1, L_0x89845c2a0, L_0x89844b2a0, C4<0>, C4<0>;
L_0x89845c310 .delay 1 (1,1,1) L_0x89845c310/d;
L_0x89845c380/d .functor NAND 1, L_0x89844b160, L_0x89844b200, C4<1>, C4<1>;
L_0x89845c380 .delay 1 (1,1,1) L_0x89845c380/d;
L_0x89845c3f0/d .functor NAND 1, L_0x89844b160, L_0x89844b2a0, C4<1>, C4<1>;
L_0x89845c3f0 .delay 1 (1,1,1) L_0x89845c3f0/d;
L_0x89845c460/d .functor NAND 1, L_0x89844b200, L_0x89844b2a0, C4<1>, C4<1>;
L_0x89845c460 .delay 1 (1,1,1) L_0x89845c460/d;
L_0x89845c4d0/d .functor NAND 1, L_0x89845c380, L_0x89845c3f0, L_0x89845c460, C4<1>;
L_0x89845c4d0 .delay 1 (1,1,1) L_0x89845c4d0/d;
v0x898ab63a0_0 .net "Cin", 0 0, L_0x89844b2a0;  1 drivers
v0x898ab6440_0 .net "Cout", 0 0, L_0x89845c4d0;  1 drivers
v0x898ab64e0_0 .net "P", 0 0, L_0x89845c2a0;  1 drivers
v0x898ab6580_0 .net "S", 0 0, L_0x89845c310;  1 drivers
v0x898ab6620_0 .net "a", 0 0, L_0x89844b160;  1 drivers
v0x898ab66c0_0 .net "b", 0 0, L_0x89844b200;  1 drivers
v0x898ab6760_0 .net "naCin", 0 0, L_0x89845c3f0;  1 drivers
v0x898ab6800_0 .net "nab", 0 0, L_0x89845c380;  1 drivers
v0x898ab68a0_0 .net "nbCin", 0 0, L_0x89845c460;  1 drivers
S_0x898ab1b00 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898ab1680;
 .timescale -9 -9;
P_0x898aac800 .param/l "i" 1 6 21, +C4<010>;
S_0x898ab1c80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ab1b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869300 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898869340 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845c540/d .functor XOR 1, L_0x89844b340, L_0x89844b3e0, C4<0>, C4<0>;
L_0x89845c540 .delay 1 (1,1,1) L_0x89845c540/d;
L_0x89845c5b0/d .functor XOR 1, L_0x89845c540, L_0x89844b480, C4<0>, C4<0>;
L_0x89845c5b0 .delay 1 (1,1,1) L_0x89845c5b0/d;
L_0x89845c620/d .functor NAND 1, L_0x89844b340, L_0x89844b3e0, C4<1>, C4<1>;
L_0x89845c620 .delay 1 (1,1,1) L_0x89845c620/d;
L_0x89845c690/d .functor NAND 1, L_0x89844b340, L_0x89844b480, C4<1>, C4<1>;
L_0x89845c690 .delay 1 (1,1,1) L_0x89845c690/d;
L_0x89845c700/d .functor NAND 1, L_0x89844b3e0, L_0x89844b480, C4<1>, C4<1>;
L_0x89845c700 .delay 1 (1,1,1) L_0x89845c700/d;
L_0x89845c770/d .functor NAND 1, L_0x89845c620, L_0x89845c690, L_0x89845c700, C4<1>;
L_0x89845c770 .delay 1 (1,1,1) L_0x89845c770/d;
v0x898ab6940_0 .net "Cin", 0 0, L_0x89844b480;  1 drivers
v0x898ab69e0_0 .net "Cout", 0 0, L_0x89845c770;  1 drivers
v0x898ab6a80_0 .net "P", 0 0, L_0x89845c540;  1 drivers
v0x898ab6b20_0 .net "S", 0 0, L_0x89845c5b0;  1 drivers
v0x898ab6bc0_0 .net "a", 0 0, L_0x89844b340;  1 drivers
v0x898ab6c60_0 .net "b", 0 0, L_0x89844b3e0;  1 drivers
v0x898ab6d00_0 .net "naCin", 0 0, L_0x89845c690;  1 drivers
v0x898ab6da0_0 .net "nab", 0 0, L_0x89845c620;  1 drivers
v0x898ab6e40_0 .net "nbCin", 0 0, L_0x89845c700;  1 drivers
S_0x898ab1e00 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898ab1680;
 .timescale -9 -9;
P_0x898aac840 .param/l "i" 1 6 21, +C4<011>;
S_0x898ab1f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ab1e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869380 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8988693c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845c7e0/d .functor XOR 1, L_0x89844b520, L_0x89844b5c0, C4<0>, C4<0>;
L_0x89845c7e0 .delay 1 (1,1,1) L_0x89845c7e0/d;
L_0x89845c850/d .functor XOR 1, L_0x89845c7e0, L_0x89844b660, C4<0>, C4<0>;
L_0x89845c850 .delay 1 (1,1,1) L_0x89845c850/d;
L_0x89845c8c0/d .functor NAND 1, L_0x89844b520, L_0x89844b5c0, C4<1>, C4<1>;
L_0x89845c8c0 .delay 1 (1,1,1) L_0x89845c8c0/d;
L_0x89845c930/d .functor NAND 1, L_0x89844b520, L_0x89844b660, C4<1>, C4<1>;
L_0x89845c930 .delay 1 (1,1,1) L_0x89845c930/d;
L_0x89845c9a0/d .functor NAND 1, L_0x89844b5c0, L_0x89844b660, C4<1>, C4<1>;
L_0x89845c9a0 .delay 1 (1,1,1) L_0x89845c9a0/d;
L_0x89845ca10/d .functor NAND 1, L_0x89845c8c0, L_0x89845c930, L_0x89845c9a0, C4<1>;
L_0x89845ca10 .delay 1 (1,1,1) L_0x89845ca10/d;
v0x898ab6ee0_0 .net "Cin", 0 0, L_0x89844b660;  1 drivers
v0x898ab6f80_0 .net "Cout", 0 0, L_0x89845ca10;  1 drivers
v0x898ab7020_0 .net "P", 0 0, L_0x89845c7e0;  1 drivers
v0x898ab70c0_0 .net "S", 0 0, L_0x89845c850;  1 drivers
v0x898ab7160_0 .net "a", 0 0, L_0x89844b520;  1 drivers
v0x898ab7200_0 .net "b", 0 0, L_0x89844b5c0;  1 drivers
v0x898ab72a0_0 .net "naCin", 0 0, L_0x89845c930;  1 drivers
v0x898ab7340_0 .net "nab", 0 0, L_0x89845c8c0;  1 drivers
v0x898ab73e0_0 .net "nbCin", 0 0, L_0x89845c9a0;  1 drivers
S_0x898ab2100 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898ab1680;
 .timescale -9 -9;
P_0x898aac880 .param/l "i" 1 6 21, +C4<0100>;
S_0x898ab2280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ab2100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869400 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898869440 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845ca80/d .functor XOR 1, L_0x89844b700, L_0x89844b7a0, C4<0>, C4<0>;
L_0x89845ca80 .delay 1 (1,1,1) L_0x89845ca80/d;
L_0x89845caf0/d .functor XOR 1, L_0x89845ca80, L_0x89844b840, C4<0>, C4<0>;
L_0x89845caf0 .delay 1 (1,1,1) L_0x89845caf0/d;
L_0x89845cb60/d .functor NAND 1, L_0x89844b700, L_0x89844b7a0, C4<1>, C4<1>;
L_0x89845cb60 .delay 1 (1,1,1) L_0x89845cb60/d;
L_0x89845cbd0/d .functor NAND 1, L_0x89844b700, L_0x89844b840, C4<1>, C4<1>;
L_0x89845cbd0 .delay 1 (1,1,1) L_0x89845cbd0/d;
L_0x89845cc40/d .functor NAND 1, L_0x89844b7a0, L_0x89844b840, C4<1>, C4<1>;
L_0x89845cc40 .delay 1 (1,1,1) L_0x89845cc40/d;
L_0x89845ccb0/d .functor NAND 1, L_0x89845cb60, L_0x89845cbd0, L_0x89845cc40, C4<1>;
L_0x89845ccb0 .delay 1 (1,1,1) L_0x89845ccb0/d;
v0x898ab7480_0 .net "Cin", 0 0, L_0x89844b840;  1 drivers
v0x898ab7520_0 .net "Cout", 0 0, L_0x89845ccb0;  1 drivers
v0x898ab75c0_0 .net "P", 0 0, L_0x89845ca80;  1 drivers
v0x898ab7660_0 .net "S", 0 0, L_0x89845caf0;  1 drivers
v0x898ab7700_0 .net "a", 0 0, L_0x89844b700;  1 drivers
v0x898ab77a0_0 .net "b", 0 0, L_0x89844b7a0;  1 drivers
v0x898ab7840_0 .net "naCin", 0 0, L_0x89845cbd0;  1 drivers
v0x898ab78e0_0 .net "nab", 0 0, L_0x89845cb60;  1 drivers
v0x898ab7980_0 .net "nbCin", 0 0, L_0x89845cc40;  1 drivers
S_0x898ab2400 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898ab1680;
 .timescale -9 -9;
P_0x898aac900 .param/l "i" 1 6 21, +C4<0101>;
S_0x898ab2580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ab2400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869480 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8988694c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845cd20/d .functor XOR 1, L_0x89844b8e0, L_0x89844b980, C4<0>, C4<0>;
L_0x89845cd20 .delay 1 (1,1,1) L_0x89845cd20/d;
L_0x89845cd90/d .functor XOR 1, L_0x89845cd20, L_0x89844ba20, C4<0>, C4<0>;
L_0x89845cd90 .delay 1 (1,1,1) L_0x89845cd90/d;
L_0x89845ce00/d .functor NAND 1, L_0x89844b8e0, L_0x89844b980, C4<1>, C4<1>;
L_0x89845ce00 .delay 1 (1,1,1) L_0x89845ce00/d;
L_0x89845ce70/d .functor NAND 1, L_0x89844b8e0, L_0x89844ba20, C4<1>, C4<1>;
L_0x89845ce70 .delay 1 (1,1,1) L_0x89845ce70/d;
L_0x89845cee0/d .functor NAND 1, L_0x89844b980, L_0x89844ba20, C4<1>, C4<1>;
L_0x89845cee0 .delay 1 (1,1,1) L_0x89845cee0/d;
L_0x89845cf50/d .functor NAND 1, L_0x89845ce00, L_0x89845ce70, L_0x89845cee0, C4<1>;
L_0x89845cf50 .delay 1 (1,1,1) L_0x89845cf50/d;
v0x898ab7a20_0 .net "Cin", 0 0, L_0x89844ba20;  1 drivers
v0x898ab7ac0_0 .net "Cout", 0 0, L_0x89845cf50;  1 drivers
v0x898ab7b60_0 .net "P", 0 0, L_0x89845cd20;  1 drivers
v0x898ab7c00_0 .net "S", 0 0, L_0x89845cd90;  1 drivers
v0x898ab7ca0_0 .net "a", 0 0, L_0x89844b8e0;  1 drivers
v0x898ab7d40_0 .net "b", 0 0, L_0x89844b980;  1 drivers
v0x898ab7de0_0 .net "naCin", 0 0, L_0x89845ce70;  1 drivers
v0x898ab7e80_0 .net "nab", 0 0, L_0x89845ce00;  1 drivers
v0x898ab7f20_0 .net "nbCin", 0 0, L_0x89845cee0;  1 drivers
S_0x898ab2700 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898ab1680;
 .timescale -9 -9;
P_0x898aac940 .param/l "i" 1 6 21, +C4<0110>;
S_0x898ab2880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ab2700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869500 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898869540 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845cfc0/d .functor XOR 1, L_0x89844bac0, L_0x89844bb60, C4<0>, C4<0>;
L_0x89845cfc0 .delay 1 (1,1,1) L_0x89845cfc0/d;
L_0x89845d030/d .functor XOR 1, L_0x89845cfc0, L_0x89844bca0, C4<0>, C4<0>;
L_0x89845d030 .delay 1 (1,1,1) L_0x89845d030/d;
L_0x89845d0a0/d .functor NAND 1, L_0x89844bac0, L_0x89844bb60, C4<1>, C4<1>;
L_0x89845d0a0 .delay 1 (1,1,1) L_0x89845d0a0/d;
L_0x89845d110/d .functor NAND 1, L_0x89844bac0, L_0x89844bca0, C4<1>, C4<1>;
L_0x89845d110 .delay 1 (1,1,1) L_0x89845d110/d;
L_0x89845d180/d .functor NAND 1, L_0x89844bb60, L_0x89844bca0, C4<1>, C4<1>;
L_0x89845d180 .delay 1 (1,1,1) L_0x89845d180/d;
L_0x89845d1f0/d .functor NAND 1, L_0x89845d0a0, L_0x89845d110, L_0x89845d180, C4<1>;
L_0x89845d1f0 .delay 1 (1,1,1) L_0x89845d1f0/d;
v0x898ab8000_0 .net "Cin", 0 0, L_0x89844bca0;  1 drivers
v0x898ab80a0_0 .net "Cout", 0 0, L_0x89845d1f0;  1 drivers
v0x898ab8140_0 .net "P", 0 0, L_0x89845cfc0;  1 drivers
v0x898ab81e0_0 .net "S", 0 0, L_0x89845d030;  1 drivers
v0x898ab8280_0 .net "a", 0 0, L_0x89844bac0;  1 drivers
v0x898ab8320_0 .net "b", 0 0, L_0x89844bb60;  1 drivers
v0x898ab83c0_0 .net "naCin", 0 0, L_0x89845d110;  1 drivers
v0x898ab8460_0 .net "nab", 0 0, L_0x89845d0a0;  1 drivers
v0x898ab8500_0 .net "nbCin", 0 0, L_0x89845d180;  1 drivers
S_0x898ab2a00 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898ab1680;
 .timescale -9 -9;
P_0x898aac980 .param/l "i" 1 6 21, +C4<0111>;
S_0x898ab2b80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ab2a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869580 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8988695c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845d260/d .functor XOR 1, L_0x89844bd40, L_0x89844bde0, C4<0>, C4<0>;
L_0x89845d260 .delay 1 (1,1,1) L_0x89845d260/d;
L_0x89845d2d0/d .functor XOR 1, L_0x89845d260, L_0x89844be80, C4<0>, C4<0>;
L_0x89845d2d0 .delay 1 (1,1,1) L_0x89845d2d0/d;
L_0x89845d340/d .functor NAND 1, L_0x89844bd40, L_0x89844bde0, C4<1>, C4<1>;
L_0x89845d340 .delay 1 (1,1,1) L_0x89845d340/d;
L_0x89845d3b0/d .functor NAND 1, L_0x89844bd40, L_0x89844be80, C4<1>, C4<1>;
L_0x89845d3b0 .delay 1 (1,1,1) L_0x89845d3b0/d;
L_0x89845d420/d .functor NAND 1, L_0x89844bde0, L_0x89844be80, C4<1>, C4<1>;
L_0x89845d420 .delay 1 (1,1,1) L_0x89845d420/d;
L_0x89845d490/d .functor NAND 1, L_0x89845d340, L_0x89845d3b0, L_0x89845d420, C4<1>;
L_0x89845d490 .delay 1 (1,1,1) L_0x89845d490/d;
v0x898ab85a0_0 .net "Cin", 0 0, L_0x89844be80;  1 drivers
v0x898ab8640_0 .net "Cout", 0 0, L_0x89845d490;  1 drivers
v0x898ab86e0_0 .net "P", 0 0, L_0x89845d260;  1 drivers
v0x898ab8780_0 .net "S", 0 0, L_0x89845d2d0;  1 drivers
v0x898ab8820_0 .net "a", 0 0, L_0x89844bd40;  1 drivers
v0x898ab88c0_0 .net "b", 0 0, L_0x89844bde0;  1 drivers
v0x898ab8960_0 .net "naCin", 0 0, L_0x89845d3b0;  1 drivers
v0x898ab8a00_0 .net "nab", 0 0, L_0x89845d340;  1 drivers
v0x898ab8aa0_0 .net "nbCin", 0 0, L_0x89845d420;  1 drivers
S_0x898ab2d00 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898ab1680;
 .timescale -9 -9;
P_0x898aac9c0 .param/l "i" 1 6 21, +C4<01000>;
S_0x898ab2e80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ab2d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869600 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898869640 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845d500/d .functor XOR 1, L_0x89844bc00, L_0x89844bf20, C4<0>, C4<0>;
L_0x89845d500 .delay 1 (1,1,1) L_0x89845d500/d;
L_0x89845d570/d .functor XOR 1, L_0x89845d500, L_0x898464000, C4<0>, C4<0>;
L_0x89845d570 .delay 1 (1,1,1) L_0x89845d570/d;
L_0x89845d5e0/d .functor NAND 1, L_0x89844bc00, L_0x89844bf20, C4<1>, C4<1>;
L_0x89845d5e0 .delay 1 (1,1,1) L_0x89845d5e0/d;
L_0x89845d650/d .functor NAND 1, L_0x89844bc00, L_0x898464000, C4<1>, C4<1>;
L_0x89845d650 .delay 1 (1,1,1) L_0x89845d650/d;
L_0x89845d6c0/d .functor NAND 1, L_0x89844bf20, L_0x898464000, C4<1>, C4<1>;
L_0x89845d6c0 .delay 1 (1,1,1) L_0x89845d6c0/d;
L_0x89845d730/d .functor NAND 1, L_0x89845d5e0, L_0x89845d650, L_0x89845d6c0, C4<1>;
L_0x89845d730 .delay 1 (1,1,1) L_0x89845d730/d;
v0x898ab8b40_0 .net "Cin", 0 0, L_0x898464000;  1 drivers
v0x898ab8be0_0 .net "Cout", 0 0, L_0x89845d730;  1 drivers
v0x898ab8c80_0 .net "P", 0 0, L_0x89845d500;  1 drivers
v0x898ab8d20_0 .net "S", 0 0, L_0x89845d570;  1 drivers
v0x898ab8dc0_0 .net "a", 0 0, L_0x89844bc00;  1 drivers
v0x898ab8e60_0 .net "b", 0 0, L_0x89844bf20;  1 drivers
v0x898ab8f00_0 .net "naCin", 0 0, L_0x89845d650;  1 drivers
v0x898ab8fa0_0 .net "nab", 0 0, L_0x89845d5e0;  1 drivers
v0x898ab9040_0 .net "nbCin", 0 0, L_0x89845d6c0;  1 drivers
S_0x898ab3000 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898ab1680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869700 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898869740 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845d7a0/d .functor XOR 1, L_0x8984640a0, L_0x898464140, C4<0>, C4<0>;
L_0x89845d7a0 .delay 1 (1,1,1) L_0x89845d7a0/d;
L_0x89845d810/d .functor XOR 1, L_0x89845d7a0, v0x898aba440_0, C4<0>, C4<0>;
L_0x89845d810 .delay 1 (1,1,1) L_0x89845d810/d;
L_0x89845d880/d .functor NAND 1, L_0x8984640a0, L_0x898464140, C4<1>, C4<1>;
L_0x89845d880 .delay 1 (1,1,1) L_0x89845d880/d;
L_0x89845d8f0/d .functor NAND 1, L_0x8984640a0, v0x898aba440_0, C4<1>, C4<1>;
L_0x89845d8f0 .delay 1 (1,1,1) L_0x89845d8f0/d;
L_0x89845d960/d .functor NAND 1, L_0x898464140, v0x898aba440_0, C4<1>, C4<1>;
L_0x89845d960 .delay 1 (1,1,1) L_0x89845d960/d;
L_0x89845d9d0/d .functor NAND 1, L_0x89845d880, L_0x89845d8f0, L_0x89845d960, C4<1>;
L_0x89845d9d0 .delay 1 (1,1,1) L_0x89845d9d0/d;
v0x898ab90e0_0 .net "Cin", 0 0, v0x898aba440_0;  alias, 1 drivers
v0x898ab9180_0 .net "Cout", 0 0, L_0x89845d9d0;  1 drivers
v0x898ab9220_0 .net "P", 0 0, L_0x89845d7a0;  1 drivers
v0x898ab92c0_0 .net "S", 0 0, L_0x89845d810;  1 drivers
v0x898ab9360_0 .net "a", 0 0, L_0x8984640a0;  1 drivers
v0x898ab9400_0 .net "b", 0 0, L_0x898464140;  1 drivers
v0x898ab94a0_0 .net "naCin", 0 0, L_0x89845d8f0;  1 drivers
v0x898ab9540_0 .net "nab", 0 0, L_0x89845d880;  1 drivers
v0x898ab95e0_0 .net "nbCin", 0 0, L_0x89845d960;  1 drivers
S_0x898ab3180 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898ab1200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 10 "in";
    .port_info 2 /OUTPUT 10 "out";
P_0x898aac700 .param/l "N" 0 8 4, +C4<00000000000000000000000000001010>;
v0x898aba120_0 .net "clk", 0 0, v0x898aba6c0_0;  alias, 1 drivers
v0x898aba1c0_0 .net "in", 9 0, L_0x8991841e0;  1 drivers
v0x898aba260_0 .var "out", 9 0;
E_0x8997010c0 .event posedge, v0x898ab9fe0_0;
S_0x898ab3300 .scope generate, "WIDTH_TEST[10]" "WIDTH_TEST[10]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898aacc00 .param/l "w" 1 3 23, +C4<01010>;
v0x898ac3020_0 .var "A", 9 0;
v0x898ac30c0_0 .var "B", 9 0;
v0x898ac3160_0 .var "Cin", 0 0;
v0x898ac3200_0 .net "Cout", 0 0, L_0x8984654a0;  1 drivers
v0x898ac32a0_0 .net "P", 9 0, L_0x8991868a0;  1 drivers
v0x898ac3340_0 .net "S", 9 0, L_0x898a7e620;  1 drivers
v0x898ac33e0_0 .var "clk", 0 0;
v0x898ac3480_0 .var "expected_sum", 10 0;
v0x898ac3520_0 .net "out", 10 0, v0x898ac2f80_0;  1 drivers
L_0x899186a80 .concat [ 10 1 0 0], L_0x898a7e620, L_0x8984654a0;
S_0x898ab3480 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898ab3300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 10 "A";
    .port_info 3 /INPUT 10 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 10 "P";
    .port_info 7 /OUTPUT 10 "S";
P_0x898aacc40 .param/l "N" 0 4 7, +C4<00000000000000000000000000001010>;
L_0x89845f560 .functor NOT 1, v0x898ac33e0_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x89845f5d0 .functor AND 1, L_0x89845f560, L_0x898cbc298, C4<1>, C4<1>;
v0x898ac2800_0 .net "A", 9 0, v0x898ac3020_0;  1 drivers
v0x898ac28a0_0 .net "B", 9 0, v0x898ac30c0_0;  1 drivers
v0x898ac2940_0 .net "Cin", 0 0, v0x898ac3160_0;  1 drivers
v0x898ac29e0_0 .net "Cout", 0 0, L_0x8984654a0;  alias, 1 drivers
v0x898ac2a80_0 .net "P", 9 0, L_0x8991868a0;  alias, 1 drivers
v0x898ac2b20_0 .net "RCA_sum", 9 0, L_0x8991869e0;  1 drivers
v0x898ac2bc0_0 .net "S", 9 0, L_0x898a7e620;  alias, 1 drivers
v0x898ac2c60_0 .net *"_ivl_0", 0 0, L_0x89845f560;  1 drivers
v0x898ac2d00_0 .net "clk", 0 0, v0x898ac33e0_0;  1 drivers
v0x898ac2da0_0 .net "enable", 0 0, L_0x898cbc298;  1 drivers
S_0x898ab3600 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898ab3480;
 .timescale -9 -9;
    .port_info 0 /INPUT 10 "in";
    .port_info 1 /OUTPUT 10 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898aaccc0 .param/l "N" 0 5 4, +C4<00000000000000000000000000001010>;
o0x898c2b8f0 .functor BUFZ 10, c4<zzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898aba8a0_0 name=_ivl_0
v0x898aba940_0 .net "control", 0 0, L_0x89845f5d0;  1 drivers
v0x898aba9e0_0 .net "in", 9 0, L_0x8991869e0;  alias, 1 drivers
v0x898abaa80_0 .net "out", 9 0, L_0x898a7e620;  alias, 1 drivers
L_0x898a7e620 .functor MUXZ 10, o0x898c2b8f0, L_0x8991869e0, L_0x89845f5d0, C4<>;
S_0x898ab3780 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898ab3480;
 .timescale -9 -9;
    .port_info 0 /INPUT 10 "A";
    .port_info 1 /INPUT 10 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 10 "P";
    .port_info 5 /OUTPUT 10 "S";
P_0x898aacd00 .param/l "N" 0 6 4, +C4<00000000000000000000000000001010>;
v0x898ac23a0_0 .net "A", 9 0, v0x898ac3020_0;  alias, 1 drivers
v0x898ac2440_0 .net "B", 9 0, v0x898ac30c0_0;  alias, 1 drivers
v0x898ac24e0_0 .net "C", 9 0, L_0x899186760;  1 drivers
v0x898ac2580_0 .net "Cin", 0 0, v0x898ac3160_0;  alias, 1 drivers
v0x898ac2620_0 .net "Cout", 0 0, L_0x8984654a0;  alias, 1 drivers
v0x898ac26c0_0 .net "P", 9 0, L_0x8991868a0;  alias, 1 drivers
v0x898ac2760_0 .net "S", 9 0, L_0x8991869e0;  alias, 1 drivers
L_0x898464280 .part v0x898ac3020_0, 1, 1;
L_0x898464320 .part v0x898ac30c0_0, 1, 1;
L_0x8984643c0 .part L_0x899186760, 0, 1;
L_0x898464460 .part v0x898ac3020_0, 2, 1;
L_0x898464500 .part v0x898ac30c0_0, 2, 1;
L_0x8984645a0 .part L_0x899186760, 1, 1;
L_0x898464640 .part v0x898ac3020_0, 3, 1;
L_0x8984646e0 .part v0x898ac30c0_0, 3, 1;
L_0x898464780 .part L_0x899186760, 2, 1;
L_0x898464820 .part v0x898ac3020_0, 4, 1;
L_0x8984648c0 .part v0x898ac30c0_0, 4, 1;
L_0x898464960 .part L_0x899186760, 3, 1;
L_0x898464a00 .part v0x898ac3020_0, 5, 1;
L_0x898464aa0 .part v0x898ac30c0_0, 5, 1;
L_0x898464b40 .part L_0x899186760, 4, 1;
L_0x898464be0 .part v0x898ac3020_0, 6, 1;
L_0x898464c80 .part v0x898ac30c0_0, 6, 1;
L_0x898464dc0 .part L_0x899186760, 5, 1;
L_0x898464e60 .part v0x898ac3020_0, 7, 1;
L_0x898464f00 .part v0x898ac30c0_0, 7, 1;
L_0x898464fa0 .part L_0x899186760, 6, 1;
L_0x898464d20 .part v0x898ac3020_0, 8, 1;
L_0x898465040 .part v0x898ac30c0_0, 8, 1;
L_0x8984650e0 .part L_0x899186760, 7, 1;
L_0x898465180 .part v0x898ac3020_0, 9, 1;
L_0x898465220 .part v0x898ac30c0_0, 9, 1;
L_0x8984652c0 .part L_0x899186760, 8, 1;
L_0x898465360 .part v0x898ac3020_0, 0, 1;
L_0x898465400 .part v0x898ac30c0_0, 0, 1;
LS_0x899186760_0_0 .concat8 [ 1 1 1 1], L_0x89845f4f0, L_0x89845dd50, L_0x89845dff0, L_0x89845e290;
LS_0x899186760_0_4 .concat8 [ 1 1 1 1], L_0x89845e530, L_0x89845e7d0, L_0x89845ea70, L_0x89845ed10;
LS_0x899186760_0_8 .concat8 [ 1 1 0 0], L_0x89845efb0, L_0x89845f250;
L_0x899186760 .concat8 [ 4 4 2 0], LS_0x899186760_0_0, LS_0x899186760_0_4, LS_0x899186760_0_8;
LS_0x8991868a0_0_0 .concat8 [ 1 1 1 1], L_0x89845f2c0, L_0x89845db20, L_0x89845ddc0, L_0x89845e060;
LS_0x8991868a0_0_4 .concat8 [ 1 1 1 1], L_0x89845e300, L_0x89845e5a0, L_0x89845e840, L_0x89845eae0;
LS_0x8991868a0_0_8 .concat8 [ 1 1 0 0], L_0x89845ed80, L_0x89845f020;
L_0x8991868a0 .concat8 [ 4 4 2 0], LS_0x8991868a0_0_0, LS_0x8991868a0_0_4, LS_0x8991868a0_0_8;
LS_0x8991869e0_0_0 .concat8 [ 1 1 1 1], L_0x89845f330, L_0x89845db90, L_0x89845de30, L_0x89845e0d0;
LS_0x8991869e0_0_4 .concat8 [ 1 1 1 1], L_0x89845e370, L_0x89845e610, L_0x89845e8b0, L_0x89845eb50;
LS_0x8991869e0_0_8 .concat8 [ 1 1 0 0], L_0x89845edf0, L_0x89845f090;
L_0x8991869e0 .concat8 [ 4 4 2 0], LS_0x8991869e0_0_0, LS_0x8991869e0_0_4, LS_0x8991869e0_0_8;
L_0x8984654a0 .part L_0x899186760, 9, 1;
S_0x898ab3900 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898ab3780;
 .timescale -9 -9;
P_0x898aacd40 .param/l "i" 1 6 21, +C4<01>;
S_0x898ab3a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ab3900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869780 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8988697c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845db20/d .functor XOR 1, L_0x898464280, L_0x898464320, C4<0>, C4<0>;
L_0x89845db20 .delay 1 (1,1,1) L_0x89845db20/d;
L_0x89845db90/d .functor XOR 1, L_0x89845db20, L_0x8984643c0, C4<0>, C4<0>;
L_0x89845db90 .delay 1 (1,1,1) L_0x89845db90/d;
L_0x89845dc00/d .functor NAND 1, L_0x898464280, L_0x898464320, C4<1>, C4<1>;
L_0x89845dc00 .delay 1 (1,1,1) L_0x89845dc00/d;
L_0x89845dc70/d .functor NAND 1, L_0x898464280, L_0x8984643c0, C4<1>, C4<1>;
L_0x89845dc70 .delay 1 (1,1,1) L_0x89845dc70/d;
L_0x89845dce0/d .functor NAND 1, L_0x898464320, L_0x8984643c0, C4<1>, C4<1>;
L_0x89845dce0 .delay 1 (1,1,1) L_0x89845dce0/d;
L_0x89845dd50/d .functor NAND 1, L_0x89845dc00, L_0x89845dc70, L_0x89845dce0, C4<1>;
L_0x89845dd50 .delay 1 (1,1,1) L_0x89845dd50/d;
v0x898abab20_0 .net "Cin", 0 0, L_0x8984643c0;  1 drivers
v0x898ababc0_0 .net "Cout", 0 0, L_0x89845dd50;  1 drivers
v0x898abac60_0 .net "P", 0 0, L_0x89845db20;  1 drivers
v0x898abad00_0 .net "S", 0 0, L_0x89845db90;  1 drivers
v0x898abada0_0 .net "a", 0 0, L_0x898464280;  1 drivers
v0x898abae40_0 .net "b", 0 0, L_0x898464320;  1 drivers
v0x898abaee0_0 .net "naCin", 0 0, L_0x89845dc70;  1 drivers
v0x898abaf80_0 .net "nab", 0 0, L_0x89845dc00;  1 drivers
v0x898abb020_0 .net "nbCin", 0 0, L_0x89845dce0;  1 drivers
S_0x898ab3c00 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898ab3780;
 .timescale -9 -9;
P_0x898aacd80 .param/l "i" 1 6 21, +C4<010>;
S_0x898ab3d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ab3c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869800 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898869840 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845ddc0/d .functor XOR 1, L_0x898464460, L_0x898464500, C4<0>, C4<0>;
L_0x89845ddc0 .delay 1 (1,1,1) L_0x89845ddc0/d;
L_0x89845de30/d .functor XOR 1, L_0x89845ddc0, L_0x8984645a0, C4<0>, C4<0>;
L_0x89845de30 .delay 1 (1,1,1) L_0x89845de30/d;
L_0x89845dea0/d .functor NAND 1, L_0x898464460, L_0x898464500, C4<1>, C4<1>;
L_0x89845dea0 .delay 1 (1,1,1) L_0x89845dea0/d;
L_0x89845df10/d .functor NAND 1, L_0x898464460, L_0x8984645a0, C4<1>, C4<1>;
L_0x89845df10 .delay 1 (1,1,1) L_0x89845df10/d;
L_0x89845df80/d .functor NAND 1, L_0x898464500, L_0x8984645a0, C4<1>, C4<1>;
L_0x89845df80 .delay 1 (1,1,1) L_0x89845df80/d;
L_0x89845dff0/d .functor NAND 1, L_0x89845dea0, L_0x89845df10, L_0x89845df80, C4<1>;
L_0x89845dff0 .delay 1 (1,1,1) L_0x89845dff0/d;
v0x898abb0c0_0 .net "Cin", 0 0, L_0x8984645a0;  1 drivers
v0x898abb160_0 .net "Cout", 0 0, L_0x89845dff0;  1 drivers
v0x898abb200_0 .net "P", 0 0, L_0x89845ddc0;  1 drivers
v0x898abb2a0_0 .net "S", 0 0, L_0x89845de30;  1 drivers
v0x898abb340_0 .net "a", 0 0, L_0x898464460;  1 drivers
v0x898abb3e0_0 .net "b", 0 0, L_0x898464500;  1 drivers
v0x898abb480_0 .net "naCin", 0 0, L_0x89845df10;  1 drivers
v0x898abb520_0 .net "nab", 0 0, L_0x89845dea0;  1 drivers
v0x898abb5c0_0 .net "nbCin", 0 0, L_0x89845df80;  1 drivers
S_0x898abc000 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898ab3780;
 .timescale -9 -9;
P_0x898aacdc0 .param/l "i" 1 6 21, +C4<011>;
S_0x898abc180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898abc000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869880 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8988698c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845e060/d .functor XOR 1, L_0x898464640, L_0x8984646e0, C4<0>, C4<0>;
L_0x89845e060 .delay 1 (1,1,1) L_0x89845e060/d;
L_0x89845e0d0/d .functor XOR 1, L_0x89845e060, L_0x898464780, C4<0>, C4<0>;
L_0x89845e0d0 .delay 1 (1,1,1) L_0x89845e0d0/d;
L_0x89845e140/d .functor NAND 1, L_0x898464640, L_0x8984646e0, C4<1>, C4<1>;
L_0x89845e140 .delay 1 (1,1,1) L_0x89845e140/d;
L_0x89845e1b0/d .functor NAND 1, L_0x898464640, L_0x898464780, C4<1>, C4<1>;
L_0x89845e1b0 .delay 1 (1,1,1) L_0x89845e1b0/d;
L_0x89845e220/d .functor NAND 1, L_0x8984646e0, L_0x898464780, C4<1>, C4<1>;
L_0x89845e220 .delay 1 (1,1,1) L_0x89845e220/d;
L_0x89845e290/d .functor NAND 1, L_0x89845e140, L_0x89845e1b0, L_0x89845e220, C4<1>;
L_0x89845e290 .delay 1 (1,1,1) L_0x89845e290/d;
v0x898abb660_0 .net "Cin", 0 0, L_0x898464780;  1 drivers
v0x898abb700_0 .net "Cout", 0 0, L_0x89845e290;  1 drivers
v0x898abb7a0_0 .net "P", 0 0, L_0x89845e060;  1 drivers
v0x898abb840_0 .net "S", 0 0, L_0x89845e0d0;  1 drivers
v0x898abb8e0_0 .net "a", 0 0, L_0x898464640;  1 drivers
v0x898abb980_0 .net "b", 0 0, L_0x8984646e0;  1 drivers
v0x898abba20_0 .net "naCin", 0 0, L_0x89845e1b0;  1 drivers
v0x898abbac0_0 .net "nab", 0 0, L_0x89845e140;  1 drivers
v0x898abbb60_0 .net "nbCin", 0 0, L_0x89845e220;  1 drivers
S_0x898abc300 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898ab3780;
 .timescale -9 -9;
P_0x898aace00 .param/l "i" 1 6 21, +C4<0100>;
S_0x898abc480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898abc300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869900 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898869940 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845e300/d .functor XOR 1, L_0x898464820, L_0x8984648c0, C4<0>, C4<0>;
L_0x89845e300 .delay 1 (1,1,1) L_0x89845e300/d;
L_0x89845e370/d .functor XOR 1, L_0x89845e300, L_0x898464960, C4<0>, C4<0>;
L_0x89845e370 .delay 1 (1,1,1) L_0x89845e370/d;
L_0x89845e3e0/d .functor NAND 1, L_0x898464820, L_0x8984648c0, C4<1>, C4<1>;
L_0x89845e3e0 .delay 1 (1,1,1) L_0x89845e3e0/d;
L_0x89845e450/d .functor NAND 1, L_0x898464820, L_0x898464960, C4<1>, C4<1>;
L_0x89845e450 .delay 1 (1,1,1) L_0x89845e450/d;
L_0x89845e4c0/d .functor NAND 1, L_0x8984648c0, L_0x898464960, C4<1>, C4<1>;
L_0x89845e4c0 .delay 1 (1,1,1) L_0x89845e4c0/d;
L_0x89845e530/d .functor NAND 1, L_0x89845e3e0, L_0x89845e450, L_0x89845e4c0, C4<1>;
L_0x89845e530 .delay 1 (1,1,1) L_0x89845e530/d;
v0x898abbc00_0 .net "Cin", 0 0, L_0x898464960;  1 drivers
v0x898abbca0_0 .net "Cout", 0 0, L_0x89845e530;  1 drivers
v0x898abbd40_0 .net "P", 0 0, L_0x89845e300;  1 drivers
v0x898abbde0_0 .net "S", 0 0, L_0x89845e370;  1 drivers
v0x898abbe80_0 .net "a", 0 0, L_0x898464820;  1 drivers
v0x898abbf20_0 .net "b", 0 0, L_0x8984648c0;  1 drivers
v0x898ac0000_0 .net "naCin", 0 0, L_0x89845e450;  1 drivers
v0x898ac00a0_0 .net "nab", 0 0, L_0x89845e3e0;  1 drivers
v0x898ac0140_0 .net "nbCin", 0 0, L_0x89845e4c0;  1 drivers
S_0x898abc600 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898ab3780;
 .timescale -9 -9;
P_0x898aace80 .param/l "i" 1 6 21, +C4<0101>;
S_0x898abc780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898abc600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869980 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8988699c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845e5a0/d .functor XOR 1, L_0x898464a00, L_0x898464aa0, C4<0>, C4<0>;
L_0x89845e5a0 .delay 1 (1,1,1) L_0x89845e5a0/d;
L_0x89845e610/d .functor XOR 1, L_0x89845e5a0, L_0x898464b40, C4<0>, C4<0>;
L_0x89845e610 .delay 1 (1,1,1) L_0x89845e610/d;
L_0x89845e680/d .functor NAND 1, L_0x898464a00, L_0x898464aa0, C4<1>, C4<1>;
L_0x89845e680 .delay 1 (1,1,1) L_0x89845e680/d;
L_0x89845e6f0/d .functor NAND 1, L_0x898464a00, L_0x898464b40, C4<1>, C4<1>;
L_0x89845e6f0 .delay 1 (1,1,1) L_0x89845e6f0/d;
L_0x89845e760/d .functor NAND 1, L_0x898464aa0, L_0x898464b40, C4<1>, C4<1>;
L_0x89845e760 .delay 1 (1,1,1) L_0x89845e760/d;
L_0x89845e7d0/d .functor NAND 1, L_0x89845e680, L_0x89845e6f0, L_0x89845e760, C4<1>;
L_0x89845e7d0 .delay 1 (1,1,1) L_0x89845e7d0/d;
v0x898ac01e0_0 .net "Cin", 0 0, L_0x898464b40;  1 drivers
v0x898ac0280_0 .net "Cout", 0 0, L_0x89845e7d0;  1 drivers
v0x898ac0320_0 .net "P", 0 0, L_0x89845e5a0;  1 drivers
v0x898ac03c0_0 .net "S", 0 0, L_0x89845e610;  1 drivers
v0x898ac0460_0 .net "a", 0 0, L_0x898464a00;  1 drivers
v0x898ac0500_0 .net "b", 0 0, L_0x898464aa0;  1 drivers
v0x898ac05a0_0 .net "naCin", 0 0, L_0x89845e6f0;  1 drivers
v0x898ac0640_0 .net "nab", 0 0, L_0x89845e680;  1 drivers
v0x898ac06e0_0 .net "nbCin", 0 0, L_0x89845e760;  1 drivers
S_0x898abc900 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898ab3780;
 .timescale -9 -9;
P_0x898aacec0 .param/l "i" 1 6 21, +C4<0110>;
S_0x898abca80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898abc900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869a00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898869a40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845e840/d .functor XOR 1, L_0x898464be0, L_0x898464c80, C4<0>, C4<0>;
L_0x89845e840 .delay 1 (1,1,1) L_0x89845e840/d;
L_0x89845e8b0/d .functor XOR 1, L_0x89845e840, L_0x898464dc0, C4<0>, C4<0>;
L_0x89845e8b0 .delay 1 (1,1,1) L_0x89845e8b0/d;
L_0x89845e920/d .functor NAND 1, L_0x898464be0, L_0x898464c80, C4<1>, C4<1>;
L_0x89845e920 .delay 1 (1,1,1) L_0x89845e920/d;
L_0x89845e990/d .functor NAND 1, L_0x898464be0, L_0x898464dc0, C4<1>, C4<1>;
L_0x89845e990 .delay 1 (1,1,1) L_0x89845e990/d;
L_0x89845ea00/d .functor NAND 1, L_0x898464c80, L_0x898464dc0, C4<1>, C4<1>;
L_0x89845ea00 .delay 1 (1,1,1) L_0x89845ea00/d;
L_0x89845ea70/d .functor NAND 1, L_0x89845e920, L_0x89845e990, L_0x89845ea00, C4<1>;
L_0x89845ea70 .delay 1 (1,1,1) L_0x89845ea70/d;
v0x898ac0780_0 .net "Cin", 0 0, L_0x898464dc0;  1 drivers
v0x898ac0820_0 .net "Cout", 0 0, L_0x89845ea70;  1 drivers
v0x898ac08c0_0 .net "P", 0 0, L_0x89845e840;  1 drivers
v0x898ac0960_0 .net "S", 0 0, L_0x89845e8b0;  1 drivers
v0x898ac0a00_0 .net "a", 0 0, L_0x898464be0;  1 drivers
v0x898ac0aa0_0 .net "b", 0 0, L_0x898464c80;  1 drivers
v0x898ac0b40_0 .net "naCin", 0 0, L_0x89845e990;  1 drivers
v0x898ac0be0_0 .net "nab", 0 0, L_0x89845e920;  1 drivers
v0x898ac0c80_0 .net "nbCin", 0 0, L_0x89845ea00;  1 drivers
S_0x898abcc00 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898ab3780;
 .timescale -9 -9;
P_0x898aacf00 .param/l "i" 1 6 21, +C4<0111>;
S_0x898abcd80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898abcc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869a80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898869ac0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845eae0/d .functor XOR 1, L_0x898464e60, L_0x898464f00, C4<0>, C4<0>;
L_0x89845eae0 .delay 1 (1,1,1) L_0x89845eae0/d;
L_0x89845eb50/d .functor XOR 1, L_0x89845eae0, L_0x898464fa0, C4<0>, C4<0>;
L_0x89845eb50 .delay 1 (1,1,1) L_0x89845eb50/d;
L_0x89845ebc0/d .functor NAND 1, L_0x898464e60, L_0x898464f00, C4<1>, C4<1>;
L_0x89845ebc0 .delay 1 (1,1,1) L_0x89845ebc0/d;
L_0x89845ec30/d .functor NAND 1, L_0x898464e60, L_0x898464fa0, C4<1>, C4<1>;
L_0x89845ec30 .delay 1 (1,1,1) L_0x89845ec30/d;
L_0x89845eca0/d .functor NAND 1, L_0x898464f00, L_0x898464fa0, C4<1>, C4<1>;
L_0x89845eca0 .delay 1 (1,1,1) L_0x89845eca0/d;
L_0x89845ed10/d .functor NAND 1, L_0x89845ebc0, L_0x89845ec30, L_0x89845eca0, C4<1>;
L_0x89845ed10 .delay 1 (1,1,1) L_0x89845ed10/d;
v0x898ac0d20_0 .net "Cin", 0 0, L_0x898464fa0;  1 drivers
v0x898ac0dc0_0 .net "Cout", 0 0, L_0x89845ed10;  1 drivers
v0x898ac0e60_0 .net "P", 0 0, L_0x89845eae0;  1 drivers
v0x898ac0f00_0 .net "S", 0 0, L_0x89845eb50;  1 drivers
v0x898ac0fa0_0 .net "a", 0 0, L_0x898464e60;  1 drivers
v0x898ac1040_0 .net "b", 0 0, L_0x898464f00;  1 drivers
v0x898ac10e0_0 .net "naCin", 0 0, L_0x89845ec30;  1 drivers
v0x898ac1180_0 .net "nab", 0 0, L_0x89845ebc0;  1 drivers
v0x898ac1220_0 .net "nbCin", 0 0, L_0x89845eca0;  1 drivers
S_0x898abcf00 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898ab3780;
 .timescale -9 -9;
P_0x898aacf40 .param/l "i" 1 6 21, +C4<01000>;
S_0x898abd080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898abcf00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869b00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898869b40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845ed80/d .functor XOR 1, L_0x898464d20, L_0x898465040, C4<0>, C4<0>;
L_0x89845ed80 .delay 1 (1,1,1) L_0x89845ed80/d;
L_0x89845edf0/d .functor XOR 1, L_0x89845ed80, L_0x8984650e0, C4<0>, C4<0>;
L_0x89845edf0 .delay 1 (1,1,1) L_0x89845edf0/d;
L_0x89845ee60/d .functor NAND 1, L_0x898464d20, L_0x898465040, C4<1>, C4<1>;
L_0x89845ee60 .delay 1 (1,1,1) L_0x89845ee60/d;
L_0x89845eed0/d .functor NAND 1, L_0x898464d20, L_0x8984650e0, C4<1>, C4<1>;
L_0x89845eed0 .delay 1 (1,1,1) L_0x89845eed0/d;
L_0x89845ef40/d .functor NAND 1, L_0x898465040, L_0x8984650e0, C4<1>, C4<1>;
L_0x89845ef40 .delay 1 (1,1,1) L_0x89845ef40/d;
L_0x89845efb0/d .functor NAND 1, L_0x89845ee60, L_0x89845eed0, L_0x89845ef40, C4<1>;
L_0x89845efb0 .delay 1 (1,1,1) L_0x89845efb0/d;
v0x898ac12c0_0 .net "Cin", 0 0, L_0x8984650e0;  1 drivers
v0x898ac1360_0 .net "Cout", 0 0, L_0x89845efb0;  1 drivers
v0x898ac1400_0 .net "P", 0 0, L_0x89845ed80;  1 drivers
v0x898ac14a0_0 .net "S", 0 0, L_0x89845edf0;  1 drivers
v0x898ac1540_0 .net "a", 0 0, L_0x898464d20;  1 drivers
v0x898ac15e0_0 .net "b", 0 0, L_0x898465040;  1 drivers
v0x898ac1680_0 .net "naCin", 0 0, L_0x89845eed0;  1 drivers
v0x898ac1720_0 .net "nab", 0 0, L_0x89845ee60;  1 drivers
v0x898ac17c0_0 .net "nbCin", 0 0, L_0x89845ef40;  1 drivers
S_0x898abd200 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898ab3780;
 .timescale -9 -9;
P_0x898aace40 .param/l "i" 1 6 21, +C4<01001>;
S_0x898abd380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898abd200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869c00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898869c40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845f020/d .functor XOR 1, L_0x898465180, L_0x898465220, C4<0>, C4<0>;
L_0x89845f020 .delay 1 (1,1,1) L_0x89845f020/d;
L_0x89845f090/d .functor XOR 1, L_0x89845f020, L_0x8984652c0, C4<0>, C4<0>;
L_0x89845f090 .delay 1 (1,1,1) L_0x89845f090/d;
L_0x89845f100/d .functor NAND 1, L_0x898465180, L_0x898465220, C4<1>, C4<1>;
L_0x89845f100 .delay 1 (1,1,1) L_0x89845f100/d;
L_0x89845f170/d .functor NAND 1, L_0x898465180, L_0x8984652c0, C4<1>, C4<1>;
L_0x89845f170 .delay 1 (1,1,1) L_0x89845f170/d;
L_0x89845f1e0/d .functor NAND 1, L_0x898465220, L_0x8984652c0, C4<1>, C4<1>;
L_0x89845f1e0 .delay 1 (1,1,1) L_0x89845f1e0/d;
L_0x89845f250/d .functor NAND 1, L_0x89845f100, L_0x89845f170, L_0x89845f1e0, C4<1>;
L_0x89845f250 .delay 1 (1,1,1) L_0x89845f250/d;
v0x898ac1860_0 .net "Cin", 0 0, L_0x8984652c0;  1 drivers
v0x898ac1900_0 .net "Cout", 0 0, L_0x89845f250;  1 drivers
v0x898ac19a0_0 .net "P", 0 0, L_0x89845f020;  1 drivers
v0x898ac1a40_0 .net "S", 0 0, L_0x89845f090;  1 drivers
v0x898ac1ae0_0 .net "a", 0 0, L_0x898465180;  1 drivers
v0x898ac1b80_0 .net "b", 0 0, L_0x898465220;  1 drivers
v0x898ac1c20_0 .net "naCin", 0 0, L_0x89845f170;  1 drivers
v0x898ac1cc0_0 .net "nab", 0 0, L_0x89845f100;  1 drivers
v0x898ac1d60_0 .net "nbCin", 0 0, L_0x89845f1e0;  1 drivers
S_0x898abd500 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898ab3780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869c80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898869cc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845f2c0/d .functor XOR 1, L_0x898465360, L_0x898465400, C4<0>, C4<0>;
L_0x89845f2c0 .delay 1 (1,1,1) L_0x89845f2c0/d;
L_0x89845f330/d .functor XOR 1, L_0x89845f2c0, v0x898ac3160_0, C4<0>, C4<0>;
L_0x89845f330 .delay 1 (1,1,1) L_0x89845f330/d;
L_0x89845f3a0/d .functor NAND 1, L_0x898465360, L_0x898465400, C4<1>, C4<1>;
L_0x89845f3a0 .delay 1 (1,1,1) L_0x89845f3a0/d;
L_0x89845f410/d .functor NAND 1, L_0x898465360, v0x898ac3160_0, C4<1>, C4<1>;
L_0x89845f410 .delay 1 (1,1,1) L_0x89845f410/d;
L_0x89845f480/d .functor NAND 1, L_0x898465400, v0x898ac3160_0, C4<1>, C4<1>;
L_0x89845f480 .delay 1 (1,1,1) L_0x89845f480/d;
L_0x89845f4f0/d .functor NAND 1, L_0x89845f3a0, L_0x89845f410, L_0x89845f480, C4<1>;
L_0x89845f4f0 .delay 1 (1,1,1) L_0x89845f4f0/d;
v0x898ac1e00_0 .net "Cin", 0 0, v0x898ac3160_0;  alias, 1 drivers
v0x898ac1ea0_0 .net "Cout", 0 0, L_0x89845f4f0;  1 drivers
v0x898ac1f40_0 .net "P", 0 0, L_0x89845f2c0;  1 drivers
v0x898ac1fe0_0 .net "S", 0 0, L_0x89845f330;  1 drivers
v0x898ac2080_0 .net "a", 0 0, L_0x898465360;  1 drivers
v0x898ac2120_0 .net "b", 0 0, L_0x898465400;  1 drivers
v0x898ac21c0_0 .net "naCin", 0 0, L_0x89845f410;  1 drivers
v0x898ac2260_0 .net "nab", 0 0, L_0x89845f3a0;  1 drivers
v0x898ac2300_0 .net "nbCin", 0 0, L_0x89845f480;  1 drivers
S_0x898abd680 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898ab3300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 11 "in";
    .port_info 2 /OUTPUT 11 "out";
P_0x898aacc80 .param/l "N" 0 8 4, +C4<00000000000000000000000000001011>;
v0x898ac2e40_0 .net "clk", 0 0, v0x898ac33e0_0;  alias, 1 drivers
v0x898ac2ee0_0 .net "in", 10 0, L_0x899186a80;  1 drivers
v0x898ac2f80_0 .var "out", 10 0;
E_0x899701140 .event posedge, v0x898ac2d00_0;
S_0x898abd800 .scope generate, "WIDTH_TEST[11]" "WIDTH_TEST[11]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898aad1c0 .param/l "w" 1 3 23, +C4<01011>;
v0x898ac8320_0 .var "A", 10 0;
v0x898ac83c0_0 .var "B", 10 0;
v0x898ac8460_0 .var "Cin", 0 0;
v0x898ac8500_0 .net "Cout", 0 0, L_0x898466940;  1 drivers
v0x898ac85a0_0 .net "P", 10 0, L_0x899186bc0;  1 drivers
v0x898ac8640_0 .net "S", 10 0, L_0x898a7e6c0;  1 drivers
v0x898ac86e0_0 .var "clk", 0 0;
v0x898ac8780_0 .var "expected_sum", 11 0;
v0x898ac8820_0 .net "out", 11 0, v0x898ac8280_0;  1 drivers
L_0x899186d00 .concat [ 11 1 0 0], L_0x898a7e6c0, L_0x898466940;
S_0x898abd980 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898abd800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 11 "A";
    .port_info 3 /INPUT 11 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 11 "P";
    .port_info 7 /OUTPUT 11 "S";
P_0x898aad200 .param/l "N" 0 4 7, +C4<00000000000000000000000000001011>;
L_0x898469340 .functor NOT 1, v0x898ac86e0_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc2e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x8984693b0 .functor AND 1, L_0x898469340, L_0x898cbc2e0, C4<1>, C4<1>;
v0x898ac7ac0_0 .net "A", 10 0, v0x898ac8320_0;  1 drivers
v0x898ac7b60_0 .net "B", 10 0, v0x898ac83c0_0;  1 drivers
v0x898ac7c00_0 .net "Cin", 0 0, v0x898ac8460_0;  1 drivers
v0x898ac7ca0_0 .net "Cout", 0 0, L_0x898466940;  alias, 1 drivers
v0x898ac7d40_0 .net "P", 10 0, L_0x899186bc0;  alias, 1 drivers
v0x898ac7de0_0 .net "RCA_sum", 10 0, L_0x899186c60;  1 drivers
v0x898ac7e80_0 .net "S", 10 0, L_0x898a7e6c0;  alias, 1 drivers
v0x898ac7f20_0 .net *"_ivl_0", 0 0, L_0x898469340;  1 drivers
v0x898ac8000_0 .net "clk", 0 0, v0x898ac86e0_0;  1 drivers
v0x898ac80a0_0 .net "enable", 0 0, L_0x898cbc2e0;  1 drivers
S_0x898abdb00 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898abd980;
 .timescale -9 -9;
    .port_info 0 /INPUT 11 "in";
    .port_info 1 /OUTPUT 11 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898aad280 .param/l "N" 0 5 4, +C4<00000000000000000000000000001011>;
o0x898c2dba0 .functor BUFZ 11, c4<zzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898ac35c0_0 name=_ivl_0
v0x898ac3660_0 .net "control", 0 0, L_0x8984693b0;  1 drivers
v0x898ac3700_0 .net "in", 10 0, L_0x899186c60;  alias, 1 drivers
v0x898ac37a0_0 .net "out", 10 0, L_0x898a7e6c0;  alias, 1 drivers
L_0x898a7e6c0 .functor MUXZ 11, o0x898c2dba0, L_0x899186c60, L_0x8984693b0, C4<>;
S_0x898abdc80 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898abd980;
 .timescale -9 -9;
    .port_info 0 /INPUT 11 "A";
    .port_info 1 /INPUT 11 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 11 "P";
    .port_info 5 /OUTPUT 11 "S";
P_0x898aad2c0 .param/l "N" 0 6 4, +C4<00000000000000000000000000001011>;
v0x898ac7660_0 .net "A", 10 0, v0x898ac8320_0;  alias, 1 drivers
v0x898ac7700_0 .net "B", 10 0, v0x898ac83c0_0;  alias, 1 drivers
v0x898ac77a0_0 .net "C", 10 0, L_0x899186b20;  1 drivers
v0x898ac7840_0 .net "Cin", 0 0, v0x898ac8460_0;  alias, 1 drivers
v0x898ac78e0_0 .net "Cout", 0 0, L_0x898466940;  alias, 1 drivers
v0x898ac7980_0 .net "P", 10 0, L_0x899186bc0;  alias, 1 drivers
v0x898ac7a20_0 .net "S", 10 0, L_0x899186c60;  alias, 1 drivers
L_0x898465540 .part v0x898ac8320_0, 1, 1;
L_0x8984655e0 .part v0x898ac83c0_0, 1, 1;
L_0x898465680 .part L_0x899186b20, 0, 1;
L_0x898465720 .part v0x898ac8320_0, 2, 1;
L_0x8984657c0 .part v0x898ac83c0_0, 2, 1;
L_0x898465860 .part L_0x899186b20, 1, 1;
L_0x898465900 .part v0x898ac8320_0, 3, 1;
L_0x8984659a0 .part v0x898ac83c0_0, 3, 1;
L_0x898465a40 .part L_0x899186b20, 2, 1;
L_0x898465ae0 .part v0x898ac8320_0, 4, 1;
L_0x898465b80 .part v0x898ac83c0_0, 4, 1;
L_0x898465c20 .part L_0x899186b20, 3, 1;
L_0x898465cc0 .part v0x898ac8320_0, 5, 1;
L_0x898465d60 .part v0x898ac83c0_0, 5, 1;
L_0x898465e00 .part L_0x899186b20, 4, 1;
L_0x898465ea0 .part v0x898ac8320_0, 6, 1;
L_0x898465f40 .part v0x898ac83c0_0, 6, 1;
L_0x898466080 .part L_0x899186b20, 5, 1;
L_0x898466120 .part v0x898ac8320_0, 7, 1;
L_0x8984661c0 .part v0x898ac83c0_0, 7, 1;
L_0x898466260 .part L_0x899186b20, 6, 1;
L_0x898465fe0 .part v0x898ac8320_0, 8, 1;
L_0x898466300 .part v0x898ac83c0_0, 8, 1;
L_0x8984663a0 .part L_0x899186b20, 7, 1;
L_0x898466440 .part v0x898ac8320_0, 9, 1;
L_0x8984664e0 .part v0x898ac83c0_0, 9, 1;
L_0x898466580 .part L_0x899186b20, 8, 1;
L_0x898466620 .part v0x898ac8320_0, 10, 1;
L_0x8984666c0 .part v0x898ac83c0_0, 10, 1;
L_0x898466760 .part L_0x899186b20, 9, 1;
L_0x898466800 .part v0x898ac8320_0, 0, 1;
L_0x8984668a0 .part v0x898ac83c0_0, 0, 1;
LS_0x899186b20_0_0 .concat8 [ 1 1 1 1], L_0x8984692d0, L_0x89845f870, L_0x89845fb10, L_0x89845fdb0;
LS_0x899186b20_0_4 .concat8 [ 1 1 1 1], L_0x898468070, L_0x898468310, L_0x8984685b0, L_0x898468850;
LS_0x899186b20_0_8 .concat8 [ 1 1 1 0], L_0x898468af0, L_0x898468d90, L_0x898469030;
L_0x899186b20 .concat8 [ 4 4 3 0], LS_0x899186b20_0_0, LS_0x899186b20_0_4, LS_0x899186b20_0_8;
LS_0x899186bc0_0_0 .concat8 [ 1 1 1 1], L_0x8984690a0, L_0x89845f640, L_0x89845f8e0, L_0x89845fb80;
LS_0x899186bc0_0_4 .concat8 [ 1 1 1 1], L_0x89845fe20, L_0x8984680e0, L_0x898468380, L_0x898468620;
LS_0x899186bc0_0_8 .concat8 [ 1 1 1 0], L_0x8984688c0, L_0x898468b60, L_0x898468e00;
L_0x899186bc0 .concat8 [ 4 4 3 0], LS_0x899186bc0_0_0, LS_0x899186bc0_0_4, LS_0x899186bc0_0_8;
LS_0x899186c60_0_0 .concat8 [ 1 1 1 1], L_0x898469110, L_0x89845f6b0, L_0x89845f950, L_0x89845fbf0;
LS_0x899186c60_0_4 .concat8 [ 1 1 1 1], L_0x89845fe90, L_0x898468150, L_0x8984683f0, L_0x898468690;
LS_0x899186c60_0_8 .concat8 [ 1 1 1 0], L_0x898468930, L_0x898468bd0, L_0x898468e70;
L_0x899186c60 .concat8 [ 4 4 3 0], LS_0x899186c60_0_0, LS_0x899186c60_0_4, LS_0x899186c60_0_8;
L_0x898466940 .part L_0x899186b20, 10, 1;
S_0x898abde00 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898abdc80;
 .timescale -9 -9;
P_0x898aad300 .param/l "i" 1 6 21, +C4<01>;
S_0x898abdf80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898abde00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869d00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898869d40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845f640/d .functor XOR 1, L_0x898465540, L_0x8984655e0, C4<0>, C4<0>;
L_0x89845f640 .delay 1 (1,1,1) L_0x89845f640/d;
L_0x89845f6b0/d .functor XOR 1, L_0x89845f640, L_0x898465680, C4<0>, C4<0>;
L_0x89845f6b0 .delay 1 (1,1,1) L_0x89845f6b0/d;
L_0x89845f720/d .functor NAND 1, L_0x898465540, L_0x8984655e0, C4<1>, C4<1>;
L_0x89845f720 .delay 1 (1,1,1) L_0x89845f720/d;
L_0x89845f790/d .functor NAND 1, L_0x898465540, L_0x898465680, C4<1>, C4<1>;
L_0x89845f790 .delay 1 (1,1,1) L_0x89845f790/d;
L_0x89845f800/d .functor NAND 1, L_0x8984655e0, L_0x898465680, C4<1>, C4<1>;
L_0x89845f800 .delay 1 (1,1,1) L_0x89845f800/d;
L_0x89845f870/d .functor NAND 1, L_0x89845f720, L_0x89845f790, L_0x89845f800, C4<1>;
L_0x89845f870 .delay 1 (1,1,1) L_0x89845f870/d;
v0x898ac3840_0 .net "Cin", 0 0, L_0x898465680;  1 drivers
v0x898ac38e0_0 .net "Cout", 0 0, L_0x89845f870;  1 drivers
v0x898ac3980_0 .net "P", 0 0, L_0x89845f640;  1 drivers
v0x898ac3a20_0 .net "S", 0 0, L_0x89845f6b0;  1 drivers
v0x898ac3ac0_0 .net "a", 0 0, L_0x898465540;  1 drivers
v0x898ac3b60_0 .net "b", 0 0, L_0x8984655e0;  1 drivers
v0x898ac3c00_0 .net "naCin", 0 0, L_0x89845f790;  1 drivers
v0x898ac3ca0_0 .net "nab", 0 0, L_0x89845f720;  1 drivers
v0x898ac3d40_0 .net "nbCin", 0 0, L_0x89845f800;  1 drivers
S_0x898abe100 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898abdc80;
 .timescale -9 -9;
P_0x898aad340 .param/l "i" 1 6 21, +C4<010>;
S_0x898abe280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898abe100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869d80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898869dc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845f8e0/d .functor XOR 1, L_0x898465720, L_0x8984657c0, C4<0>, C4<0>;
L_0x89845f8e0 .delay 1 (1,1,1) L_0x89845f8e0/d;
L_0x89845f950/d .functor XOR 1, L_0x89845f8e0, L_0x898465860, C4<0>, C4<0>;
L_0x89845f950 .delay 1 (1,1,1) L_0x89845f950/d;
L_0x89845f9c0/d .functor NAND 1, L_0x898465720, L_0x8984657c0, C4<1>, C4<1>;
L_0x89845f9c0 .delay 1 (1,1,1) L_0x89845f9c0/d;
L_0x89845fa30/d .functor NAND 1, L_0x898465720, L_0x898465860, C4<1>, C4<1>;
L_0x89845fa30 .delay 1 (1,1,1) L_0x89845fa30/d;
L_0x89845faa0/d .functor NAND 1, L_0x8984657c0, L_0x898465860, C4<1>, C4<1>;
L_0x89845faa0 .delay 1 (1,1,1) L_0x89845faa0/d;
L_0x89845fb10/d .functor NAND 1, L_0x89845f9c0, L_0x89845fa30, L_0x89845faa0, C4<1>;
L_0x89845fb10 .delay 1 (1,1,1) L_0x89845fb10/d;
v0x898ac3de0_0 .net "Cin", 0 0, L_0x898465860;  1 drivers
v0x898ac3e80_0 .net "Cout", 0 0, L_0x89845fb10;  1 drivers
v0x898ac3f20_0 .net "P", 0 0, L_0x89845f8e0;  1 drivers
v0x898ac4000_0 .net "S", 0 0, L_0x89845f950;  1 drivers
v0x898ac40a0_0 .net "a", 0 0, L_0x898465720;  1 drivers
v0x898ac4140_0 .net "b", 0 0, L_0x8984657c0;  1 drivers
v0x898ac41e0_0 .net "naCin", 0 0, L_0x89845fa30;  1 drivers
v0x898ac4280_0 .net "nab", 0 0, L_0x89845f9c0;  1 drivers
v0x898ac4320_0 .net "nbCin", 0 0, L_0x89845faa0;  1 drivers
S_0x898abe400 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898abdc80;
 .timescale -9 -9;
P_0x898aad380 .param/l "i" 1 6 21, +C4<011>;
S_0x898abe580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898abe400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869e00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898869e40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845fb80/d .functor XOR 1, L_0x898465900, L_0x8984659a0, C4<0>, C4<0>;
L_0x89845fb80 .delay 1 (1,1,1) L_0x89845fb80/d;
L_0x89845fbf0/d .functor XOR 1, L_0x89845fb80, L_0x898465a40, C4<0>, C4<0>;
L_0x89845fbf0 .delay 1 (1,1,1) L_0x89845fbf0/d;
L_0x89845fc60/d .functor NAND 1, L_0x898465900, L_0x8984659a0, C4<1>, C4<1>;
L_0x89845fc60 .delay 1 (1,1,1) L_0x89845fc60/d;
L_0x89845fcd0/d .functor NAND 1, L_0x898465900, L_0x898465a40, C4<1>, C4<1>;
L_0x89845fcd0 .delay 1 (1,1,1) L_0x89845fcd0/d;
L_0x89845fd40/d .functor NAND 1, L_0x8984659a0, L_0x898465a40, C4<1>, C4<1>;
L_0x89845fd40 .delay 1 (1,1,1) L_0x89845fd40/d;
L_0x89845fdb0/d .functor NAND 1, L_0x89845fc60, L_0x89845fcd0, L_0x89845fd40, C4<1>;
L_0x89845fdb0 .delay 1 (1,1,1) L_0x89845fdb0/d;
v0x898ac43c0_0 .net "Cin", 0 0, L_0x898465a40;  1 drivers
v0x898ac4460_0 .net "Cout", 0 0, L_0x89845fdb0;  1 drivers
v0x898ac4500_0 .net "P", 0 0, L_0x89845fb80;  1 drivers
v0x898ac45a0_0 .net "S", 0 0, L_0x89845fbf0;  1 drivers
v0x898ac4640_0 .net "a", 0 0, L_0x898465900;  1 drivers
v0x898ac46e0_0 .net "b", 0 0, L_0x8984659a0;  1 drivers
v0x898ac4780_0 .net "naCin", 0 0, L_0x89845fcd0;  1 drivers
v0x898ac4820_0 .net "nab", 0 0, L_0x89845fc60;  1 drivers
v0x898ac48c0_0 .net "nbCin", 0 0, L_0x89845fd40;  1 drivers
S_0x898abe700 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898abdc80;
 .timescale -9 -9;
P_0x898aad3c0 .param/l "i" 1 6 21, +C4<0100>;
S_0x898abe880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898abe700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869e80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898869ec0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89845fe20/d .functor XOR 1, L_0x898465ae0, L_0x898465b80, C4<0>, C4<0>;
L_0x89845fe20 .delay 1 (1,1,1) L_0x89845fe20/d;
L_0x89845fe90/d .functor XOR 1, L_0x89845fe20, L_0x898465c20, C4<0>, C4<0>;
L_0x89845fe90 .delay 1 (1,1,1) L_0x89845fe90/d;
L_0x89845ff00/d .functor NAND 1, L_0x898465ae0, L_0x898465b80, C4<1>, C4<1>;
L_0x89845ff00 .delay 1 (1,1,1) L_0x89845ff00/d;
L_0x89845ff70/d .functor NAND 1, L_0x898465ae0, L_0x898465c20, C4<1>, C4<1>;
L_0x89845ff70 .delay 1 (1,1,1) L_0x89845ff70/d;
L_0x898468000/d .functor NAND 1, L_0x898465b80, L_0x898465c20, C4<1>, C4<1>;
L_0x898468000 .delay 1 (1,1,1) L_0x898468000/d;
L_0x898468070/d .functor NAND 1, L_0x89845ff00, L_0x89845ff70, L_0x898468000, C4<1>;
L_0x898468070 .delay 1 (1,1,1) L_0x898468070/d;
v0x898ac4960_0 .net "Cin", 0 0, L_0x898465c20;  1 drivers
v0x898ac4a00_0 .net "Cout", 0 0, L_0x898468070;  1 drivers
v0x898ac4aa0_0 .net "P", 0 0, L_0x89845fe20;  1 drivers
v0x898ac4b40_0 .net "S", 0 0, L_0x89845fe90;  1 drivers
v0x898ac4be0_0 .net "a", 0 0, L_0x898465ae0;  1 drivers
v0x898ac4c80_0 .net "b", 0 0, L_0x898465b80;  1 drivers
v0x898ac4d20_0 .net "naCin", 0 0, L_0x89845ff70;  1 drivers
v0x898ac4dc0_0 .net "nab", 0 0, L_0x89845ff00;  1 drivers
v0x898ac4e60_0 .net "nbCin", 0 0, L_0x898468000;  1 drivers
S_0x898abea00 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898abdc80;
 .timescale -9 -9;
P_0x898aad440 .param/l "i" 1 6 21, +C4<0101>;
S_0x898abeb80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898abea00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869f00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898869f40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984680e0/d .functor XOR 1, L_0x898465cc0, L_0x898465d60, C4<0>, C4<0>;
L_0x8984680e0 .delay 1 (1,1,1) L_0x8984680e0/d;
L_0x898468150/d .functor XOR 1, L_0x8984680e0, L_0x898465e00, C4<0>, C4<0>;
L_0x898468150 .delay 1 (1,1,1) L_0x898468150/d;
L_0x8984681c0/d .functor NAND 1, L_0x898465cc0, L_0x898465d60, C4<1>, C4<1>;
L_0x8984681c0 .delay 1 (1,1,1) L_0x8984681c0/d;
L_0x898468230/d .functor NAND 1, L_0x898465cc0, L_0x898465e00, C4<1>, C4<1>;
L_0x898468230 .delay 1 (1,1,1) L_0x898468230/d;
L_0x8984682a0/d .functor NAND 1, L_0x898465d60, L_0x898465e00, C4<1>, C4<1>;
L_0x8984682a0 .delay 1 (1,1,1) L_0x8984682a0/d;
L_0x898468310/d .functor NAND 1, L_0x8984681c0, L_0x898468230, L_0x8984682a0, C4<1>;
L_0x898468310 .delay 1 (1,1,1) L_0x898468310/d;
v0x898ac4f00_0 .net "Cin", 0 0, L_0x898465e00;  1 drivers
v0x898ac4fa0_0 .net "Cout", 0 0, L_0x898468310;  1 drivers
v0x898ac5040_0 .net "P", 0 0, L_0x8984680e0;  1 drivers
v0x898ac50e0_0 .net "S", 0 0, L_0x898468150;  1 drivers
v0x898ac5180_0 .net "a", 0 0, L_0x898465cc0;  1 drivers
v0x898ac5220_0 .net "b", 0 0, L_0x898465d60;  1 drivers
v0x898ac52c0_0 .net "naCin", 0 0, L_0x898468230;  1 drivers
v0x898ac5360_0 .net "nab", 0 0, L_0x8984681c0;  1 drivers
v0x898ac5400_0 .net "nbCin", 0 0, L_0x8984682a0;  1 drivers
S_0x898abed00 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898abdc80;
 .timescale -9 -9;
P_0x898aad480 .param/l "i" 1 6 21, +C4<0110>;
S_0x898abee80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898abed00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898869f80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898869fc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898468380/d .functor XOR 1, L_0x898465ea0, L_0x898465f40, C4<0>, C4<0>;
L_0x898468380 .delay 1 (1,1,1) L_0x898468380/d;
L_0x8984683f0/d .functor XOR 1, L_0x898468380, L_0x898466080, C4<0>, C4<0>;
L_0x8984683f0 .delay 1 (1,1,1) L_0x8984683f0/d;
L_0x898468460/d .functor NAND 1, L_0x898465ea0, L_0x898465f40, C4<1>, C4<1>;
L_0x898468460 .delay 1 (1,1,1) L_0x898468460/d;
L_0x8984684d0/d .functor NAND 1, L_0x898465ea0, L_0x898466080, C4<1>, C4<1>;
L_0x8984684d0 .delay 1 (1,1,1) L_0x8984684d0/d;
L_0x898468540/d .functor NAND 1, L_0x898465f40, L_0x898466080, C4<1>, C4<1>;
L_0x898468540 .delay 1 (1,1,1) L_0x898468540/d;
L_0x8984685b0/d .functor NAND 1, L_0x898468460, L_0x8984684d0, L_0x898468540, C4<1>;
L_0x8984685b0 .delay 1 (1,1,1) L_0x8984685b0/d;
v0x898ac54a0_0 .net "Cin", 0 0, L_0x898466080;  1 drivers
v0x898ac5540_0 .net "Cout", 0 0, L_0x8984685b0;  1 drivers
v0x898ac55e0_0 .net "P", 0 0, L_0x898468380;  1 drivers
v0x898ac5680_0 .net "S", 0 0, L_0x8984683f0;  1 drivers
v0x898ac5720_0 .net "a", 0 0, L_0x898465ea0;  1 drivers
v0x898ac57c0_0 .net "b", 0 0, L_0x898465f40;  1 drivers
v0x898ac5860_0 .net "naCin", 0 0, L_0x8984684d0;  1 drivers
v0x898ac5900_0 .net "nab", 0 0, L_0x898468460;  1 drivers
v0x898ac59a0_0 .net "nbCin", 0 0, L_0x898468540;  1 drivers
S_0x898abf000 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898abdc80;
 .timescale -9 -9;
P_0x898aad4c0 .param/l "i" 1 6 21, +C4<0111>;
S_0x898abf180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898abf000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886a000 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886a040 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898468620/d .functor XOR 1, L_0x898466120, L_0x8984661c0, C4<0>, C4<0>;
L_0x898468620 .delay 1 (1,1,1) L_0x898468620/d;
L_0x898468690/d .functor XOR 1, L_0x898468620, L_0x898466260, C4<0>, C4<0>;
L_0x898468690 .delay 1 (1,1,1) L_0x898468690/d;
L_0x898468700/d .functor NAND 1, L_0x898466120, L_0x8984661c0, C4<1>, C4<1>;
L_0x898468700 .delay 1 (1,1,1) L_0x898468700/d;
L_0x898468770/d .functor NAND 1, L_0x898466120, L_0x898466260, C4<1>, C4<1>;
L_0x898468770 .delay 1 (1,1,1) L_0x898468770/d;
L_0x8984687e0/d .functor NAND 1, L_0x8984661c0, L_0x898466260, C4<1>, C4<1>;
L_0x8984687e0 .delay 1 (1,1,1) L_0x8984687e0/d;
L_0x898468850/d .functor NAND 1, L_0x898468700, L_0x898468770, L_0x8984687e0, C4<1>;
L_0x898468850 .delay 1 (1,1,1) L_0x898468850/d;
v0x898ac5a40_0 .net "Cin", 0 0, L_0x898466260;  1 drivers
v0x898ac5ae0_0 .net "Cout", 0 0, L_0x898468850;  1 drivers
v0x898ac5b80_0 .net "P", 0 0, L_0x898468620;  1 drivers
v0x898ac5c20_0 .net "S", 0 0, L_0x898468690;  1 drivers
v0x898ac5cc0_0 .net "a", 0 0, L_0x898466120;  1 drivers
v0x898ac5d60_0 .net "b", 0 0, L_0x8984661c0;  1 drivers
v0x898ac5e00_0 .net "naCin", 0 0, L_0x898468770;  1 drivers
v0x898ac5ea0_0 .net "nab", 0 0, L_0x898468700;  1 drivers
v0x898ac5f40_0 .net "nbCin", 0 0, L_0x8984687e0;  1 drivers
S_0x898abf300 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898abdc80;
 .timescale -9 -9;
P_0x898aad500 .param/l "i" 1 6 21, +C4<01000>;
S_0x898abf480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898abf300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886a080 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886a0c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984688c0/d .functor XOR 1, L_0x898465fe0, L_0x898466300, C4<0>, C4<0>;
L_0x8984688c0 .delay 1 (1,1,1) L_0x8984688c0/d;
L_0x898468930/d .functor XOR 1, L_0x8984688c0, L_0x8984663a0, C4<0>, C4<0>;
L_0x898468930 .delay 1 (1,1,1) L_0x898468930/d;
L_0x8984689a0/d .functor NAND 1, L_0x898465fe0, L_0x898466300, C4<1>, C4<1>;
L_0x8984689a0 .delay 1 (1,1,1) L_0x8984689a0/d;
L_0x898468a10/d .functor NAND 1, L_0x898465fe0, L_0x8984663a0, C4<1>, C4<1>;
L_0x898468a10 .delay 1 (1,1,1) L_0x898468a10/d;
L_0x898468a80/d .functor NAND 1, L_0x898466300, L_0x8984663a0, C4<1>, C4<1>;
L_0x898468a80 .delay 1 (1,1,1) L_0x898468a80/d;
L_0x898468af0/d .functor NAND 1, L_0x8984689a0, L_0x898468a10, L_0x898468a80, C4<1>;
L_0x898468af0 .delay 1 (1,1,1) L_0x898468af0/d;
v0x898ac5fe0_0 .net "Cin", 0 0, L_0x8984663a0;  1 drivers
v0x898ac6080_0 .net "Cout", 0 0, L_0x898468af0;  1 drivers
v0x898ac6120_0 .net "P", 0 0, L_0x8984688c0;  1 drivers
v0x898ac61c0_0 .net "S", 0 0, L_0x898468930;  1 drivers
v0x898ac6260_0 .net "a", 0 0, L_0x898465fe0;  1 drivers
v0x898ac6300_0 .net "b", 0 0, L_0x898466300;  1 drivers
v0x898ac63a0_0 .net "naCin", 0 0, L_0x898468a10;  1 drivers
v0x898ac6440_0 .net "nab", 0 0, L_0x8984689a0;  1 drivers
v0x898ac64e0_0 .net "nbCin", 0 0, L_0x898468a80;  1 drivers
S_0x898abf600 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898abdc80;
 .timescale -9 -9;
P_0x898aad400 .param/l "i" 1 6 21, +C4<01001>;
S_0x898abf780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898abf600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886a180 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886a1c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898468b60/d .functor XOR 1, L_0x898466440, L_0x8984664e0, C4<0>, C4<0>;
L_0x898468b60 .delay 1 (1,1,1) L_0x898468b60/d;
L_0x898468bd0/d .functor XOR 1, L_0x898468b60, L_0x898466580, C4<0>, C4<0>;
L_0x898468bd0 .delay 1 (1,1,1) L_0x898468bd0/d;
L_0x898468c40/d .functor NAND 1, L_0x898466440, L_0x8984664e0, C4<1>, C4<1>;
L_0x898468c40 .delay 1 (1,1,1) L_0x898468c40/d;
L_0x898468cb0/d .functor NAND 1, L_0x898466440, L_0x898466580, C4<1>, C4<1>;
L_0x898468cb0 .delay 1 (1,1,1) L_0x898468cb0/d;
L_0x898468d20/d .functor NAND 1, L_0x8984664e0, L_0x898466580, C4<1>, C4<1>;
L_0x898468d20 .delay 1 (1,1,1) L_0x898468d20/d;
L_0x898468d90/d .functor NAND 1, L_0x898468c40, L_0x898468cb0, L_0x898468d20, C4<1>;
L_0x898468d90 .delay 1 (1,1,1) L_0x898468d90/d;
v0x898ac6580_0 .net "Cin", 0 0, L_0x898466580;  1 drivers
v0x898ac6620_0 .net "Cout", 0 0, L_0x898468d90;  1 drivers
v0x898ac66c0_0 .net "P", 0 0, L_0x898468b60;  1 drivers
v0x898ac6760_0 .net "S", 0 0, L_0x898468bd0;  1 drivers
v0x898ac6800_0 .net "a", 0 0, L_0x898466440;  1 drivers
v0x898ac68a0_0 .net "b", 0 0, L_0x8984664e0;  1 drivers
v0x898ac6940_0 .net "naCin", 0 0, L_0x898468cb0;  1 drivers
v0x898ac69e0_0 .net "nab", 0 0, L_0x898468c40;  1 drivers
v0x898ac6a80_0 .net "nbCin", 0 0, L_0x898468d20;  1 drivers
S_0x898abf900 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898abdc80;
 .timescale -9 -9;
P_0x898aad540 .param/l "i" 1 6 21, +C4<01010>;
S_0x898abfa80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898abf900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886a200 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886a240 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898468e00/d .functor XOR 1, L_0x898466620, L_0x8984666c0, C4<0>, C4<0>;
L_0x898468e00 .delay 1 (1,1,1) L_0x898468e00/d;
L_0x898468e70/d .functor XOR 1, L_0x898468e00, L_0x898466760, C4<0>, C4<0>;
L_0x898468e70 .delay 1 (1,1,1) L_0x898468e70/d;
L_0x898468ee0/d .functor NAND 1, L_0x898466620, L_0x8984666c0, C4<1>, C4<1>;
L_0x898468ee0 .delay 1 (1,1,1) L_0x898468ee0/d;
L_0x898468f50/d .functor NAND 1, L_0x898466620, L_0x898466760, C4<1>, C4<1>;
L_0x898468f50 .delay 1 (1,1,1) L_0x898468f50/d;
L_0x898468fc0/d .functor NAND 1, L_0x8984666c0, L_0x898466760, C4<1>, C4<1>;
L_0x898468fc0 .delay 1 (1,1,1) L_0x898468fc0/d;
L_0x898469030/d .functor NAND 1, L_0x898468ee0, L_0x898468f50, L_0x898468fc0, C4<1>;
L_0x898469030 .delay 1 (1,1,1) L_0x898469030/d;
v0x898ac6b20_0 .net "Cin", 0 0, L_0x898466760;  1 drivers
v0x898ac6bc0_0 .net "Cout", 0 0, L_0x898469030;  1 drivers
v0x898ac6c60_0 .net "P", 0 0, L_0x898468e00;  1 drivers
v0x898ac6d00_0 .net "S", 0 0, L_0x898468e70;  1 drivers
v0x898ac6da0_0 .net "a", 0 0, L_0x898466620;  1 drivers
v0x898ac6e40_0 .net "b", 0 0, L_0x8984666c0;  1 drivers
v0x898ac6ee0_0 .net "naCin", 0 0, L_0x898468f50;  1 drivers
v0x898ac6f80_0 .net "nab", 0 0, L_0x898468ee0;  1 drivers
v0x898ac7020_0 .net "nbCin", 0 0, L_0x898468fc0;  1 drivers
S_0x898abfc00 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898abdc80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886a280 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886a2c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984690a0/d .functor XOR 1, L_0x898466800, L_0x8984668a0, C4<0>, C4<0>;
L_0x8984690a0 .delay 1 (1,1,1) L_0x8984690a0/d;
L_0x898469110/d .functor XOR 1, L_0x8984690a0, v0x898ac8460_0, C4<0>, C4<0>;
L_0x898469110 .delay 1 (1,1,1) L_0x898469110/d;
L_0x898469180/d .functor NAND 1, L_0x898466800, L_0x8984668a0, C4<1>, C4<1>;
L_0x898469180 .delay 1 (1,1,1) L_0x898469180/d;
L_0x8984691f0/d .functor NAND 1, L_0x898466800, v0x898ac8460_0, C4<1>, C4<1>;
L_0x8984691f0 .delay 1 (1,1,1) L_0x8984691f0/d;
L_0x898469260/d .functor NAND 1, L_0x8984668a0, v0x898ac8460_0, C4<1>, C4<1>;
L_0x898469260 .delay 1 (1,1,1) L_0x898469260/d;
L_0x8984692d0/d .functor NAND 1, L_0x898469180, L_0x8984691f0, L_0x898469260, C4<1>;
L_0x8984692d0 .delay 1 (1,1,1) L_0x8984692d0/d;
v0x898ac70c0_0 .net "Cin", 0 0, v0x898ac8460_0;  alias, 1 drivers
v0x898ac7160_0 .net "Cout", 0 0, L_0x8984692d0;  1 drivers
v0x898ac7200_0 .net "P", 0 0, L_0x8984690a0;  1 drivers
v0x898ac72a0_0 .net "S", 0 0, L_0x898469110;  1 drivers
v0x898ac7340_0 .net "a", 0 0, L_0x898466800;  1 drivers
v0x898ac73e0_0 .net "b", 0 0, L_0x8984668a0;  1 drivers
v0x898ac7480_0 .net "naCin", 0 0, L_0x8984691f0;  1 drivers
v0x898ac7520_0 .net "nab", 0 0, L_0x898469180;  1 drivers
v0x898ac75c0_0 .net "nbCin", 0 0, L_0x898469260;  1 drivers
S_0x898abfd80 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898abd800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 12 "in";
    .port_info 2 /OUTPUT 12 "out";
P_0x898aad240 .param/l "N" 0 8 4, +C4<00000000000000000000000000001100>;
v0x898ac8140_0 .net "clk", 0 0, v0x898ac86e0_0;  alias, 1 drivers
v0x898ac81e0_0 .net "in", 11 0, L_0x899186d00;  1 drivers
v0x898ac8280_0 .var "out", 11 0;
E_0x8997011c0 .event posedge, v0x898ac8000_0;
S_0x898acc000 .scope generate, "WIDTH_TEST[12]" "WIDTH_TEST[12]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898aad7c0 .param/l "w" 1 3 23, +C4<01100>;
v0x898ad5b80_0 .var "A", 11 0;
v0x898ad5c20_0 .var "B", 11 0;
v0x898ad5cc0_0 .var "Cin", 0 0;
v0x898ad5d60_0 .net "Cout", 0 0, L_0x898474000;  1 drivers
v0x898ad5e00_0 .net "P", 11 0, L_0x899186e40;  1 drivers
v0x898ad5ea0_0 .net "S", 11 0, L_0x898a7e760;  1 drivers
v0x898ad5f40_0 .var "clk", 0 0;
v0x898ad5fe0_0 .var "expected_sum", 12 0;
v0x898ad6080_0 .net "out", 12 0, v0x898ad5ae0_0;  1 drivers
L_0x899186f80 .concat [ 12 1 0 0], L_0x898a7e760, L_0x898474000;
S_0x898acc180 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898acc000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 12 "A";
    .port_info 3 /INPUT 12 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 12 "P";
    .port_info 7 /OUTPUT 12 "S";
P_0x898aad800 .param/l "N" 0 4 7, +C4<00000000000000000000000000001100>;
L_0x89846b3a0 .functor NOT 1, v0x898ad5f40_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x89846b410 .functor AND 1, L_0x89846b3a0, L_0x898cbc328, C4<1>, C4<1>;
v0x898ad5360_0 .net "A", 11 0, v0x898ad5b80_0;  1 drivers
v0x898ad5400_0 .net "B", 11 0, v0x898ad5c20_0;  1 drivers
v0x898ad54a0_0 .net "Cin", 0 0, v0x898ad5cc0_0;  1 drivers
v0x898ad5540_0 .net "Cout", 0 0, L_0x898474000;  alias, 1 drivers
v0x898ad55e0_0 .net "P", 11 0, L_0x899186e40;  alias, 1 drivers
v0x898ad5680_0 .net "RCA_sum", 11 0, L_0x899186ee0;  1 drivers
v0x898ad5720_0 .net "S", 11 0, L_0x898a7e760;  alias, 1 drivers
v0x898ad57c0_0 .net *"_ivl_0", 0 0, L_0x89846b3a0;  1 drivers
v0x898ad5860_0 .net "clk", 0 0, v0x898ad5f40_0;  1 drivers
v0x898ad5900_0 .net "enable", 0 0, L_0x898cbc328;  1 drivers
S_0x898acc300 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898acc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 12 "in";
    .port_info 1 /OUTPUT 12 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898aad880 .param/l "N" 0 5 4, +C4<00000000000000000000000000001100>;
o0x898c30120 .functor BUFZ 12, c4<zzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898ac88c0_0 name=_ivl_0
v0x898ac8960_0 .net "control", 0 0, L_0x89846b410;  1 drivers
v0x898ac8a00_0 .net "in", 11 0, L_0x899186ee0;  alias, 1 drivers
v0x898ac8aa0_0 .net "out", 11 0, L_0x898a7e760;  alias, 1 drivers
L_0x898a7e760 .functor MUXZ 12, o0x898c30120, L_0x899186ee0, L_0x89846b410, C4<>;
S_0x898acc480 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898acc180;
 .timescale -9 -9;
    .port_info 0 /INPUT 12 "A";
    .port_info 1 /INPUT 12 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 12 "P";
    .port_info 5 /OUTPUT 12 "S";
P_0x898aad8c0 .param/l "N" 0 6 4, +C4<00000000000000000000000000001100>;
v0x898ad4f00_0 .net "A", 11 0, v0x898ad5b80_0;  alias, 1 drivers
v0x898ad4fa0_0 .net "B", 11 0, v0x898ad5c20_0;  alias, 1 drivers
v0x898ad5040_0 .net "C", 11 0, L_0x899186da0;  1 drivers
v0x898ad50e0_0 .net "Cin", 0 0, v0x898ad5cc0_0;  alias, 1 drivers
v0x898ad5180_0 .net "Cout", 0 0, L_0x898474000;  alias, 1 drivers
v0x898ad5220_0 .net "P", 11 0, L_0x899186e40;  alias, 1 drivers
v0x898ad52c0_0 .net "S", 11 0, L_0x899186ee0;  alias, 1 drivers
L_0x8984669e0 .part v0x898ad5b80_0, 1, 1;
L_0x898466a80 .part v0x898ad5c20_0, 1, 1;
L_0x898466b20 .part L_0x899186da0, 0, 1;
L_0x898466bc0 .part v0x898ad5b80_0, 2, 1;
L_0x898466c60 .part v0x898ad5c20_0, 2, 1;
L_0x898466d00 .part L_0x899186da0, 1, 1;
L_0x898466da0 .part v0x898ad5b80_0, 3, 1;
L_0x898466e40 .part v0x898ad5c20_0, 3, 1;
L_0x898466ee0 .part L_0x899186da0, 2, 1;
L_0x898466f80 .part v0x898ad5b80_0, 4, 1;
L_0x898467020 .part v0x898ad5c20_0, 4, 1;
L_0x8984670c0 .part L_0x899186da0, 3, 1;
L_0x898467160 .part v0x898ad5b80_0, 5, 1;
L_0x898467200 .part v0x898ad5c20_0, 5, 1;
L_0x8984672a0 .part L_0x899186da0, 4, 1;
L_0x898467340 .part v0x898ad5b80_0, 6, 1;
L_0x8984673e0 .part v0x898ad5c20_0, 6, 1;
L_0x898467520 .part L_0x899186da0, 5, 1;
L_0x8984675c0 .part v0x898ad5b80_0, 7, 1;
L_0x898467660 .part v0x898ad5c20_0, 7, 1;
L_0x898467700 .part L_0x899186da0, 6, 1;
L_0x898467480 .part v0x898ad5b80_0, 8, 1;
L_0x8984677a0 .part v0x898ad5c20_0, 8, 1;
L_0x898467840 .part L_0x899186da0, 7, 1;
L_0x8984678e0 .part v0x898ad5b80_0, 9, 1;
L_0x898467980 .part v0x898ad5c20_0, 9, 1;
L_0x898467a20 .part L_0x899186da0, 8, 1;
L_0x898467ac0 .part v0x898ad5b80_0, 10, 1;
L_0x898467b60 .part v0x898ad5c20_0, 10, 1;
L_0x898467c00 .part L_0x899186da0, 9, 1;
L_0x898467ca0 .part v0x898ad5b80_0, 11, 1;
L_0x898467d40 .part v0x898ad5c20_0, 11, 1;
L_0x898467de0 .part L_0x899186da0, 10, 1;
L_0x898467e80 .part v0x898ad5b80_0, 0, 1;
L_0x898467f20 .part v0x898ad5c20_0, 0, 1;
LS_0x899186da0_0_0 .concat8 [ 1 1 1 1], L_0x89846b330, L_0x898469650, L_0x8984698f0, L_0x898469b90;
LS_0x899186da0_0_4 .concat8 [ 1 1 1 1], L_0x898469e30, L_0x89846a0d0, L_0x89846a370, L_0x89846a610;
LS_0x899186da0_0_8 .concat8 [ 1 1 1 1], L_0x89846a8b0, L_0x89846ab50, L_0x89846adf0, L_0x89846b090;
L_0x899186da0 .concat8 [ 4 4 4 0], LS_0x899186da0_0_0, LS_0x899186da0_0_4, LS_0x899186da0_0_8;
LS_0x899186e40_0_0 .concat8 [ 1 1 1 1], L_0x89846b100, L_0x898469420, L_0x8984696c0, L_0x898469960;
LS_0x899186e40_0_4 .concat8 [ 1 1 1 1], L_0x898469c00, L_0x898469ea0, L_0x89846a140, L_0x89846a3e0;
LS_0x899186e40_0_8 .concat8 [ 1 1 1 1], L_0x89846a680, L_0x89846a920, L_0x89846abc0, L_0x89846ae60;
L_0x899186e40 .concat8 [ 4 4 4 0], LS_0x899186e40_0_0, LS_0x899186e40_0_4, LS_0x899186e40_0_8;
LS_0x899186ee0_0_0 .concat8 [ 1 1 1 1], L_0x89846b170, L_0x898469490, L_0x898469730, L_0x8984699d0;
LS_0x899186ee0_0_4 .concat8 [ 1 1 1 1], L_0x898469c70, L_0x898469f10, L_0x89846a1b0, L_0x89846a450;
LS_0x899186ee0_0_8 .concat8 [ 1 1 1 1], L_0x89846a6f0, L_0x89846a990, L_0x89846ac30, L_0x89846aed0;
L_0x899186ee0 .concat8 [ 4 4 4 0], LS_0x899186ee0_0_0, LS_0x899186ee0_0_4, LS_0x899186ee0_0_8;
L_0x898474000 .part L_0x899186da0, 11, 1;
S_0x898acc600 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898acc480;
 .timescale -9 -9;
P_0x898aad900 .param/l "i" 1 6 21, +C4<01>;
S_0x898acc780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898acc600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886a300 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886a340 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898469420/d .functor XOR 1, L_0x8984669e0, L_0x898466a80, C4<0>, C4<0>;
L_0x898469420 .delay 1 (1,1,1) L_0x898469420/d;
L_0x898469490/d .functor XOR 1, L_0x898469420, L_0x898466b20, C4<0>, C4<0>;
L_0x898469490 .delay 1 (1,1,1) L_0x898469490/d;
L_0x898469500/d .functor NAND 1, L_0x8984669e0, L_0x898466a80, C4<1>, C4<1>;
L_0x898469500 .delay 1 (1,1,1) L_0x898469500/d;
L_0x898469570/d .functor NAND 1, L_0x8984669e0, L_0x898466b20, C4<1>, C4<1>;
L_0x898469570 .delay 1 (1,1,1) L_0x898469570/d;
L_0x8984695e0/d .functor NAND 1, L_0x898466a80, L_0x898466b20, C4<1>, C4<1>;
L_0x8984695e0 .delay 1 (1,1,1) L_0x8984695e0/d;
L_0x898469650/d .functor NAND 1, L_0x898469500, L_0x898469570, L_0x8984695e0, C4<1>;
L_0x898469650 .delay 1 (1,1,1) L_0x898469650/d;
v0x898ac8b40_0 .net "Cin", 0 0, L_0x898466b20;  1 drivers
v0x898ac8be0_0 .net "Cout", 0 0, L_0x898469650;  1 drivers
v0x898ac8c80_0 .net "P", 0 0, L_0x898469420;  1 drivers
v0x898ac8d20_0 .net "S", 0 0, L_0x898469490;  1 drivers
v0x898ac8dc0_0 .net "a", 0 0, L_0x8984669e0;  1 drivers
v0x898ac8e60_0 .net "b", 0 0, L_0x898466a80;  1 drivers
v0x898ac8f00_0 .net "naCin", 0 0, L_0x898469570;  1 drivers
v0x898ac8fa0_0 .net "nab", 0 0, L_0x898469500;  1 drivers
v0x898ac9040_0 .net "nbCin", 0 0, L_0x8984695e0;  1 drivers
S_0x898acc900 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898acc480;
 .timescale -9 -9;
P_0x898aad940 .param/l "i" 1 6 21, +C4<010>;
S_0x898acca80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898acc900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886a380 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886a3c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984696c0/d .functor XOR 1, L_0x898466bc0, L_0x898466c60, C4<0>, C4<0>;
L_0x8984696c0 .delay 1 (1,1,1) L_0x8984696c0/d;
L_0x898469730/d .functor XOR 1, L_0x8984696c0, L_0x898466d00, C4<0>, C4<0>;
L_0x898469730 .delay 1 (1,1,1) L_0x898469730/d;
L_0x8984697a0/d .functor NAND 1, L_0x898466bc0, L_0x898466c60, C4<1>, C4<1>;
L_0x8984697a0 .delay 1 (1,1,1) L_0x8984697a0/d;
L_0x898469810/d .functor NAND 1, L_0x898466bc0, L_0x898466d00, C4<1>, C4<1>;
L_0x898469810 .delay 1 (1,1,1) L_0x898469810/d;
L_0x898469880/d .functor NAND 1, L_0x898466c60, L_0x898466d00, C4<1>, C4<1>;
L_0x898469880 .delay 1 (1,1,1) L_0x898469880/d;
L_0x8984698f0/d .functor NAND 1, L_0x8984697a0, L_0x898469810, L_0x898469880, C4<1>;
L_0x8984698f0 .delay 1 (1,1,1) L_0x8984698f0/d;
v0x898ac90e0_0 .net "Cin", 0 0, L_0x898466d00;  1 drivers
v0x898ac9180_0 .net "Cout", 0 0, L_0x8984698f0;  1 drivers
v0x898ac9220_0 .net "P", 0 0, L_0x8984696c0;  1 drivers
v0x898ac92c0_0 .net "S", 0 0, L_0x898469730;  1 drivers
v0x898ac9360_0 .net "a", 0 0, L_0x898466bc0;  1 drivers
v0x898ac9400_0 .net "b", 0 0, L_0x898466c60;  1 drivers
v0x898ac94a0_0 .net "naCin", 0 0, L_0x898469810;  1 drivers
v0x898ac9540_0 .net "nab", 0 0, L_0x8984697a0;  1 drivers
v0x898ac95e0_0 .net "nbCin", 0 0, L_0x898469880;  1 drivers
S_0x898accc00 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898acc480;
 .timescale -9 -9;
P_0x898aad980 .param/l "i" 1 6 21, +C4<011>;
S_0x898accd80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898accc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886a400 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886a440 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898469960/d .functor XOR 1, L_0x898466da0, L_0x898466e40, C4<0>, C4<0>;
L_0x898469960 .delay 1 (1,1,1) L_0x898469960/d;
L_0x8984699d0/d .functor XOR 1, L_0x898469960, L_0x898466ee0, C4<0>, C4<0>;
L_0x8984699d0 .delay 1 (1,1,1) L_0x8984699d0/d;
L_0x898469a40/d .functor NAND 1, L_0x898466da0, L_0x898466e40, C4<1>, C4<1>;
L_0x898469a40 .delay 1 (1,1,1) L_0x898469a40/d;
L_0x898469ab0/d .functor NAND 1, L_0x898466da0, L_0x898466ee0, C4<1>, C4<1>;
L_0x898469ab0 .delay 1 (1,1,1) L_0x898469ab0/d;
L_0x898469b20/d .functor NAND 1, L_0x898466e40, L_0x898466ee0, C4<1>, C4<1>;
L_0x898469b20 .delay 1 (1,1,1) L_0x898469b20/d;
L_0x898469b90/d .functor NAND 1, L_0x898469a40, L_0x898469ab0, L_0x898469b20, C4<1>;
L_0x898469b90 .delay 1 (1,1,1) L_0x898469b90/d;
v0x898ac9680_0 .net "Cin", 0 0, L_0x898466ee0;  1 drivers
v0x898ac9720_0 .net "Cout", 0 0, L_0x898469b90;  1 drivers
v0x898ac97c0_0 .net "P", 0 0, L_0x898469960;  1 drivers
v0x898ac9860_0 .net "S", 0 0, L_0x8984699d0;  1 drivers
v0x898ac9900_0 .net "a", 0 0, L_0x898466da0;  1 drivers
v0x898ac99a0_0 .net "b", 0 0, L_0x898466e40;  1 drivers
v0x898ac9a40_0 .net "naCin", 0 0, L_0x898469ab0;  1 drivers
v0x898ac9ae0_0 .net "nab", 0 0, L_0x898469a40;  1 drivers
v0x898ac9b80_0 .net "nbCin", 0 0, L_0x898469b20;  1 drivers
S_0x898accf00 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898acc480;
 .timescale -9 -9;
P_0x898aad9c0 .param/l "i" 1 6 21, +C4<0100>;
S_0x898acd080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898accf00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886a480 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886a4c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898469c00/d .functor XOR 1, L_0x898466f80, L_0x898467020, C4<0>, C4<0>;
L_0x898469c00 .delay 1 (1,1,1) L_0x898469c00/d;
L_0x898469c70/d .functor XOR 1, L_0x898469c00, L_0x8984670c0, C4<0>, C4<0>;
L_0x898469c70 .delay 1 (1,1,1) L_0x898469c70/d;
L_0x898469ce0/d .functor NAND 1, L_0x898466f80, L_0x898467020, C4<1>, C4<1>;
L_0x898469ce0 .delay 1 (1,1,1) L_0x898469ce0/d;
L_0x898469d50/d .functor NAND 1, L_0x898466f80, L_0x8984670c0, C4<1>, C4<1>;
L_0x898469d50 .delay 1 (1,1,1) L_0x898469d50/d;
L_0x898469dc0/d .functor NAND 1, L_0x898467020, L_0x8984670c0, C4<1>, C4<1>;
L_0x898469dc0 .delay 1 (1,1,1) L_0x898469dc0/d;
L_0x898469e30/d .functor NAND 1, L_0x898469ce0, L_0x898469d50, L_0x898469dc0, C4<1>;
L_0x898469e30 .delay 1 (1,1,1) L_0x898469e30/d;
v0x898ac9c20_0 .net "Cin", 0 0, L_0x8984670c0;  1 drivers
v0x898ac9cc0_0 .net "Cout", 0 0, L_0x898469e30;  1 drivers
v0x898ac9d60_0 .net "P", 0 0, L_0x898469c00;  1 drivers
v0x898ac9e00_0 .net "S", 0 0, L_0x898469c70;  1 drivers
v0x898ac9ea0_0 .net "a", 0 0, L_0x898466f80;  1 drivers
v0x898ac9f40_0 .net "b", 0 0, L_0x898467020;  1 drivers
v0x898ac9fe0_0 .net "naCin", 0 0, L_0x898469d50;  1 drivers
v0x898aca080_0 .net "nab", 0 0, L_0x898469ce0;  1 drivers
v0x898aca120_0 .net "nbCin", 0 0, L_0x898469dc0;  1 drivers
S_0x898acd200 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898acc480;
 .timescale -9 -9;
P_0x898aada40 .param/l "i" 1 6 21, +C4<0101>;
S_0x898acd380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898acd200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886a500 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886a540 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898469ea0/d .functor XOR 1, L_0x898467160, L_0x898467200, C4<0>, C4<0>;
L_0x898469ea0 .delay 1 (1,1,1) L_0x898469ea0/d;
L_0x898469f10/d .functor XOR 1, L_0x898469ea0, L_0x8984672a0, C4<0>, C4<0>;
L_0x898469f10 .delay 1 (1,1,1) L_0x898469f10/d;
L_0x898469f80/d .functor NAND 1, L_0x898467160, L_0x898467200, C4<1>, C4<1>;
L_0x898469f80 .delay 1 (1,1,1) L_0x898469f80/d;
L_0x898469ff0/d .functor NAND 1, L_0x898467160, L_0x8984672a0, C4<1>, C4<1>;
L_0x898469ff0 .delay 1 (1,1,1) L_0x898469ff0/d;
L_0x89846a060/d .functor NAND 1, L_0x898467200, L_0x8984672a0, C4<1>, C4<1>;
L_0x89846a060 .delay 1 (1,1,1) L_0x89846a060/d;
L_0x89846a0d0/d .functor NAND 1, L_0x898469f80, L_0x898469ff0, L_0x89846a060, C4<1>;
L_0x89846a0d0 .delay 1 (1,1,1) L_0x89846a0d0/d;
v0x898aca1c0_0 .net "Cin", 0 0, L_0x8984672a0;  1 drivers
v0x898aca260_0 .net "Cout", 0 0, L_0x89846a0d0;  1 drivers
v0x898aca300_0 .net "P", 0 0, L_0x898469ea0;  1 drivers
v0x898aca3a0_0 .net "S", 0 0, L_0x898469f10;  1 drivers
v0x898aca440_0 .net "a", 0 0, L_0x898467160;  1 drivers
v0x898aca4e0_0 .net "b", 0 0, L_0x898467200;  1 drivers
v0x898aca580_0 .net "naCin", 0 0, L_0x898469ff0;  1 drivers
v0x898aca620_0 .net "nab", 0 0, L_0x898469f80;  1 drivers
v0x898aca6c0_0 .net "nbCin", 0 0, L_0x89846a060;  1 drivers
S_0x898acd500 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898acc480;
 .timescale -9 -9;
P_0x898aada80 .param/l "i" 1 6 21, +C4<0110>;
S_0x898acd680 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898acd500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886a580 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886a5c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89846a140/d .functor XOR 1, L_0x898467340, L_0x8984673e0, C4<0>, C4<0>;
L_0x89846a140 .delay 1 (1,1,1) L_0x89846a140/d;
L_0x89846a1b0/d .functor XOR 1, L_0x89846a140, L_0x898467520, C4<0>, C4<0>;
L_0x89846a1b0 .delay 1 (1,1,1) L_0x89846a1b0/d;
L_0x89846a220/d .functor NAND 1, L_0x898467340, L_0x8984673e0, C4<1>, C4<1>;
L_0x89846a220 .delay 1 (1,1,1) L_0x89846a220/d;
L_0x89846a290/d .functor NAND 1, L_0x898467340, L_0x898467520, C4<1>, C4<1>;
L_0x89846a290 .delay 1 (1,1,1) L_0x89846a290/d;
L_0x89846a300/d .functor NAND 1, L_0x8984673e0, L_0x898467520, C4<1>, C4<1>;
L_0x89846a300 .delay 1 (1,1,1) L_0x89846a300/d;
L_0x89846a370/d .functor NAND 1, L_0x89846a220, L_0x89846a290, L_0x89846a300, C4<1>;
L_0x89846a370 .delay 1 (1,1,1) L_0x89846a370/d;
v0x898aca760_0 .net "Cin", 0 0, L_0x898467520;  1 drivers
v0x898aca800_0 .net "Cout", 0 0, L_0x89846a370;  1 drivers
v0x898aca8a0_0 .net "P", 0 0, L_0x89846a140;  1 drivers
v0x898aca940_0 .net "S", 0 0, L_0x89846a1b0;  1 drivers
v0x898aca9e0_0 .net "a", 0 0, L_0x898467340;  1 drivers
v0x898acaa80_0 .net "b", 0 0, L_0x8984673e0;  1 drivers
v0x898acab20_0 .net "naCin", 0 0, L_0x89846a290;  1 drivers
v0x898acabc0_0 .net "nab", 0 0, L_0x89846a220;  1 drivers
v0x898acac60_0 .net "nbCin", 0 0, L_0x89846a300;  1 drivers
S_0x898acd800 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898acc480;
 .timescale -9 -9;
P_0x898aadac0 .param/l "i" 1 6 21, +C4<0111>;
S_0x898acd980 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898acd800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886a600 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886a640 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89846a3e0/d .functor XOR 1, L_0x8984675c0, L_0x898467660, C4<0>, C4<0>;
L_0x89846a3e0 .delay 1 (1,1,1) L_0x89846a3e0/d;
L_0x89846a450/d .functor XOR 1, L_0x89846a3e0, L_0x898467700, C4<0>, C4<0>;
L_0x89846a450 .delay 1 (1,1,1) L_0x89846a450/d;
L_0x89846a4c0/d .functor NAND 1, L_0x8984675c0, L_0x898467660, C4<1>, C4<1>;
L_0x89846a4c0 .delay 1 (1,1,1) L_0x89846a4c0/d;
L_0x89846a530/d .functor NAND 1, L_0x8984675c0, L_0x898467700, C4<1>, C4<1>;
L_0x89846a530 .delay 1 (1,1,1) L_0x89846a530/d;
L_0x89846a5a0/d .functor NAND 1, L_0x898467660, L_0x898467700, C4<1>, C4<1>;
L_0x89846a5a0 .delay 1 (1,1,1) L_0x89846a5a0/d;
L_0x89846a610/d .functor NAND 1, L_0x89846a4c0, L_0x89846a530, L_0x89846a5a0, C4<1>;
L_0x89846a610 .delay 1 (1,1,1) L_0x89846a610/d;
v0x898acad00_0 .net "Cin", 0 0, L_0x898467700;  1 drivers
v0x898acada0_0 .net "Cout", 0 0, L_0x89846a610;  1 drivers
v0x898acae40_0 .net "P", 0 0, L_0x89846a3e0;  1 drivers
v0x898acaee0_0 .net "S", 0 0, L_0x89846a450;  1 drivers
v0x898acaf80_0 .net "a", 0 0, L_0x8984675c0;  1 drivers
v0x898acb020_0 .net "b", 0 0, L_0x898467660;  1 drivers
v0x898acb0c0_0 .net "naCin", 0 0, L_0x89846a530;  1 drivers
v0x898acb160_0 .net "nab", 0 0, L_0x89846a4c0;  1 drivers
v0x898acb200_0 .net "nbCin", 0 0, L_0x89846a5a0;  1 drivers
S_0x898acdb00 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898acc480;
 .timescale -9 -9;
P_0x898aadb00 .param/l "i" 1 6 21, +C4<01000>;
S_0x898acdc80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898acdb00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886a680 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886a6c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89846a680/d .functor XOR 1, L_0x898467480, L_0x8984677a0, C4<0>, C4<0>;
L_0x89846a680 .delay 1 (1,1,1) L_0x89846a680/d;
L_0x89846a6f0/d .functor XOR 1, L_0x89846a680, L_0x898467840, C4<0>, C4<0>;
L_0x89846a6f0 .delay 1 (1,1,1) L_0x89846a6f0/d;
L_0x89846a760/d .functor NAND 1, L_0x898467480, L_0x8984677a0, C4<1>, C4<1>;
L_0x89846a760 .delay 1 (1,1,1) L_0x89846a760/d;
L_0x89846a7d0/d .functor NAND 1, L_0x898467480, L_0x898467840, C4<1>, C4<1>;
L_0x89846a7d0 .delay 1 (1,1,1) L_0x89846a7d0/d;
L_0x89846a840/d .functor NAND 1, L_0x8984677a0, L_0x898467840, C4<1>, C4<1>;
L_0x89846a840 .delay 1 (1,1,1) L_0x89846a840/d;
L_0x89846a8b0/d .functor NAND 1, L_0x89846a760, L_0x89846a7d0, L_0x89846a840, C4<1>;
L_0x89846a8b0 .delay 1 (1,1,1) L_0x89846a8b0/d;
v0x898acb2a0_0 .net "Cin", 0 0, L_0x898467840;  1 drivers
v0x898acb340_0 .net "Cout", 0 0, L_0x89846a8b0;  1 drivers
v0x898acb3e0_0 .net "P", 0 0, L_0x89846a680;  1 drivers
v0x898acb480_0 .net "S", 0 0, L_0x89846a6f0;  1 drivers
v0x898acb520_0 .net "a", 0 0, L_0x898467480;  1 drivers
v0x898acb5c0_0 .net "b", 0 0, L_0x8984677a0;  1 drivers
v0x898acb660_0 .net "naCin", 0 0, L_0x89846a7d0;  1 drivers
v0x898acb700_0 .net "nab", 0 0, L_0x89846a760;  1 drivers
v0x898acb7a0_0 .net "nbCin", 0 0, L_0x89846a840;  1 drivers
S_0x898acde00 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898acc480;
 .timescale -9 -9;
P_0x898aada00 .param/l "i" 1 6 21, +C4<01001>;
S_0x898acdf80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898acde00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886a780 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886a7c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89846a920/d .functor XOR 1, L_0x8984678e0, L_0x898467980, C4<0>, C4<0>;
L_0x89846a920 .delay 1 (1,1,1) L_0x89846a920/d;
L_0x89846a990/d .functor XOR 1, L_0x89846a920, L_0x898467a20, C4<0>, C4<0>;
L_0x89846a990 .delay 1 (1,1,1) L_0x89846a990/d;
L_0x89846aa00/d .functor NAND 1, L_0x8984678e0, L_0x898467980, C4<1>, C4<1>;
L_0x89846aa00 .delay 1 (1,1,1) L_0x89846aa00/d;
L_0x89846aa70/d .functor NAND 1, L_0x8984678e0, L_0x898467a20, C4<1>, C4<1>;
L_0x89846aa70 .delay 1 (1,1,1) L_0x89846aa70/d;
L_0x89846aae0/d .functor NAND 1, L_0x898467980, L_0x898467a20, C4<1>, C4<1>;
L_0x89846aae0 .delay 1 (1,1,1) L_0x89846aae0/d;
L_0x89846ab50/d .functor NAND 1, L_0x89846aa00, L_0x89846aa70, L_0x89846aae0, C4<1>;
L_0x89846ab50 .delay 1 (1,1,1) L_0x89846ab50/d;
v0x898acb840_0 .net "Cin", 0 0, L_0x898467a20;  1 drivers
v0x898acb8e0_0 .net "Cout", 0 0, L_0x89846ab50;  1 drivers
v0x898acb980_0 .net "P", 0 0, L_0x89846a920;  1 drivers
v0x898acba20_0 .net "S", 0 0, L_0x89846a990;  1 drivers
v0x898acbac0_0 .net "a", 0 0, L_0x8984678e0;  1 drivers
v0x898acbb60_0 .net "b", 0 0, L_0x898467980;  1 drivers
v0x898acbc00_0 .net "naCin", 0 0, L_0x89846aa70;  1 drivers
v0x898acbca0_0 .net "nab", 0 0, L_0x89846aa00;  1 drivers
v0x898acbd40_0 .net "nbCin", 0 0, L_0x89846aae0;  1 drivers
S_0x898ace100 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898acc480;
 .timescale -9 -9;
P_0x898aadb40 .param/l "i" 1 6 21, +C4<01010>;
S_0x898ace280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ace100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886a800 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886a840 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89846abc0/d .functor XOR 1, L_0x898467ac0, L_0x898467b60, C4<0>, C4<0>;
L_0x89846abc0 .delay 1 (1,1,1) L_0x89846abc0/d;
L_0x89846ac30/d .functor XOR 1, L_0x89846abc0, L_0x898467c00, C4<0>, C4<0>;
L_0x89846ac30 .delay 1 (1,1,1) L_0x89846ac30/d;
L_0x89846aca0/d .functor NAND 1, L_0x898467ac0, L_0x898467b60, C4<1>, C4<1>;
L_0x89846aca0 .delay 1 (1,1,1) L_0x89846aca0/d;
L_0x89846ad10/d .functor NAND 1, L_0x898467ac0, L_0x898467c00, C4<1>, C4<1>;
L_0x89846ad10 .delay 1 (1,1,1) L_0x89846ad10/d;
L_0x89846ad80/d .functor NAND 1, L_0x898467b60, L_0x898467c00, C4<1>, C4<1>;
L_0x89846ad80 .delay 1 (1,1,1) L_0x89846ad80/d;
L_0x89846adf0/d .functor NAND 1, L_0x89846aca0, L_0x89846ad10, L_0x89846ad80, C4<1>;
L_0x89846adf0 .delay 1 (1,1,1) L_0x89846adf0/d;
v0x898acbde0_0 .net "Cin", 0 0, L_0x898467c00;  1 drivers
v0x898acbe80_0 .net "Cout", 0 0, L_0x89846adf0;  1 drivers
v0x898acbf20_0 .net "P", 0 0, L_0x89846abc0;  1 drivers
v0x898ad4000_0 .net "S", 0 0, L_0x89846ac30;  1 drivers
v0x898ad40a0_0 .net "a", 0 0, L_0x898467ac0;  1 drivers
v0x898ad4140_0 .net "b", 0 0, L_0x898467b60;  1 drivers
v0x898ad41e0_0 .net "naCin", 0 0, L_0x89846ad10;  1 drivers
v0x898ad4280_0 .net "nab", 0 0, L_0x89846aca0;  1 drivers
v0x898ad4320_0 .net "nbCin", 0 0, L_0x89846ad80;  1 drivers
S_0x898ace400 .scope generate, "adder[11]" "adder[11]" 6 21, 6 21 0, S_0x898acc480;
 .timescale -9 -9;
P_0x898aadb80 .param/l "i" 1 6 21, +C4<01011>;
S_0x898ace580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ace400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886a880 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886a8c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89846ae60/d .functor XOR 1, L_0x898467ca0, L_0x898467d40, C4<0>, C4<0>;
L_0x89846ae60 .delay 1 (1,1,1) L_0x89846ae60/d;
L_0x89846aed0/d .functor XOR 1, L_0x89846ae60, L_0x898467de0, C4<0>, C4<0>;
L_0x89846aed0 .delay 1 (1,1,1) L_0x89846aed0/d;
L_0x89846af40/d .functor NAND 1, L_0x898467ca0, L_0x898467d40, C4<1>, C4<1>;
L_0x89846af40 .delay 1 (1,1,1) L_0x89846af40/d;
L_0x89846afb0/d .functor NAND 1, L_0x898467ca0, L_0x898467de0, C4<1>, C4<1>;
L_0x89846afb0 .delay 1 (1,1,1) L_0x89846afb0/d;
L_0x89846b020/d .functor NAND 1, L_0x898467d40, L_0x898467de0, C4<1>, C4<1>;
L_0x89846b020 .delay 1 (1,1,1) L_0x89846b020/d;
L_0x89846b090/d .functor NAND 1, L_0x89846af40, L_0x89846afb0, L_0x89846b020, C4<1>;
L_0x89846b090 .delay 1 (1,1,1) L_0x89846b090/d;
v0x898ad43c0_0 .net "Cin", 0 0, L_0x898467de0;  1 drivers
v0x898ad4460_0 .net "Cout", 0 0, L_0x89846b090;  1 drivers
v0x898ad4500_0 .net "P", 0 0, L_0x89846ae60;  1 drivers
v0x898ad45a0_0 .net "S", 0 0, L_0x89846aed0;  1 drivers
v0x898ad4640_0 .net "a", 0 0, L_0x898467ca0;  1 drivers
v0x898ad46e0_0 .net "b", 0 0, L_0x898467d40;  1 drivers
v0x898ad4780_0 .net "naCin", 0 0, L_0x89846afb0;  1 drivers
v0x898ad4820_0 .net "nab", 0 0, L_0x89846af40;  1 drivers
v0x898ad48c0_0 .net "nbCin", 0 0, L_0x89846b020;  1 drivers
S_0x898ace700 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898acc480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886a900 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886a940 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89846b100/d .functor XOR 1, L_0x898467e80, L_0x898467f20, C4<0>, C4<0>;
L_0x89846b100 .delay 1 (1,1,1) L_0x89846b100/d;
L_0x89846b170/d .functor XOR 1, L_0x89846b100, v0x898ad5cc0_0, C4<0>, C4<0>;
L_0x89846b170 .delay 1 (1,1,1) L_0x89846b170/d;
L_0x89846b1e0/d .functor NAND 1, L_0x898467e80, L_0x898467f20, C4<1>, C4<1>;
L_0x89846b1e0 .delay 1 (1,1,1) L_0x89846b1e0/d;
L_0x89846b250/d .functor NAND 1, L_0x898467e80, v0x898ad5cc0_0, C4<1>, C4<1>;
L_0x89846b250 .delay 1 (1,1,1) L_0x89846b250/d;
L_0x89846b2c0/d .functor NAND 1, L_0x898467f20, v0x898ad5cc0_0, C4<1>, C4<1>;
L_0x89846b2c0 .delay 1 (1,1,1) L_0x89846b2c0/d;
L_0x89846b330/d .functor NAND 1, L_0x89846b1e0, L_0x89846b250, L_0x89846b2c0, C4<1>;
L_0x89846b330 .delay 1 (1,1,1) L_0x89846b330/d;
v0x898ad4960_0 .net "Cin", 0 0, v0x898ad5cc0_0;  alias, 1 drivers
v0x898ad4a00_0 .net "Cout", 0 0, L_0x89846b330;  1 drivers
v0x898ad4aa0_0 .net "P", 0 0, L_0x89846b100;  1 drivers
v0x898ad4b40_0 .net "S", 0 0, L_0x89846b170;  1 drivers
v0x898ad4be0_0 .net "a", 0 0, L_0x898467e80;  1 drivers
v0x898ad4c80_0 .net "b", 0 0, L_0x898467f20;  1 drivers
v0x898ad4d20_0 .net "naCin", 0 0, L_0x89846b250;  1 drivers
v0x898ad4dc0_0 .net "nab", 0 0, L_0x89846b1e0;  1 drivers
v0x898ad4e60_0 .net "nbCin", 0 0, L_0x89846b2c0;  1 drivers
S_0x898ace880 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898acc000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 13 "in";
    .port_info 2 /OUTPUT 13 "out";
P_0x898aad840 .param/l "N" 0 8 4, +C4<00000000000000000000000000001101>;
v0x898ad59a0_0 .net "clk", 0 0, v0x898ad5f40_0;  alias, 1 drivers
v0x898ad5a40_0 .net "in", 12 0, L_0x899186f80;  1 drivers
v0x898ad5ae0_0 .var "out", 12 0;
E_0x899701240 .event posedge, v0x898ad5860_0;
S_0x898acea00 .scope generate, "WIDTH_TEST[13]" "WIDTH_TEST[13]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898aade00 .param/l "w" 1 3 23, +C4<01101>;
v0x898adf980_0 .var "A", 12 0;
v0x898adfa20_0 .var "B", 12 0;
v0x898adfac0_0 .var "Cin", 0 0;
v0x898adfb60_0 .net "Cout", 0 0, L_0x898475860;  1 drivers
v0x898adfc00_0 .net "P", 12 0, L_0x8991870c0;  1 drivers
v0x898adfca0_0 .net "S", 12 0, L_0x898a7e800;  1 drivers
v0x898adfd40_0 .var "clk", 0 0;
v0x898adfde0_0 .var "expected_sum", 13 0;
v0x898adfe80_0 .net "out", 13 0, v0x898adf8e0_0;  1 drivers
L_0x899187200 .concat [ 13 1 0 0], L_0x898a7e800, L_0x898475860;
S_0x898aceb80 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898acea00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 13 "A";
    .port_info 3 /INPUT 13 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 13 "P";
    .port_info 7 /OUTPUT 13 "S";
P_0x898aade40 .param/l "N" 0 4 7, +C4<00000000000000000000000000001101>;
L_0x8984796c0 .functor NOT 1, v0x898adfd40_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x898479730 .functor AND 1, L_0x8984796c0, L_0x898cbc370, C4<1>, C4<1>;
v0x898adf160_0 .net "A", 12 0, v0x898adf980_0;  1 drivers
v0x898adf200_0 .net "B", 12 0, v0x898adfa20_0;  1 drivers
v0x898adf2a0_0 .net "Cin", 0 0, v0x898adfac0_0;  1 drivers
v0x898adf340_0 .net "Cout", 0 0, L_0x898475860;  alias, 1 drivers
v0x898adf3e0_0 .net "P", 12 0, L_0x8991870c0;  alias, 1 drivers
v0x898adf480_0 .net "RCA_sum", 12 0, L_0x899187160;  1 drivers
v0x898adf520_0 .net "S", 12 0, L_0x898a7e800;  alias, 1 drivers
v0x898adf5c0_0 .net *"_ivl_0", 0 0, L_0x8984796c0;  1 drivers
v0x898adf660_0 .net "clk", 0 0, v0x898adfd40_0;  1 drivers
v0x898adf700_0 .net "enable", 0 0, L_0x898cbc370;  1 drivers
S_0x898aced00 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898aceb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 13 "in";
    .port_info 1 /OUTPUT 13 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898aadec0 .param/l "N" 0 5 4, +C4<00000000000000000000000000001101>;
o0x898c32970 .functor BUFZ 13, c4<zzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898ad6120_0 name=_ivl_0
v0x898ad61c0_0 .net "control", 0 0, L_0x898479730;  1 drivers
v0x898ad6260_0 .net "in", 12 0, L_0x899187160;  alias, 1 drivers
v0x898ad6300_0 .net "out", 12 0, L_0x898a7e800;  alias, 1 drivers
L_0x898a7e800 .functor MUXZ 13, o0x898c32970, L_0x899187160, L_0x898479730, C4<>;
S_0x898acee80 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898aceb80;
 .timescale -9 -9;
    .port_info 0 /INPUT 13 "A";
    .port_info 1 /INPUT 13 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 13 "P";
    .port_info 5 /OUTPUT 13 "S";
P_0x898aadf00 .param/l "N" 0 6 4, +C4<00000000000000000000000000001101>;
v0x898aded00_0 .net "A", 12 0, v0x898adf980_0;  alias, 1 drivers
v0x898adeda0_0 .net "B", 12 0, v0x898adfa20_0;  alias, 1 drivers
v0x898adee40_0 .net "C", 12 0, L_0x899187020;  1 drivers
v0x898adeee0_0 .net "Cin", 0 0, v0x898adfac0_0;  alias, 1 drivers
v0x898adef80_0 .net "Cout", 0 0, L_0x898475860;  alias, 1 drivers
v0x898adf020_0 .net "P", 12 0, L_0x8991870c0;  alias, 1 drivers
v0x898adf0c0_0 .net "S", 12 0, L_0x899187160;  alias, 1 drivers
L_0x8984740a0 .part v0x898adf980_0, 1, 1;
L_0x898474140 .part v0x898adfa20_0, 1, 1;
L_0x8984741e0 .part L_0x899187020, 0, 1;
L_0x898474280 .part v0x898adf980_0, 2, 1;
L_0x898474320 .part v0x898adfa20_0, 2, 1;
L_0x8984743c0 .part L_0x899187020, 1, 1;
L_0x898474460 .part v0x898adf980_0, 3, 1;
L_0x898474500 .part v0x898adfa20_0, 3, 1;
L_0x8984745a0 .part L_0x899187020, 2, 1;
L_0x898474640 .part v0x898adf980_0, 4, 1;
L_0x8984746e0 .part v0x898adfa20_0, 4, 1;
L_0x898474780 .part L_0x899187020, 3, 1;
L_0x898474820 .part v0x898adf980_0, 5, 1;
L_0x8984748c0 .part v0x898adfa20_0, 5, 1;
L_0x898474960 .part L_0x899187020, 4, 1;
L_0x898474a00 .part v0x898adf980_0, 6, 1;
L_0x898474aa0 .part v0x898adfa20_0, 6, 1;
L_0x898474be0 .part L_0x899187020, 5, 1;
L_0x898474c80 .part v0x898adf980_0, 7, 1;
L_0x898474d20 .part v0x898adfa20_0, 7, 1;
L_0x898474dc0 .part L_0x899187020, 6, 1;
L_0x898474b40 .part v0x898adf980_0, 8, 1;
L_0x898474e60 .part v0x898adfa20_0, 8, 1;
L_0x898474f00 .part L_0x899187020, 7, 1;
L_0x898474fa0 .part v0x898adf980_0, 9, 1;
L_0x898475040 .part v0x898adfa20_0, 9, 1;
L_0x8984750e0 .part L_0x899187020, 8, 1;
L_0x898475180 .part v0x898adf980_0, 10, 1;
L_0x898475220 .part v0x898adfa20_0, 10, 1;
L_0x8984752c0 .part L_0x899187020, 9, 1;
L_0x898475360 .part v0x898adf980_0, 11, 1;
L_0x898475400 .part v0x898adfa20_0, 11, 1;
L_0x8984754a0 .part L_0x899187020, 10, 1;
L_0x898475540 .part v0x898adf980_0, 12, 1;
L_0x8984755e0 .part v0x898adfa20_0, 12, 1;
L_0x898475680 .part L_0x899187020, 11, 1;
L_0x898475720 .part v0x898adf980_0, 0, 1;
L_0x8984757c0 .part v0x898adfa20_0, 0, 1;
LS_0x899187020_0_0 .concat8 [ 1 1 1 1], L_0x898479650, L_0x89846b6b0, L_0x89846b950, L_0x89846bbf0;
LS_0x899187020_0_4 .concat8 [ 1 1 1 1], L_0x89846be90, L_0x898478150, L_0x8984783f0, L_0x898478690;
LS_0x899187020_0_8 .concat8 [ 1 1 1 1], L_0x898478930, L_0x898478bd0, L_0x898478e70, L_0x898479110;
LS_0x899187020_0_12 .concat8 [ 1 0 0 0], L_0x8984793b0;
L_0x899187020 .concat8 [ 4 4 4 1], LS_0x899187020_0_0, LS_0x899187020_0_4, LS_0x899187020_0_8, LS_0x899187020_0_12;
LS_0x8991870c0_0_0 .concat8 [ 1 1 1 1], L_0x898479420, L_0x89846b480, L_0x89846b720, L_0x89846b9c0;
LS_0x8991870c0_0_4 .concat8 [ 1 1 1 1], L_0x89846bc60, L_0x89846bf00, L_0x8984781c0, L_0x898478460;
LS_0x8991870c0_0_8 .concat8 [ 1 1 1 1], L_0x898478700, L_0x8984789a0, L_0x898478c40, L_0x898478ee0;
LS_0x8991870c0_0_12 .concat8 [ 1 0 0 0], L_0x898479180;
L_0x8991870c0 .concat8 [ 4 4 4 1], LS_0x8991870c0_0_0, LS_0x8991870c0_0_4, LS_0x8991870c0_0_8, LS_0x8991870c0_0_12;
LS_0x899187160_0_0 .concat8 [ 1 1 1 1], L_0x898479490, L_0x89846b4f0, L_0x89846b790, L_0x89846ba30;
LS_0x899187160_0_4 .concat8 [ 1 1 1 1], L_0x89846bcd0, L_0x89846bf70, L_0x898478230, L_0x8984784d0;
LS_0x899187160_0_8 .concat8 [ 1 1 1 1], L_0x898478770, L_0x898478a10, L_0x898478cb0, L_0x898478f50;
LS_0x899187160_0_12 .concat8 [ 1 0 0 0], L_0x8984791f0;
L_0x899187160 .concat8 [ 4 4 4 1], LS_0x899187160_0_0, LS_0x899187160_0_4, LS_0x899187160_0_8, LS_0x899187160_0_12;
L_0x898475860 .part L_0x899187020, 12, 1;
S_0x898acf000 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898acee80;
 .timescale -9 -9;
P_0x898aadf40 .param/l "i" 1 6 21, +C4<01>;
S_0x898acf180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898acf000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886a980 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886a9c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89846b480/d .functor XOR 1, L_0x8984740a0, L_0x898474140, C4<0>, C4<0>;
L_0x89846b480 .delay 1 (1,1,1) L_0x89846b480/d;
L_0x89846b4f0/d .functor XOR 1, L_0x89846b480, L_0x8984741e0, C4<0>, C4<0>;
L_0x89846b4f0 .delay 1 (1,1,1) L_0x89846b4f0/d;
L_0x89846b560/d .functor NAND 1, L_0x8984740a0, L_0x898474140, C4<1>, C4<1>;
L_0x89846b560 .delay 1 (1,1,1) L_0x89846b560/d;
L_0x89846b5d0/d .functor NAND 1, L_0x8984740a0, L_0x8984741e0, C4<1>, C4<1>;
L_0x89846b5d0 .delay 1 (1,1,1) L_0x89846b5d0/d;
L_0x89846b640/d .functor NAND 1, L_0x898474140, L_0x8984741e0, C4<1>, C4<1>;
L_0x89846b640 .delay 1 (1,1,1) L_0x89846b640/d;
L_0x89846b6b0/d .functor NAND 1, L_0x89846b560, L_0x89846b5d0, L_0x89846b640, C4<1>;
L_0x89846b6b0 .delay 1 (1,1,1) L_0x89846b6b0/d;
v0x898ad63a0_0 .net "Cin", 0 0, L_0x8984741e0;  1 drivers
v0x898ad6440_0 .net "Cout", 0 0, L_0x89846b6b0;  1 drivers
v0x898ad64e0_0 .net "P", 0 0, L_0x89846b480;  1 drivers
v0x898ad6580_0 .net "S", 0 0, L_0x89846b4f0;  1 drivers
v0x898ad6620_0 .net "a", 0 0, L_0x8984740a0;  1 drivers
v0x898ad66c0_0 .net "b", 0 0, L_0x898474140;  1 drivers
v0x898ad6760_0 .net "naCin", 0 0, L_0x89846b5d0;  1 drivers
v0x898ad6800_0 .net "nab", 0 0, L_0x89846b560;  1 drivers
v0x898ad68a0_0 .net "nbCin", 0 0, L_0x89846b640;  1 drivers
S_0x898acf300 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898acee80;
 .timescale -9 -9;
P_0x898aadf80 .param/l "i" 1 6 21, +C4<010>;
S_0x898acf480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898acf300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886aa00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886aa40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89846b720/d .functor XOR 1, L_0x898474280, L_0x898474320, C4<0>, C4<0>;
L_0x89846b720 .delay 1 (1,1,1) L_0x89846b720/d;
L_0x89846b790/d .functor XOR 1, L_0x89846b720, L_0x8984743c0, C4<0>, C4<0>;
L_0x89846b790 .delay 1 (1,1,1) L_0x89846b790/d;
L_0x89846b800/d .functor NAND 1, L_0x898474280, L_0x898474320, C4<1>, C4<1>;
L_0x89846b800 .delay 1 (1,1,1) L_0x89846b800/d;
L_0x89846b870/d .functor NAND 1, L_0x898474280, L_0x8984743c0, C4<1>, C4<1>;
L_0x89846b870 .delay 1 (1,1,1) L_0x89846b870/d;
L_0x89846b8e0/d .functor NAND 1, L_0x898474320, L_0x8984743c0, C4<1>, C4<1>;
L_0x89846b8e0 .delay 1 (1,1,1) L_0x89846b8e0/d;
L_0x89846b950/d .functor NAND 1, L_0x89846b800, L_0x89846b870, L_0x89846b8e0, C4<1>;
L_0x89846b950 .delay 1 (1,1,1) L_0x89846b950/d;
v0x898ad6940_0 .net "Cin", 0 0, L_0x8984743c0;  1 drivers
v0x898ad69e0_0 .net "Cout", 0 0, L_0x89846b950;  1 drivers
v0x898ad6a80_0 .net "P", 0 0, L_0x89846b720;  1 drivers
v0x898ad6b20_0 .net "S", 0 0, L_0x89846b790;  1 drivers
v0x898ad6bc0_0 .net "a", 0 0, L_0x898474280;  1 drivers
v0x898ad6c60_0 .net "b", 0 0, L_0x898474320;  1 drivers
v0x898ad6d00_0 .net "naCin", 0 0, L_0x89846b870;  1 drivers
v0x898ad6da0_0 .net "nab", 0 0, L_0x89846b800;  1 drivers
v0x898ad6e40_0 .net "nbCin", 0 0, L_0x89846b8e0;  1 drivers
S_0x898acf600 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898acee80;
 .timescale -9 -9;
P_0x898aadfc0 .param/l "i" 1 6 21, +C4<011>;
S_0x898acf780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898acf600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886aa80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886aac0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89846b9c0/d .functor XOR 1, L_0x898474460, L_0x898474500, C4<0>, C4<0>;
L_0x89846b9c0 .delay 1 (1,1,1) L_0x89846b9c0/d;
L_0x89846ba30/d .functor XOR 1, L_0x89846b9c0, L_0x8984745a0, C4<0>, C4<0>;
L_0x89846ba30 .delay 1 (1,1,1) L_0x89846ba30/d;
L_0x89846baa0/d .functor NAND 1, L_0x898474460, L_0x898474500, C4<1>, C4<1>;
L_0x89846baa0 .delay 1 (1,1,1) L_0x89846baa0/d;
L_0x89846bb10/d .functor NAND 1, L_0x898474460, L_0x8984745a0, C4<1>, C4<1>;
L_0x89846bb10 .delay 1 (1,1,1) L_0x89846bb10/d;
L_0x89846bb80/d .functor NAND 1, L_0x898474500, L_0x8984745a0, C4<1>, C4<1>;
L_0x89846bb80 .delay 1 (1,1,1) L_0x89846bb80/d;
L_0x89846bbf0/d .functor NAND 1, L_0x89846baa0, L_0x89846bb10, L_0x89846bb80, C4<1>;
L_0x89846bbf0 .delay 1 (1,1,1) L_0x89846bbf0/d;
v0x898ad6ee0_0 .net "Cin", 0 0, L_0x8984745a0;  1 drivers
v0x898ad6f80_0 .net "Cout", 0 0, L_0x89846bbf0;  1 drivers
v0x898ad7020_0 .net "P", 0 0, L_0x89846b9c0;  1 drivers
v0x898ad70c0_0 .net "S", 0 0, L_0x89846ba30;  1 drivers
v0x898ad7160_0 .net "a", 0 0, L_0x898474460;  1 drivers
v0x898ad7200_0 .net "b", 0 0, L_0x898474500;  1 drivers
v0x898ad72a0_0 .net "naCin", 0 0, L_0x89846bb10;  1 drivers
v0x898ad7340_0 .net "nab", 0 0, L_0x89846baa0;  1 drivers
v0x898ad73e0_0 .net "nbCin", 0 0, L_0x89846bb80;  1 drivers
S_0x898acf900 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898acee80;
 .timescale -9 -9;
P_0x898aae000 .param/l "i" 1 6 21, +C4<0100>;
S_0x898acfa80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898acf900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886ab00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886ab40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89846bc60/d .functor XOR 1, L_0x898474640, L_0x8984746e0, C4<0>, C4<0>;
L_0x89846bc60 .delay 1 (1,1,1) L_0x89846bc60/d;
L_0x89846bcd0/d .functor XOR 1, L_0x89846bc60, L_0x898474780, C4<0>, C4<0>;
L_0x89846bcd0 .delay 1 (1,1,1) L_0x89846bcd0/d;
L_0x89846bd40/d .functor NAND 1, L_0x898474640, L_0x8984746e0, C4<1>, C4<1>;
L_0x89846bd40 .delay 1 (1,1,1) L_0x89846bd40/d;
L_0x89846bdb0/d .functor NAND 1, L_0x898474640, L_0x898474780, C4<1>, C4<1>;
L_0x89846bdb0 .delay 1 (1,1,1) L_0x89846bdb0/d;
L_0x89846be20/d .functor NAND 1, L_0x8984746e0, L_0x898474780, C4<1>, C4<1>;
L_0x89846be20 .delay 1 (1,1,1) L_0x89846be20/d;
L_0x89846be90/d .functor NAND 1, L_0x89846bd40, L_0x89846bdb0, L_0x89846be20, C4<1>;
L_0x89846be90 .delay 1 (1,1,1) L_0x89846be90/d;
v0x898ad7480_0 .net "Cin", 0 0, L_0x898474780;  1 drivers
v0x898ad7520_0 .net "Cout", 0 0, L_0x89846be90;  1 drivers
v0x898ad75c0_0 .net "P", 0 0, L_0x89846bc60;  1 drivers
v0x898ad7660_0 .net "S", 0 0, L_0x89846bcd0;  1 drivers
v0x898ad7700_0 .net "a", 0 0, L_0x898474640;  1 drivers
v0x898ad77a0_0 .net "b", 0 0, L_0x8984746e0;  1 drivers
v0x898ad7840_0 .net "naCin", 0 0, L_0x89846bdb0;  1 drivers
v0x898ad78e0_0 .net "nab", 0 0, L_0x89846bd40;  1 drivers
v0x898ad7980_0 .net "nbCin", 0 0, L_0x89846be20;  1 drivers
S_0x898acfc00 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898acee80;
 .timescale -9 -9;
P_0x898aae080 .param/l "i" 1 6 21, +C4<0101>;
S_0x898acfd80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898acfc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886ab80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886abc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89846bf00/d .functor XOR 1, L_0x898474820, L_0x8984748c0, C4<0>, C4<0>;
L_0x89846bf00 .delay 1 (1,1,1) L_0x89846bf00/d;
L_0x89846bf70/d .functor XOR 1, L_0x89846bf00, L_0x898474960, C4<0>, C4<0>;
L_0x89846bf70 .delay 1 (1,1,1) L_0x89846bf70/d;
L_0x898478000/d .functor NAND 1, L_0x898474820, L_0x8984748c0, C4<1>, C4<1>;
L_0x898478000 .delay 1 (1,1,1) L_0x898478000/d;
L_0x898478070/d .functor NAND 1, L_0x898474820, L_0x898474960, C4<1>, C4<1>;
L_0x898478070 .delay 1 (1,1,1) L_0x898478070/d;
L_0x8984780e0/d .functor NAND 1, L_0x8984748c0, L_0x898474960, C4<1>, C4<1>;
L_0x8984780e0 .delay 1 (1,1,1) L_0x8984780e0/d;
L_0x898478150/d .functor NAND 1, L_0x898478000, L_0x898478070, L_0x8984780e0, C4<1>;
L_0x898478150 .delay 1 (1,1,1) L_0x898478150/d;
v0x898ad7a20_0 .net "Cin", 0 0, L_0x898474960;  1 drivers
v0x898ad7ac0_0 .net "Cout", 0 0, L_0x898478150;  1 drivers
v0x898ad7b60_0 .net "P", 0 0, L_0x89846bf00;  1 drivers
v0x898ad7c00_0 .net "S", 0 0, L_0x89846bf70;  1 drivers
v0x898ad7ca0_0 .net "a", 0 0, L_0x898474820;  1 drivers
v0x898ad7d40_0 .net "b", 0 0, L_0x8984748c0;  1 drivers
v0x898ad7de0_0 .net "naCin", 0 0, L_0x898478070;  1 drivers
v0x898ad7e80_0 .net "nab", 0 0, L_0x898478000;  1 drivers
v0x898ad7f20_0 .net "nbCin", 0 0, L_0x8984780e0;  1 drivers
S_0x898ad8000 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898acee80;
 .timescale -9 -9;
P_0x898aae0c0 .param/l "i" 1 6 21, +C4<0110>;
S_0x898ad8180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ad8000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886ac00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886ac40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984781c0/d .functor XOR 1, L_0x898474a00, L_0x898474aa0, C4<0>, C4<0>;
L_0x8984781c0 .delay 1 (1,1,1) L_0x8984781c0/d;
L_0x898478230/d .functor XOR 1, L_0x8984781c0, L_0x898474be0, C4<0>, C4<0>;
L_0x898478230 .delay 1 (1,1,1) L_0x898478230/d;
L_0x8984782a0/d .functor NAND 1, L_0x898474a00, L_0x898474aa0, C4<1>, C4<1>;
L_0x8984782a0 .delay 1 (1,1,1) L_0x8984782a0/d;
L_0x898478310/d .functor NAND 1, L_0x898474a00, L_0x898474be0, C4<1>, C4<1>;
L_0x898478310 .delay 1 (1,1,1) L_0x898478310/d;
L_0x898478380/d .functor NAND 1, L_0x898474aa0, L_0x898474be0, C4<1>, C4<1>;
L_0x898478380 .delay 1 (1,1,1) L_0x898478380/d;
L_0x8984783f0/d .functor NAND 1, L_0x8984782a0, L_0x898478310, L_0x898478380, C4<1>;
L_0x8984783f0 .delay 1 (1,1,1) L_0x8984783f0/d;
v0x898adc000_0 .net "Cin", 0 0, L_0x898474be0;  1 drivers
v0x898adc0a0_0 .net "Cout", 0 0, L_0x8984783f0;  1 drivers
v0x898adc140_0 .net "P", 0 0, L_0x8984781c0;  1 drivers
v0x898adc1e0_0 .net "S", 0 0, L_0x898478230;  1 drivers
v0x898adc280_0 .net "a", 0 0, L_0x898474a00;  1 drivers
v0x898adc320_0 .net "b", 0 0, L_0x898474aa0;  1 drivers
v0x898adc3c0_0 .net "naCin", 0 0, L_0x898478310;  1 drivers
v0x898adc460_0 .net "nab", 0 0, L_0x8984782a0;  1 drivers
v0x898adc500_0 .net "nbCin", 0 0, L_0x898478380;  1 drivers
S_0x898ad8300 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898acee80;
 .timescale -9 -9;
P_0x898aae100 .param/l "i" 1 6 21, +C4<0111>;
S_0x898ad8480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ad8300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886ac80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886acc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898478460/d .functor XOR 1, L_0x898474c80, L_0x898474d20, C4<0>, C4<0>;
L_0x898478460 .delay 1 (1,1,1) L_0x898478460/d;
L_0x8984784d0/d .functor XOR 1, L_0x898478460, L_0x898474dc0, C4<0>, C4<0>;
L_0x8984784d0 .delay 1 (1,1,1) L_0x8984784d0/d;
L_0x898478540/d .functor NAND 1, L_0x898474c80, L_0x898474d20, C4<1>, C4<1>;
L_0x898478540 .delay 1 (1,1,1) L_0x898478540/d;
L_0x8984785b0/d .functor NAND 1, L_0x898474c80, L_0x898474dc0, C4<1>, C4<1>;
L_0x8984785b0 .delay 1 (1,1,1) L_0x8984785b0/d;
L_0x898478620/d .functor NAND 1, L_0x898474d20, L_0x898474dc0, C4<1>, C4<1>;
L_0x898478620 .delay 1 (1,1,1) L_0x898478620/d;
L_0x898478690/d .functor NAND 1, L_0x898478540, L_0x8984785b0, L_0x898478620, C4<1>;
L_0x898478690 .delay 1 (1,1,1) L_0x898478690/d;
v0x898adc5a0_0 .net "Cin", 0 0, L_0x898474dc0;  1 drivers
v0x898adc640_0 .net "Cout", 0 0, L_0x898478690;  1 drivers
v0x898adc6e0_0 .net "P", 0 0, L_0x898478460;  1 drivers
v0x898adc780_0 .net "S", 0 0, L_0x8984784d0;  1 drivers
v0x898adc820_0 .net "a", 0 0, L_0x898474c80;  1 drivers
v0x898adc8c0_0 .net "b", 0 0, L_0x898474d20;  1 drivers
v0x898adc960_0 .net "naCin", 0 0, L_0x8984785b0;  1 drivers
v0x898adca00_0 .net "nab", 0 0, L_0x898478540;  1 drivers
v0x898adcaa0_0 .net "nbCin", 0 0, L_0x898478620;  1 drivers
S_0x898ad8600 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898acee80;
 .timescale -9 -9;
P_0x898aae140 .param/l "i" 1 6 21, +C4<01000>;
S_0x898ad8780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ad8600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886ad00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886ad40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898478700/d .functor XOR 1, L_0x898474b40, L_0x898474e60, C4<0>, C4<0>;
L_0x898478700 .delay 1 (1,1,1) L_0x898478700/d;
L_0x898478770/d .functor XOR 1, L_0x898478700, L_0x898474f00, C4<0>, C4<0>;
L_0x898478770 .delay 1 (1,1,1) L_0x898478770/d;
L_0x8984787e0/d .functor NAND 1, L_0x898474b40, L_0x898474e60, C4<1>, C4<1>;
L_0x8984787e0 .delay 1 (1,1,1) L_0x8984787e0/d;
L_0x898478850/d .functor NAND 1, L_0x898474b40, L_0x898474f00, C4<1>, C4<1>;
L_0x898478850 .delay 1 (1,1,1) L_0x898478850/d;
L_0x8984788c0/d .functor NAND 1, L_0x898474e60, L_0x898474f00, C4<1>, C4<1>;
L_0x8984788c0 .delay 1 (1,1,1) L_0x8984788c0/d;
L_0x898478930/d .functor NAND 1, L_0x8984787e0, L_0x898478850, L_0x8984788c0, C4<1>;
L_0x898478930 .delay 1 (1,1,1) L_0x898478930/d;
v0x898adcb40_0 .net "Cin", 0 0, L_0x898474f00;  1 drivers
v0x898adcbe0_0 .net "Cout", 0 0, L_0x898478930;  1 drivers
v0x898adcc80_0 .net "P", 0 0, L_0x898478700;  1 drivers
v0x898adcd20_0 .net "S", 0 0, L_0x898478770;  1 drivers
v0x898adcdc0_0 .net "a", 0 0, L_0x898474b40;  1 drivers
v0x898adce60_0 .net "b", 0 0, L_0x898474e60;  1 drivers
v0x898adcf00_0 .net "naCin", 0 0, L_0x898478850;  1 drivers
v0x898adcfa0_0 .net "nab", 0 0, L_0x8984787e0;  1 drivers
v0x898add040_0 .net "nbCin", 0 0, L_0x8984788c0;  1 drivers
S_0x898ad8900 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898acee80;
 .timescale -9 -9;
P_0x898aae040 .param/l "i" 1 6 21, +C4<01001>;
S_0x898ad8a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ad8900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886ae00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886ae40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984789a0/d .functor XOR 1, L_0x898474fa0, L_0x898475040, C4<0>, C4<0>;
L_0x8984789a0 .delay 1 (1,1,1) L_0x8984789a0/d;
L_0x898478a10/d .functor XOR 1, L_0x8984789a0, L_0x8984750e0, C4<0>, C4<0>;
L_0x898478a10 .delay 1 (1,1,1) L_0x898478a10/d;
L_0x898478a80/d .functor NAND 1, L_0x898474fa0, L_0x898475040, C4<1>, C4<1>;
L_0x898478a80 .delay 1 (1,1,1) L_0x898478a80/d;
L_0x898478af0/d .functor NAND 1, L_0x898474fa0, L_0x8984750e0, C4<1>, C4<1>;
L_0x898478af0 .delay 1 (1,1,1) L_0x898478af0/d;
L_0x898478b60/d .functor NAND 1, L_0x898475040, L_0x8984750e0, C4<1>, C4<1>;
L_0x898478b60 .delay 1 (1,1,1) L_0x898478b60/d;
L_0x898478bd0/d .functor NAND 1, L_0x898478a80, L_0x898478af0, L_0x898478b60, C4<1>;
L_0x898478bd0 .delay 1 (1,1,1) L_0x898478bd0/d;
v0x898add0e0_0 .net "Cin", 0 0, L_0x8984750e0;  1 drivers
v0x898add180_0 .net "Cout", 0 0, L_0x898478bd0;  1 drivers
v0x898add220_0 .net "P", 0 0, L_0x8984789a0;  1 drivers
v0x898add2c0_0 .net "S", 0 0, L_0x898478a10;  1 drivers
v0x898add360_0 .net "a", 0 0, L_0x898474fa0;  1 drivers
v0x898add400_0 .net "b", 0 0, L_0x898475040;  1 drivers
v0x898add4a0_0 .net "naCin", 0 0, L_0x898478af0;  1 drivers
v0x898add540_0 .net "nab", 0 0, L_0x898478a80;  1 drivers
v0x898add5e0_0 .net "nbCin", 0 0, L_0x898478b60;  1 drivers
S_0x898ad8c00 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898acee80;
 .timescale -9 -9;
P_0x898aae180 .param/l "i" 1 6 21, +C4<01010>;
S_0x898ad8d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ad8c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886ae80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886aec0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898478c40/d .functor XOR 1, L_0x898475180, L_0x898475220, C4<0>, C4<0>;
L_0x898478c40 .delay 1 (1,1,1) L_0x898478c40/d;
L_0x898478cb0/d .functor XOR 1, L_0x898478c40, L_0x8984752c0, C4<0>, C4<0>;
L_0x898478cb0 .delay 1 (1,1,1) L_0x898478cb0/d;
L_0x898478d20/d .functor NAND 1, L_0x898475180, L_0x898475220, C4<1>, C4<1>;
L_0x898478d20 .delay 1 (1,1,1) L_0x898478d20/d;
L_0x898478d90/d .functor NAND 1, L_0x898475180, L_0x8984752c0, C4<1>, C4<1>;
L_0x898478d90 .delay 1 (1,1,1) L_0x898478d90/d;
L_0x898478e00/d .functor NAND 1, L_0x898475220, L_0x8984752c0, C4<1>, C4<1>;
L_0x898478e00 .delay 1 (1,1,1) L_0x898478e00/d;
L_0x898478e70/d .functor NAND 1, L_0x898478d20, L_0x898478d90, L_0x898478e00, C4<1>;
L_0x898478e70 .delay 1 (1,1,1) L_0x898478e70/d;
v0x898add680_0 .net "Cin", 0 0, L_0x8984752c0;  1 drivers
v0x898add720_0 .net "Cout", 0 0, L_0x898478e70;  1 drivers
v0x898add7c0_0 .net "P", 0 0, L_0x898478c40;  1 drivers
v0x898add860_0 .net "S", 0 0, L_0x898478cb0;  1 drivers
v0x898add900_0 .net "a", 0 0, L_0x898475180;  1 drivers
v0x898add9a0_0 .net "b", 0 0, L_0x898475220;  1 drivers
v0x898adda40_0 .net "naCin", 0 0, L_0x898478d90;  1 drivers
v0x898addae0_0 .net "nab", 0 0, L_0x898478d20;  1 drivers
v0x898addb80_0 .net "nbCin", 0 0, L_0x898478e00;  1 drivers
S_0x898ad8f00 .scope generate, "adder[11]" "adder[11]" 6 21, 6 21 0, S_0x898acee80;
 .timescale -9 -9;
P_0x898aae1c0 .param/l "i" 1 6 21, +C4<01011>;
S_0x898ad9080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ad8f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886af00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886af40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898478ee0/d .functor XOR 1, L_0x898475360, L_0x898475400, C4<0>, C4<0>;
L_0x898478ee0 .delay 1 (1,1,1) L_0x898478ee0/d;
L_0x898478f50/d .functor XOR 1, L_0x898478ee0, L_0x8984754a0, C4<0>, C4<0>;
L_0x898478f50 .delay 1 (1,1,1) L_0x898478f50/d;
L_0x898478fc0/d .functor NAND 1, L_0x898475360, L_0x898475400, C4<1>, C4<1>;
L_0x898478fc0 .delay 1 (1,1,1) L_0x898478fc0/d;
L_0x898479030/d .functor NAND 1, L_0x898475360, L_0x8984754a0, C4<1>, C4<1>;
L_0x898479030 .delay 1 (1,1,1) L_0x898479030/d;
L_0x8984790a0/d .functor NAND 1, L_0x898475400, L_0x8984754a0, C4<1>, C4<1>;
L_0x8984790a0 .delay 1 (1,1,1) L_0x8984790a0/d;
L_0x898479110/d .functor NAND 1, L_0x898478fc0, L_0x898479030, L_0x8984790a0, C4<1>;
L_0x898479110 .delay 1 (1,1,1) L_0x898479110/d;
v0x898addc20_0 .net "Cin", 0 0, L_0x8984754a0;  1 drivers
v0x898addcc0_0 .net "Cout", 0 0, L_0x898479110;  1 drivers
v0x898addd60_0 .net "P", 0 0, L_0x898478ee0;  1 drivers
v0x898adde00_0 .net "S", 0 0, L_0x898478f50;  1 drivers
v0x898addea0_0 .net "a", 0 0, L_0x898475360;  1 drivers
v0x898addf40_0 .net "b", 0 0, L_0x898475400;  1 drivers
v0x898addfe0_0 .net "naCin", 0 0, L_0x898479030;  1 drivers
v0x898ade080_0 .net "nab", 0 0, L_0x898478fc0;  1 drivers
v0x898ade120_0 .net "nbCin", 0 0, L_0x8984790a0;  1 drivers
S_0x898ad9200 .scope generate, "adder[12]" "adder[12]" 6 21, 6 21 0, S_0x898acee80;
 .timescale -9 -9;
P_0x898aae200 .param/l "i" 1 6 21, +C4<01100>;
S_0x898ad9380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ad9200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886af80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886afc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898479180/d .functor XOR 1, L_0x898475540, L_0x8984755e0, C4<0>, C4<0>;
L_0x898479180 .delay 1 (1,1,1) L_0x898479180/d;
L_0x8984791f0/d .functor XOR 1, L_0x898479180, L_0x898475680, C4<0>, C4<0>;
L_0x8984791f0 .delay 1 (1,1,1) L_0x8984791f0/d;
L_0x898479260/d .functor NAND 1, L_0x898475540, L_0x8984755e0, C4<1>, C4<1>;
L_0x898479260 .delay 1 (1,1,1) L_0x898479260/d;
L_0x8984792d0/d .functor NAND 1, L_0x898475540, L_0x898475680, C4<1>, C4<1>;
L_0x8984792d0 .delay 1 (1,1,1) L_0x8984792d0/d;
L_0x898479340/d .functor NAND 1, L_0x8984755e0, L_0x898475680, C4<1>, C4<1>;
L_0x898479340 .delay 1 (1,1,1) L_0x898479340/d;
L_0x8984793b0/d .functor NAND 1, L_0x898479260, L_0x8984792d0, L_0x898479340, C4<1>;
L_0x8984793b0 .delay 1 (1,1,1) L_0x8984793b0/d;
v0x898ade1c0_0 .net "Cin", 0 0, L_0x898475680;  1 drivers
v0x898ade260_0 .net "Cout", 0 0, L_0x8984793b0;  1 drivers
v0x898ade300_0 .net "P", 0 0, L_0x898479180;  1 drivers
v0x898ade3a0_0 .net "S", 0 0, L_0x8984791f0;  1 drivers
v0x898ade440_0 .net "a", 0 0, L_0x898475540;  1 drivers
v0x898ade4e0_0 .net "b", 0 0, L_0x8984755e0;  1 drivers
v0x898ade580_0 .net "naCin", 0 0, L_0x8984792d0;  1 drivers
v0x898ade620_0 .net "nab", 0 0, L_0x898479260;  1 drivers
v0x898ade6c0_0 .net "nbCin", 0 0, L_0x898479340;  1 drivers
S_0x898ad9500 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898acee80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886b000 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886b040 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898479420/d .functor XOR 1, L_0x898475720, L_0x8984757c0, C4<0>, C4<0>;
L_0x898479420 .delay 1 (1,1,1) L_0x898479420/d;
L_0x898479490/d .functor XOR 1, L_0x898479420, v0x898adfac0_0, C4<0>, C4<0>;
L_0x898479490 .delay 1 (1,1,1) L_0x898479490/d;
L_0x898479500/d .functor NAND 1, L_0x898475720, L_0x8984757c0, C4<1>, C4<1>;
L_0x898479500 .delay 1 (1,1,1) L_0x898479500/d;
L_0x898479570/d .functor NAND 1, L_0x898475720, v0x898adfac0_0, C4<1>, C4<1>;
L_0x898479570 .delay 1 (1,1,1) L_0x898479570/d;
L_0x8984795e0/d .functor NAND 1, L_0x8984757c0, v0x898adfac0_0, C4<1>, C4<1>;
L_0x8984795e0 .delay 1 (1,1,1) L_0x8984795e0/d;
L_0x898479650/d .functor NAND 1, L_0x898479500, L_0x898479570, L_0x8984795e0, C4<1>;
L_0x898479650 .delay 1 (1,1,1) L_0x898479650/d;
v0x898ade760_0 .net "Cin", 0 0, v0x898adfac0_0;  alias, 1 drivers
v0x898ade800_0 .net "Cout", 0 0, L_0x898479650;  1 drivers
v0x898ade8a0_0 .net "P", 0 0, L_0x898479420;  1 drivers
v0x898ade940_0 .net "S", 0 0, L_0x898479490;  1 drivers
v0x898ade9e0_0 .net "a", 0 0, L_0x898475720;  1 drivers
v0x898adea80_0 .net "b", 0 0, L_0x8984757c0;  1 drivers
v0x898adeb20_0 .net "naCin", 0 0, L_0x898479570;  1 drivers
v0x898adebc0_0 .net "nab", 0 0, L_0x898479500;  1 drivers
v0x898adec60_0 .net "nbCin", 0 0, L_0x8984795e0;  1 drivers
S_0x898ad9680 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898acea00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 14 "in";
    .port_info 2 /OUTPUT 14 "out";
P_0x898aade80 .param/l "N" 0 8 4, +C4<00000000000000000000000000001110>;
v0x898adf7a0_0 .net "clk", 0 0, v0x898adfd40_0;  alias, 1 drivers
v0x898adf840_0 .net "in", 13 0, L_0x899187200;  1 drivers
v0x898adf8e0_0 .var "out", 13 0;
E_0x8997012c0 .event posedge, v0x898adf660_0;
S_0x898ad9800 .scope generate, "WIDTH_TEST[14]" "WIDTH_TEST[14]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898aae480 .param/l "w" 1 3 23, +C4<01110>;
v0x898ae9d60_0 .var "A", 13 0;
v0x898ae9e00_0 .var "B", 13 0;
v0x898ae9ea0_0 .var "Cin", 0 0;
v0x898ae9f40_0 .net "Cout", 0 0, L_0x8984772a0;  1 drivers
v0x898ae9fe0_0 .net "P", 13 0, L_0x899187340;  1 drivers
v0x898aea080_0 .net "S", 13 0, L_0x898a7e8a0;  1 drivers
v0x898aea120_0 .var "clk", 0 0;
v0x898aea1c0_0 .var "expected_sum", 14 0;
v0x898aea260_0 .net "out", 14 0, v0x898ae9cc0_0;  1 drivers
L_0x899187480 .concat [ 14 1 0 0], L_0x898a7e8a0, L_0x8984772a0;
S_0x898ad9980 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898ad9800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 14 "A";
    .port_info 3 /INPUT 14 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 14 "P";
    .port_info 7 /OUTPUT 14 "S";
P_0x898aae4c0 .param/l "N" 0 4 7, +C4<00000000000000000000000000001110>;
L_0x89847bc60 .functor NOT 1, v0x898aea120_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc3b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x89847bcd0 .functor AND 1, L_0x89847bc60, L_0x898cbc3b8, C4<1>, C4<1>;
v0x898ae9540_0 .net "A", 13 0, v0x898ae9d60_0;  1 drivers
v0x898ae95e0_0 .net "B", 13 0, v0x898ae9e00_0;  1 drivers
v0x898ae9680_0 .net "Cin", 0 0, v0x898ae9ea0_0;  1 drivers
v0x898ae9720_0 .net "Cout", 0 0, L_0x8984772a0;  alias, 1 drivers
v0x898ae97c0_0 .net "P", 13 0, L_0x899187340;  alias, 1 drivers
v0x898ae9860_0 .net "RCA_sum", 13 0, L_0x8991873e0;  1 drivers
v0x898ae9900_0 .net "S", 13 0, L_0x898a7e8a0;  alias, 1 drivers
v0x898ae99a0_0 .net *"_ivl_0", 0 0, L_0x89847bc60;  1 drivers
v0x898ae9a40_0 .net "clk", 0 0, v0x898aea120_0;  1 drivers
v0x898ae9ae0_0 .net "enable", 0 0, L_0x898cbc3b8;  1 drivers
S_0x898ad9b00 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898ad9980;
 .timescale -9 -9;
    .port_info 0 /INPUT 14 "in";
    .port_info 1 /OUTPUT 14 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898aae540 .param/l "N" 0 5 4, +C4<00000000000000000000000000001110>;
o0x898c35490 .functor BUFZ 14, c4<zzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898adff20_0 name=_ivl_0
v0x898ae0000_0 .net "control", 0 0, L_0x89847bcd0;  1 drivers
v0x898ae00a0_0 .net "in", 13 0, L_0x8991873e0;  alias, 1 drivers
v0x898ae0140_0 .net "out", 13 0, L_0x898a7e8a0;  alias, 1 drivers
L_0x898a7e8a0 .functor MUXZ 14, o0x898c35490, L_0x8991873e0, L_0x89847bcd0, C4<>;
S_0x898ad9c80 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898ad9980;
 .timescale -9 -9;
    .port_info 0 /INPUT 14 "A";
    .port_info 1 /INPUT 14 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 14 "P";
    .port_info 5 /OUTPUT 14 "S";
P_0x898aae580 .param/l "N" 0 6 4, +C4<00000000000000000000000000001110>;
v0x898ae90e0_0 .net "A", 13 0, v0x898ae9d60_0;  alias, 1 drivers
v0x898ae9180_0 .net "B", 13 0, v0x898ae9e00_0;  alias, 1 drivers
v0x898ae9220_0 .net "C", 13 0, L_0x8991872a0;  1 drivers
v0x898ae92c0_0 .net "Cin", 0 0, v0x898ae9ea0_0;  alias, 1 drivers
v0x898ae9360_0 .net "Cout", 0 0, L_0x8984772a0;  alias, 1 drivers
v0x898ae9400_0 .net "P", 13 0, L_0x899187340;  alias, 1 drivers
v0x898ae94a0_0 .net "S", 13 0, L_0x8991873e0;  alias, 1 drivers
L_0x898475900 .part v0x898ae9d60_0, 1, 1;
L_0x8984759a0 .part v0x898ae9e00_0, 1, 1;
L_0x898475a40 .part L_0x8991872a0, 0, 1;
L_0x898475ae0 .part v0x898ae9d60_0, 2, 1;
L_0x898475b80 .part v0x898ae9e00_0, 2, 1;
L_0x898475c20 .part L_0x8991872a0, 1, 1;
L_0x898475cc0 .part v0x898ae9d60_0, 3, 1;
L_0x898475d60 .part v0x898ae9e00_0, 3, 1;
L_0x898475e00 .part L_0x8991872a0, 2, 1;
L_0x898475ea0 .part v0x898ae9d60_0, 4, 1;
L_0x898475f40 .part v0x898ae9e00_0, 4, 1;
L_0x898475fe0 .part L_0x8991872a0, 3, 1;
L_0x898476080 .part v0x898ae9d60_0, 5, 1;
L_0x898476120 .part v0x898ae9e00_0, 5, 1;
L_0x8984761c0 .part L_0x8991872a0, 4, 1;
L_0x898476260 .part v0x898ae9d60_0, 6, 1;
L_0x898476300 .part v0x898ae9e00_0, 6, 1;
L_0x898476440 .part L_0x8991872a0, 5, 1;
L_0x8984764e0 .part v0x898ae9d60_0, 7, 1;
L_0x898476580 .part v0x898ae9e00_0, 7, 1;
L_0x898476620 .part L_0x8991872a0, 6, 1;
L_0x8984763a0 .part v0x898ae9d60_0, 8, 1;
L_0x8984766c0 .part v0x898ae9e00_0, 8, 1;
L_0x898476760 .part L_0x8991872a0, 7, 1;
L_0x898476800 .part v0x898ae9d60_0, 9, 1;
L_0x8984768a0 .part v0x898ae9e00_0, 9, 1;
L_0x898476940 .part L_0x8991872a0, 8, 1;
L_0x8984769e0 .part v0x898ae9d60_0, 10, 1;
L_0x898476a80 .part v0x898ae9e00_0, 10, 1;
L_0x898476b20 .part L_0x8991872a0, 9, 1;
L_0x898476bc0 .part v0x898ae9d60_0, 11, 1;
L_0x898476c60 .part v0x898ae9e00_0, 11, 1;
L_0x898476d00 .part L_0x8991872a0, 10, 1;
L_0x898476da0 .part v0x898ae9d60_0, 12, 1;
L_0x898476e40 .part v0x898ae9e00_0, 12, 1;
L_0x898476ee0 .part L_0x8991872a0, 11, 1;
L_0x898476f80 .part v0x898ae9d60_0, 13, 1;
L_0x898477020 .part v0x898ae9e00_0, 13, 1;
L_0x8984770c0 .part L_0x8991872a0, 12, 1;
L_0x898477160 .part v0x898ae9d60_0, 0, 1;
L_0x898477200 .part v0x898ae9e00_0, 0, 1;
LS_0x8991872a0_0_0 .concat8 [ 1 1 1 1], L_0x89847bbf0, L_0x8984799d0, L_0x898479c70, L_0x898479f10;
LS_0x8991872a0_0_4 .concat8 [ 1 1 1 1], L_0x89847a1b0, L_0x89847a450, L_0x89847a6f0, L_0x89847a990;
LS_0x8991872a0_0_8 .concat8 [ 1 1 1 1], L_0x89847ac30, L_0x89847aed0, L_0x89847b170, L_0x89847b410;
LS_0x8991872a0_0_12 .concat8 [ 1 1 0 0], L_0x89847b6b0, L_0x89847b950;
L_0x8991872a0 .concat8 [ 4 4 4 2], LS_0x8991872a0_0_0, LS_0x8991872a0_0_4, LS_0x8991872a0_0_8, LS_0x8991872a0_0_12;
LS_0x899187340_0_0 .concat8 [ 1 1 1 1], L_0x89847b9c0, L_0x8984797a0, L_0x898479a40, L_0x898479ce0;
LS_0x899187340_0_4 .concat8 [ 1 1 1 1], L_0x898479f80, L_0x89847a220, L_0x89847a4c0, L_0x89847a760;
LS_0x899187340_0_8 .concat8 [ 1 1 1 1], L_0x89847aa00, L_0x89847aca0, L_0x89847af40, L_0x89847b1e0;
LS_0x899187340_0_12 .concat8 [ 1 1 0 0], L_0x89847b480, L_0x89847b720;
L_0x899187340 .concat8 [ 4 4 4 2], LS_0x899187340_0_0, LS_0x899187340_0_4, LS_0x899187340_0_8, LS_0x899187340_0_12;
LS_0x8991873e0_0_0 .concat8 [ 1 1 1 1], L_0x89847ba30, L_0x898479810, L_0x898479ab0, L_0x898479d50;
LS_0x8991873e0_0_4 .concat8 [ 1 1 1 1], L_0x898479ff0, L_0x89847a290, L_0x89847a530, L_0x89847a7d0;
LS_0x8991873e0_0_8 .concat8 [ 1 1 1 1], L_0x89847aa70, L_0x89847ad10, L_0x89847afb0, L_0x89847b250;
LS_0x8991873e0_0_12 .concat8 [ 1 1 0 0], L_0x89847b4f0, L_0x89847b790;
L_0x8991873e0 .concat8 [ 4 4 4 2], LS_0x8991873e0_0_0, LS_0x8991873e0_0_4, LS_0x8991873e0_0_8, LS_0x8991873e0_0_12;
L_0x8984772a0 .part L_0x8991872a0, 13, 1;
S_0x898ad9e00 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898ad9c80;
 .timescale -9 -9;
P_0x898aae5c0 .param/l "i" 1 6 21, +C4<01>;
S_0x898ad9f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ad9e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886b080 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886b0c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984797a0/d .functor XOR 1, L_0x898475900, L_0x8984759a0, C4<0>, C4<0>;
L_0x8984797a0 .delay 1 (1,1,1) L_0x8984797a0/d;
L_0x898479810/d .functor XOR 1, L_0x8984797a0, L_0x898475a40, C4<0>, C4<0>;
L_0x898479810 .delay 1 (1,1,1) L_0x898479810/d;
L_0x898479880/d .functor NAND 1, L_0x898475900, L_0x8984759a0, C4<1>, C4<1>;
L_0x898479880 .delay 1 (1,1,1) L_0x898479880/d;
L_0x8984798f0/d .functor NAND 1, L_0x898475900, L_0x898475a40, C4<1>, C4<1>;
L_0x8984798f0 .delay 1 (1,1,1) L_0x8984798f0/d;
L_0x898479960/d .functor NAND 1, L_0x8984759a0, L_0x898475a40, C4<1>, C4<1>;
L_0x898479960 .delay 1 (1,1,1) L_0x898479960/d;
L_0x8984799d0/d .functor NAND 1, L_0x898479880, L_0x8984798f0, L_0x898479960, C4<1>;
L_0x8984799d0 .delay 1 (1,1,1) L_0x8984799d0/d;
v0x898ae01e0_0 .net "Cin", 0 0, L_0x898475a40;  1 drivers
v0x898ae0280_0 .net "Cout", 0 0, L_0x8984799d0;  1 drivers
v0x898ae0320_0 .net "P", 0 0, L_0x8984797a0;  1 drivers
v0x898ae03c0_0 .net "S", 0 0, L_0x898479810;  1 drivers
v0x898ae0460_0 .net "a", 0 0, L_0x898475900;  1 drivers
v0x898ae0500_0 .net "b", 0 0, L_0x8984759a0;  1 drivers
v0x898ae05a0_0 .net "naCin", 0 0, L_0x8984798f0;  1 drivers
v0x898ae0640_0 .net "nab", 0 0, L_0x898479880;  1 drivers
v0x898ae06e0_0 .net "nbCin", 0 0, L_0x898479960;  1 drivers
S_0x898ada100 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898ad9c80;
 .timescale -9 -9;
P_0x898aae600 .param/l "i" 1 6 21, +C4<010>;
S_0x898ada280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ada100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886b100 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886b140 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898479a40/d .functor XOR 1, L_0x898475ae0, L_0x898475b80, C4<0>, C4<0>;
L_0x898479a40 .delay 1 (1,1,1) L_0x898479a40/d;
L_0x898479ab0/d .functor XOR 1, L_0x898479a40, L_0x898475c20, C4<0>, C4<0>;
L_0x898479ab0 .delay 1 (1,1,1) L_0x898479ab0/d;
L_0x898479b20/d .functor NAND 1, L_0x898475ae0, L_0x898475b80, C4<1>, C4<1>;
L_0x898479b20 .delay 1 (1,1,1) L_0x898479b20/d;
L_0x898479b90/d .functor NAND 1, L_0x898475ae0, L_0x898475c20, C4<1>, C4<1>;
L_0x898479b90 .delay 1 (1,1,1) L_0x898479b90/d;
L_0x898479c00/d .functor NAND 1, L_0x898475b80, L_0x898475c20, C4<1>, C4<1>;
L_0x898479c00 .delay 1 (1,1,1) L_0x898479c00/d;
L_0x898479c70/d .functor NAND 1, L_0x898479b20, L_0x898479b90, L_0x898479c00, C4<1>;
L_0x898479c70 .delay 1 (1,1,1) L_0x898479c70/d;
v0x898ae0780_0 .net "Cin", 0 0, L_0x898475c20;  1 drivers
v0x898ae0820_0 .net "Cout", 0 0, L_0x898479c70;  1 drivers
v0x898ae08c0_0 .net "P", 0 0, L_0x898479a40;  1 drivers
v0x898ae0960_0 .net "S", 0 0, L_0x898479ab0;  1 drivers
v0x898ae0a00_0 .net "a", 0 0, L_0x898475ae0;  1 drivers
v0x898ae0aa0_0 .net "b", 0 0, L_0x898475b80;  1 drivers
v0x898ae0b40_0 .net "naCin", 0 0, L_0x898479b90;  1 drivers
v0x898ae0be0_0 .net "nab", 0 0, L_0x898479b20;  1 drivers
v0x898ae0c80_0 .net "nbCin", 0 0, L_0x898479c00;  1 drivers
S_0x898ada400 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898ad9c80;
 .timescale -9 -9;
P_0x898aae640 .param/l "i" 1 6 21, +C4<011>;
S_0x898ada580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ada400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886b180 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886b1c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898479ce0/d .functor XOR 1, L_0x898475cc0, L_0x898475d60, C4<0>, C4<0>;
L_0x898479ce0 .delay 1 (1,1,1) L_0x898479ce0/d;
L_0x898479d50/d .functor XOR 1, L_0x898479ce0, L_0x898475e00, C4<0>, C4<0>;
L_0x898479d50 .delay 1 (1,1,1) L_0x898479d50/d;
L_0x898479dc0/d .functor NAND 1, L_0x898475cc0, L_0x898475d60, C4<1>, C4<1>;
L_0x898479dc0 .delay 1 (1,1,1) L_0x898479dc0/d;
L_0x898479e30/d .functor NAND 1, L_0x898475cc0, L_0x898475e00, C4<1>, C4<1>;
L_0x898479e30 .delay 1 (1,1,1) L_0x898479e30/d;
L_0x898479ea0/d .functor NAND 1, L_0x898475d60, L_0x898475e00, C4<1>, C4<1>;
L_0x898479ea0 .delay 1 (1,1,1) L_0x898479ea0/d;
L_0x898479f10/d .functor NAND 1, L_0x898479dc0, L_0x898479e30, L_0x898479ea0, C4<1>;
L_0x898479f10 .delay 1 (1,1,1) L_0x898479f10/d;
v0x898ae0d20_0 .net "Cin", 0 0, L_0x898475e00;  1 drivers
v0x898ae0dc0_0 .net "Cout", 0 0, L_0x898479f10;  1 drivers
v0x898ae0e60_0 .net "P", 0 0, L_0x898479ce0;  1 drivers
v0x898ae0f00_0 .net "S", 0 0, L_0x898479d50;  1 drivers
v0x898ae0fa0_0 .net "a", 0 0, L_0x898475cc0;  1 drivers
v0x898ae1040_0 .net "b", 0 0, L_0x898475d60;  1 drivers
v0x898ae10e0_0 .net "naCin", 0 0, L_0x898479e30;  1 drivers
v0x898ae1180_0 .net "nab", 0 0, L_0x898479dc0;  1 drivers
v0x898ae1220_0 .net "nbCin", 0 0, L_0x898479ea0;  1 drivers
S_0x898ada700 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898ad9c80;
 .timescale -9 -9;
P_0x898aae680 .param/l "i" 1 6 21, +C4<0100>;
S_0x898ada880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ada700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886b200 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886b240 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898479f80/d .functor XOR 1, L_0x898475ea0, L_0x898475f40, C4<0>, C4<0>;
L_0x898479f80 .delay 1 (1,1,1) L_0x898479f80/d;
L_0x898479ff0/d .functor XOR 1, L_0x898479f80, L_0x898475fe0, C4<0>, C4<0>;
L_0x898479ff0 .delay 1 (1,1,1) L_0x898479ff0/d;
L_0x89847a060/d .functor NAND 1, L_0x898475ea0, L_0x898475f40, C4<1>, C4<1>;
L_0x89847a060 .delay 1 (1,1,1) L_0x89847a060/d;
L_0x89847a0d0/d .functor NAND 1, L_0x898475ea0, L_0x898475fe0, C4<1>, C4<1>;
L_0x89847a0d0 .delay 1 (1,1,1) L_0x89847a0d0/d;
L_0x89847a140/d .functor NAND 1, L_0x898475f40, L_0x898475fe0, C4<1>, C4<1>;
L_0x89847a140 .delay 1 (1,1,1) L_0x89847a140/d;
L_0x89847a1b0/d .functor NAND 1, L_0x89847a060, L_0x89847a0d0, L_0x89847a140, C4<1>;
L_0x89847a1b0 .delay 1 (1,1,1) L_0x89847a1b0/d;
v0x898ae12c0_0 .net "Cin", 0 0, L_0x898475fe0;  1 drivers
v0x898ae1360_0 .net "Cout", 0 0, L_0x89847a1b0;  1 drivers
v0x898ae1400_0 .net "P", 0 0, L_0x898479f80;  1 drivers
v0x898ae14a0_0 .net "S", 0 0, L_0x898479ff0;  1 drivers
v0x898ae1540_0 .net "a", 0 0, L_0x898475ea0;  1 drivers
v0x898ae15e0_0 .net "b", 0 0, L_0x898475f40;  1 drivers
v0x898ae1680_0 .net "naCin", 0 0, L_0x89847a0d0;  1 drivers
v0x898ae1720_0 .net "nab", 0 0, L_0x89847a060;  1 drivers
v0x898ae17c0_0 .net "nbCin", 0 0, L_0x89847a140;  1 drivers
S_0x898adaa00 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898ad9c80;
 .timescale -9 -9;
P_0x898aae700 .param/l "i" 1 6 21, +C4<0101>;
S_0x898adab80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898adaa00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886b280 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886b2c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89847a220/d .functor XOR 1, L_0x898476080, L_0x898476120, C4<0>, C4<0>;
L_0x89847a220 .delay 1 (1,1,1) L_0x89847a220/d;
L_0x89847a290/d .functor XOR 1, L_0x89847a220, L_0x8984761c0, C4<0>, C4<0>;
L_0x89847a290 .delay 1 (1,1,1) L_0x89847a290/d;
L_0x89847a300/d .functor NAND 1, L_0x898476080, L_0x898476120, C4<1>, C4<1>;
L_0x89847a300 .delay 1 (1,1,1) L_0x89847a300/d;
L_0x89847a370/d .functor NAND 1, L_0x898476080, L_0x8984761c0, C4<1>, C4<1>;
L_0x89847a370 .delay 1 (1,1,1) L_0x89847a370/d;
L_0x89847a3e0/d .functor NAND 1, L_0x898476120, L_0x8984761c0, C4<1>, C4<1>;
L_0x89847a3e0 .delay 1 (1,1,1) L_0x89847a3e0/d;
L_0x89847a450/d .functor NAND 1, L_0x89847a300, L_0x89847a370, L_0x89847a3e0, C4<1>;
L_0x89847a450 .delay 1 (1,1,1) L_0x89847a450/d;
v0x898ae1860_0 .net "Cin", 0 0, L_0x8984761c0;  1 drivers
v0x898ae1900_0 .net "Cout", 0 0, L_0x89847a450;  1 drivers
v0x898ae19a0_0 .net "P", 0 0, L_0x89847a220;  1 drivers
v0x898ae1a40_0 .net "S", 0 0, L_0x89847a290;  1 drivers
v0x898ae1ae0_0 .net "a", 0 0, L_0x898476080;  1 drivers
v0x898ae1b80_0 .net "b", 0 0, L_0x898476120;  1 drivers
v0x898ae1c20_0 .net "naCin", 0 0, L_0x89847a370;  1 drivers
v0x898ae1cc0_0 .net "nab", 0 0, L_0x89847a300;  1 drivers
v0x898ae1d60_0 .net "nbCin", 0 0, L_0x89847a3e0;  1 drivers
S_0x898adad00 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898ad9c80;
 .timescale -9 -9;
P_0x898aae740 .param/l "i" 1 6 21, +C4<0110>;
S_0x898adae80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898adad00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886b300 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886b340 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89847a4c0/d .functor XOR 1, L_0x898476260, L_0x898476300, C4<0>, C4<0>;
L_0x89847a4c0 .delay 1 (1,1,1) L_0x89847a4c0/d;
L_0x89847a530/d .functor XOR 1, L_0x89847a4c0, L_0x898476440, C4<0>, C4<0>;
L_0x89847a530 .delay 1 (1,1,1) L_0x89847a530/d;
L_0x89847a5a0/d .functor NAND 1, L_0x898476260, L_0x898476300, C4<1>, C4<1>;
L_0x89847a5a0 .delay 1 (1,1,1) L_0x89847a5a0/d;
L_0x89847a610/d .functor NAND 1, L_0x898476260, L_0x898476440, C4<1>, C4<1>;
L_0x89847a610 .delay 1 (1,1,1) L_0x89847a610/d;
L_0x89847a680/d .functor NAND 1, L_0x898476300, L_0x898476440, C4<1>, C4<1>;
L_0x89847a680 .delay 1 (1,1,1) L_0x89847a680/d;
L_0x89847a6f0/d .functor NAND 1, L_0x89847a5a0, L_0x89847a610, L_0x89847a680, C4<1>;
L_0x89847a6f0 .delay 1 (1,1,1) L_0x89847a6f0/d;
v0x898ae1e00_0 .net "Cin", 0 0, L_0x898476440;  1 drivers
v0x898ae1ea0_0 .net "Cout", 0 0, L_0x89847a6f0;  1 drivers
v0x898ae1f40_0 .net "P", 0 0, L_0x89847a4c0;  1 drivers
v0x898ae1fe0_0 .net "S", 0 0, L_0x89847a530;  1 drivers
v0x898ae2080_0 .net "a", 0 0, L_0x898476260;  1 drivers
v0x898ae2120_0 .net "b", 0 0, L_0x898476300;  1 drivers
v0x898ae21c0_0 .net "naCin", 0 0, L_0x89847a610;  1 drivers
v0x898ae2260_0 .net "nab", 0 0, L_0x89847a5a0;  1 drivers
v0x898ae2300_0 .net "nbCin", 0 0, L_0x89847a680;  1 drivers
S_0x898adb000 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898ad9c80;
 .timescale -9 -9;
P_0x898aae780 .param/l "i" 1 6 21, +C4<0111>;
S_0x898adb180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898adb000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886b380 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886b3c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89847a760/d .functor XOR 1, L_0x8984764e0, L_0x898476580, C4<0>, C4<0>;
L_0x89847a760 .delay 1 (1,1,1) L_0x89847a760/d;
L_0x89847a7d0/d .functor XOR 1, L_0x89847a760, L_0x898476620, C4<0>, C4<0>;
L_0x89847a7d0 .delay 1 (1,1,1) L_0x89847a7d0/d;
L_0x89847a840/d .functor NAND 1, L_0x8984764e0, L_0x898476580, C4<1>, C4<1>;
L_0x89847a840 .delay 1 (1,1,1) L_0x89847a840/d;
L_0x89847a8b0/d .functor NAND 1, L_0x8984764e0, L_0x898476620, C4<1>, C4<1>;
L_0x89847a8b0 .delay 1 (1,1,1) L_0x89847a8b0/d;
L_0x89847a920/d .functor NAND 1, L_0x898476580, L_0x898476620, C4<1>, C4<1>;
L_0x89847a920 .delay 1 (1,1,1) L_0x89847a920/d;
L_0x89847a990/d .functor NAND 1, L_0x89847a840, L_0x89847a8b0, L_0x89847a920, C4<1>;
L_0x89847a990 .delay 1 (1,1,1) L_0x89847a990/d;
v0x898ae23a0_0 .net "Cin", 0 0, L_0x898476620;  1 drivers
v0x898ae2440_0 .net "Cout", 0 0, L_0x89847a990;  1 drivers
v0x898ae24e0_0 .net "P", 0 0, L_0x89847a760;  1 drivers
v0x898ae2580_0 .net "S", 0 0, L_0x89847a7d0;  1 drivers
v0x898ae2620_0 .net "a", 0 0, L_0x8984764e0;  1 drivers
v0x898ae26c0_0 .net "b", 0 0, L_0x898476580;  1 drivers
v0x898ae2760_0 .net "naCin", 0 0, L_0x89847a8b0;  1 drivers
v0x898ae2800_0 .net "nab", 0 0, L_0x89847a840;  1 drivers
v0x898ae28a0_0 .net "nbCin", 0 0, L_0x89847a920;  1 drivers
S_0x898adb300 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898ad9c80;
 .timescale -9 -9;
P_0x898aae7c0 .param/l "i" 1 6 21, +C4<01000>;
S_0x898adb480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898adb300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886b400 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886b440 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89847aa00/d .functor XOR 1, L_0x8984763a0, L_0x8984766c0, C4<0>, C4<0>;
L_0x89847aa00 .delay 1 (1,1,1) L_0x89847aa00/d;
L_0x89847aa70/d .functor XOR 1, L_0x89847aa00, L_0x898476760, C4<0>, C4<0>;
L_0x89847aa70 .delay 1 (1,1,1) L_0x89847aa70/d;
L_0x89847aae0/d .functor NAND 1, L_0x8984763a0, L_0x8984766c0, C4<1>, C4<1>;
L_0x89847aae0 .delay 1 (1,1,1) L_0x89847aae0/d;
L_0x89847ab50/d .functor NAND 1, L_0x8984763a0, L_0x898476760, C4<1>, C4<1>;
L_0x89847ab50 .delay 1 (1,1,1) L_0x89847ab50/d;
L_0x89847abc0/d .functor NAND 1, L_0x8984766c0, L_0x898476760, C4<1>, C4<1>;
L_0x89847abc0 .delay 1 (1,1,1) L_0x89847abc0/d;
L_0x89847ac30/d .functor NAND 1, L_0x89847aae0, L_0x89847ab50, L_0x89847abc0, C4<1>;
L_0x89847ac30 .delay 1 (1,1,1) L_0x89847ac30/d;
v0x898ae2940_0 .net "Cin", 0 0, L_0x898476760;  1 drivers
v0x898ae29e0_0 .net "Cout", 0 0, L_0x89847ac30;  1 drivers
v0x898ae2a80_0 .net "P", 0 0, L_0x89847aa00;  1 drivers
v0x898ae2b20_0 .net "S", 0 0, L_0x89847aa70;  1 drivers
v0x898ae2bc0_0 .net "a", 0 0, L_0x8984763a0;  1 drivers
v0x898ae2c60_0 .net "b", 0 0, L_0x8984766c0;  1 drivers
v0x898ae2d00_0 .net "naCin", 0 0, L_0x89847ab50;  1 drivers
v0x898ae2da0_0 .net "nab", 0 0, L_0x89847aae0;  1 drivers
v0x898ae2e40_0 .net "nbCin", 0 0, L_0x89847abc0;  1 drivers
S_0x898adb600 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898ad9c80;
 .timescale -9 -9;
P_0x898aae6c0 .param/l "i" 1 6 21, +C4<01001>;
S_0x898adb780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898adb600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886b500 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886b540 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89847aca0/d .functor XOR 1, L_0x898476800, L_0x8984768a0, C4<0>, C4<0>;
L_0x89847aca0 .delay 1 (1,1,1) L_0x89847aca0/d;
L_0x89847ad10/d .functor XOR 1, L_0x89847aca0, L_0x898476940, C4<0>, C4<0>;
L_0x89847ad10 .delay 1 (1,1,1) L_0x89847ad10/d;
L_0x89847ad80/d .functor NAND 1, L_0x898476800, L_0x8984768a0, C4<1>, C4<1>;
L_0x89847ad80 .delay 1 (1,1,1) L_0x89847ad80/d;
L_0x89847adf0/d .functor NAND 1, L_0x898476800, L_0x898476940, C4<1>, C4<1>;
L_0x89847adf0 .delay 1 (1,1,1) L_0x89847adf0/d;
L_0x89847ae60/d .functor NAND 1, L_0x8984768a0, L_0x898476940, C4<1>, C4<1>;
L_0x89847ae60 .delay 1 (1,1,1) L_0x89847ae60/d;
L_0x89847aed0/d .functor NAND 1, L_0x89847ad80, L_0x89847adf0, L_0x89847ae60, C4<1>;
L_0x89847aed0 .delay 1 (1,1,1) L_0x89847aed0/d;
v0x898ae2ee0_0 .net "Cin", 0 0, L_0x898476940;  1 drivers
v0x898ae2f80_0 .net "Cout", 0 0, L_0x89847aed0;  1 drivers
v0x898ae3020_0 .net "P", 0 0, L_0x89847aca0;  1 drivers
v0x898ae30c0_0 .net "S", 0 0, L_0x89847ad10;  1 drivers
v0x898ae3160_0 .net "a", 0 0, L_0x898476800;  1 drivers
v0x898ae3200_0 .net "b", 0 0, L_0x8984768a0;  1 drivers
v0x898ae32a0_0 .net "naCin", 0 0, L_0x89847adf0;  1 drivers
v0x898ae3340_0 .net "nab", 0 0, L_0x89847ad80;  1 drivers
v0x898ae33e0_0 .net "nbCin", 0 0, L_0x89847ae60;  1 drivers
S_0x898adb900 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898ad9c80;
 .timescale -9 -9;
P_0x898aae800 .param/l "i" 1 6 21, +C4<01010>;
S_0x898adba80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898adb900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886b580 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886b5c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89847af40/d .functor XOR 1, L_0x8984769e0, L_0x898476a80, C4<0>, C4<0>;
L_0x89847af40 .delay 1 (1,1,1) L_0x89847af40/d;
L_0x89847afb0/d .functor XOR 1, L_0x89847af40, L_0x898476b20, C4<0>, C4<0>;
L_0x89847afb0 .delay 1 (1,1,1) L_0x89847afb0/d;
L_0x89847b020/d .functor NAND 1, L_0x8984769e0, L_0x898476a80, C4<1>, C4<1>;
L_0x89847b020 .delay 1 (1,1,1) L_0x89847b020/d;
L_0x89847b090/d .functor NAND 1, L_0x8984769e0, L_0x898476b20, C4<1>, C4<1>;
L_0x89847b090 .delay 1 (1,1,1) L_0x89847b090/d;
L_0x89847b100/d .functor NAND 1, L_0x898476a80, L_0x898476b20, C4<1>, C4<1>;
L_0x89847b100 .delay 1 (1,1,1) L_0x89847b100/d;
L_0x89847b170/d .functor NAND 1, L_0x89847b020, L_0x89847b090, L_0x89847b100, C4<1>;
L_0x89847b170 .delay 1 (1,1,1) L_0x89847b170/d;
v0x898ae3480_0 .net "Cin", 0 0, L_0x898476b20;  1 drivers
v0x898ae3520_0 .net "Cout", 0 0, L_0x89847b170;  1 drivers
v0x898ae35c0_0 .net "P", 0 0, L_0x89847af40;  1 drivers
v0x898ae3660_0 .net "S", 0 0, L_0x89847afb0;  1 drivers
v0x898ae3700_0 .net "a", 0 0, L_0x8984769e0;  1 drivers
v0x898ae37a0_0 .net "b", 0 0, L_0x898476a80;  1 drivers
v0x898ae3840_0 .net "naCin", 0 0, L_0x89847b090;  1 drivers
v0x898ae38e0_0 .net "nab", 0 0, L_0x89847b020;  1 drivers
v0x898ae3980_0 .net "nbCin", 0 0, L_0x89847b100;  1 drivers
S_0x898adbc00 .scope generate, "adder[11]" "adder[11]" 6 21, 6 21 0, S_0x898ad9c80;
 .timescale -9 -9;
P_0x898aae840 .param/l "i" 1 6 21, +C4<01011>;
S_0x898adbd80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898adbc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886b600 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886b640 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89847b1e0/d .functor XOR 1, L_0x898476bc0, L_0x898476c60, C4<0>, C4<0>;
L_0x89847b1e0 .delay 1 (1,1,1) L_0x89847b1e0/d;
L_0x89847b250/d .functor XOR 1, L_0x89847b1e0, L_0x898476d00, C4<0>, C4<0>;
L_0x89847b250 .delay 1 (1,1,1) L_0x89847b250/d;
L_0x89847b2c0/d .functor NAND 1, L_0x898476bc0, L_0x898476c60, C4<1>, C4<1>;
L_0x89847b2c0 .delay 1 (1,1,1) L_0x89847b2c0/d;
L_0x89847b330/d .functor NAND 1, L_0x898476bc0, L_0x898476d00, C4<1>, C4<1>;
L_0x89847b330 .delay 1 (1,1,1) L_0x89847b330/d;
L_0x89847b3a0/d .functor NAND 1, L_0x898476c60, L_0x898476d00, C4<1>, C4<1>;
L_0x89847b3a0 .delay 1 (1,1,1) L_0x89847b3a0/d;
L_0x89847b410/d .functor NAND 1, L_0x89847b2c0, L_0x89847b330, L_0x89847b3a0, C4<1>;
L_0x89847b410 .delay 1 (1,1,1) L_0x89847b410/d;
v0x898ae3a20_0 .net "Cin", 0 0, L_0x898476d00;  1 drivers
v0x898ae3ac0_0 .net "Cout", 0 0, L_0x89847b410;  1 drivers
v0x898ae3b60_0 .net "P", 0 0, L_0x89847b1e0;  1 drivers
v0x898ae3c00_0 .net "S", 0 0, L_0x89847b250;  1 drivers
v0x898ae3ca0_0 .net "a", 0 0, L_0x898476bc0;  1 drivers
v0x898ae3d40_0 .net "b", 0 0, L_0x898476c60;  1 drivers
v0x898ae3de0_0 .net "naCin", 0 0, L_0x89847b330;  1 drivers
v0x898ae3e80_0 .net "nab", 0 0, L_0x89847b2c0;  1 drivers
v0x898ae3f20_0 .net "nbCin", 0 0, L_0x89847b3a0;  1 drivers
S_0x898ae4000 .scope generate, "adder[12]" "adder[12]" 6 21, 6 21 0, S_0x898ad9c80;
 .timescale -9 -9;
P_0x898aae880 .param/l "i" 1 6 21, +C4<01100>;
S_0x898ae4180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ae4000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886b680 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886b6c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89847b480/d .functor XOR 1, L_0x898476da0, L_0x898476e40, C4<0>, C4<0>;
L_0x89847b480 .delay 1 (1,1,1) L_0x89847b480/d;
L_0x89847b4f0/d .functor XOR 1, L_0x89847b480, L_0x898476ee0, C4<0>, C4<0>;
L_0x89847b4f0 .delay 1 (1,1,1) L_0x89847b4f0/d;
L_0x89847b560/d .functor NAND 1, L_0x898476da0, L_0x898476e40, C4<1>, C4<1>;
L_0x89847b560 .delay 1 (1,1,1) L_0x89847b560/d;
L_0x89847b5d0/d .functor NAND 1, L_0x898476da0, L_0x898476ee0, C4<1>, C4<1>;
L_0x89847b5d0 .delay 1 (1,1,1) L_0x89847b5d0/d;
L_0x89847b640/d .functor NAND 1, L_0x898476e40, L_0x898476ee0, C4<1>, C4<1>;
L_0x89847b640 .delay 1 (1,1,1) L_0x89847b640/d;
L_0x89847b6b0/d .functor NAND 1, L_0x89847b560, L_0x89847b5d0, L_0x89847b640, C4<1>;
L_0x89847b6b0 .delay 1 (1,1,1) L_0x89847b6b0/d;
v0x898ae8000_0 .net "Cin", 0 0, L_0x898476ee0;  1 drivers
v0x898ae80a0_0 .net "Cout", 0 0, L_0x89847b6b0;  1 drivers
v0x898ae8140_0 .net "P", 0 0, L_0x89847b480;  1 drivers
v0x898ae81e0_0 .net "S", 0 0, L_0x89847b4f0;  1 drivers
v0x898ae8280_0 .net "a", 0 0, L_0x898476da0;  1 drivers
v0x898ae8320_0 .net "b", 0 0, L_0x898476e40;  1 drivers
v0x898ae83c0_0 .net "naCin", 0 0, L_0x89847b5d0;  1 drivers
v0x898ae8460_0 .net "nab", 0 0, L_0x89847b560;  1 drivers
v0x898ae8500_0 .net "nbCin", 0 0, L_0x89847b640;  1 drivers
S_0x898ae4300 .scope generate, "adder[13]" "adder[13]" 6 21, 6 21 0, S_0x898ad9c80;
 .timescale -9 -9;
P_0x898aae8c0 .param/l "i" 1 6 21, +C4<01101>;
S_0x898ae4480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ae4300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886b700 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886b740 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89847b720/d .functor XOR 1, L_0x898476f80, L_0x898477020, C4<0>, C4<0>;
L_0x89847b720 .delay 1 (1,1,1) L_0x89847b720/d;
L_0x89847b790/d .functor XOR 1, L_0x89847b720, L_0x8984770c0, C4<0>, C4<0>;
L_0x89847b790 .delay 1 (1,1,1) L_0x89847b790/d;
L_0x89847b800/d .functor NAND 1, L_0x898476f80, L_0x898477020, C4<1>, C4<1>;
L_0x89847b800 .delay 1 (1,1,1) L_0x89847b800/d;
L_0x89847b870/d .functor NAND 1, L_0x898476f80, L_0x8984770c0, C4<1>, C4<1>;
L_0x89847b870 .delay 1 (1,1,1) L_0x89847b870/d;
L_0x89847b8e0/d .functor NAND 1, L_0x898477020, L_0x8984770c0, C4<1>, C4<1>;
L_0x89847b8e0 .delay 1 (1,1,1) L_0x89847b8e0/d;
L_0x89847b950/d .functor NAND 1, L_0x89847b800, L_0x89847b870, L_0x89847b8e0, C4<1>;
L_0x89847b950 .delay 1 (1,1,1) L_0x89847b950/d;
v0x898ae85a0_0 .net "Cin", 0 0, L_0x8984770c0;  1 drivers
v0x898ae8640_0 .net "Cout", 0 0, L_0x89847b950;  1 drivers
v0x898ae86e0_0 .net "P", 0 0, L_0x89847b720;  1 drivers
v0x898ae8780_0 .net "S", 0 0, L_0x89847b790;  1 drivers
v0x898ae8820_0 .net "a", 0 0, L_0x898476f80;  1 drivers
v0x898ae88c0_0 .net "b", 0 0, L_0x898477020;  1 drivers
v0x898ae8960_0 .net "naCin", 0 0, L_0x89847b870;  1 drivers
v0x898ae8a00_0 .net "nab", 0 0, L_0x89847b800;  1 drivers
v0x898ae8aa0_0 .net "nbCin", 0 0, L_0x89847b8e0;  1 drivers
S_0x898ae4600 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898ad9c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886b780 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886b7c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89847b9c0/d .functor XOR 1, L_0x898477160, L_0x898477200, C4<0>, C4<0>;
L_0x89847b9c0 .delay 1 (1,1,1) L_0x89847b9c0/d;
L_0x89847ba30/d .functor XOR 1, L_0x89847b9c0, v0x898ae9ea0_0, C4<0>, C4<0>;
L_0x89847ba30 .delay 1 (1,1,1) L_0x89847ba30/d;
L_0x89847baa0/d .functor NAND 1, L_0x898477160, L_0x898477200, C4<1>, C4<1>;
L_0x89847baa0 .delay 1 (1,1,1) L_0x89847baa0/d;
L_0x89847bb10/d .functor NAND 1, L_0x898477160, v0x898ae9ea0_0, C4<1>, C4<1>;
L_0x89847bb10 .delay 1 (1,1,1) L_0x89847bb10/d;
L_0x89847bb80/d .functor NAND 1, L_0x898477200, v0x898ae9ea0_0, C4<1>, C4<1>;
L_0x89847bb80 .delay 1 (1,1,1) L_0x89847bb80/d;
L_0x89847bbf0/d .functor NAND 1, L_0x89847baa0, L_0x89847bb10, L_0x89847bb80, C4<1>;
L_0x89847bbf0 .delay 1 (1,1,1) L_0x89847bbf0/d;
v0x898ae8b40_0 .net "Cin", 0 0, v0x898ae9ea0_0;  alias, 1 drivers
v0x898ae8be0_0 .net "Cout", 0 0, L_0x89847bbf0;  1 drivers
v0x898ae8c80_0 .net "P", 0 0, L_0x89847b9c0;  1 drivers
v0x898ae8d20_0 .net "S", 0 0, L_0x89847ba30;  1 drivers
v0x898ae8dc0_0 .net "a", 0 0, L_0x898477160;  1 drivers
v0x898ae8e60_0 .net "b", 0 0, L_0x898477200;  1 drivers
v0x898ae8f00_0 .net "naCin", 0 0, L_0x89847bb10;  1 drivers
v0x898ae8fa0_0 .net "nab", 0 0, L_0x89847baa0;  1 drivers
v0x898ae9040_0 .net "nbCin", 0 0, L_0x89847bb80;  1 drivers
S_0x898ae4780 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898ad9800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 15 "in";
    .port_info 2 /OUTPUT 15 "out";
P_0x898aae500 .param/l "N" 0 8 4, +C4<00000000000000000000000000001111>;
v0x898ae9b80_0 .net "clk", 0 0, v0x898aea120_0;  alias, 1 drivers
v0x898ae9c20_0 .net "in", 14 0, L_0x899187480;  1 drivers
v0x898ae9cc0_0 .var "out", 14 0;
E_0x899701340 .event posedge, v0x898ae9a40_0;
S_0x898ae4900 .scope generate, "WIDTH_TEST[15]" "WIDTH_TEST[15]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898aaeb40 .param/l "w" 1 3 23, +C4<01111>;
v0x898af46e0_0 .var "A", 14 0;
v0x898af4780_0 .var "B", 14 0;
v0x898af4820_0 .var "Cin", 0 0;
v0x898af48c0_0 .net "Cout", 0 0, L_0x898490fa0;  1 drivers
v0x898af4960_0 .net "P", 14 0, L_0x8991875c0;  1 drivers
v0x898af4a00_0 .net "S", 14 0, L_0x898a7e940;  1 drivers
v0x898af4aa0_0 .var "clk", 0 0;
v0x898af4b40_0 .var "expected_sum", 15 0;
v0x898af4be0_0 .net "out", 15 0, v0x898af4640_0;  1 drivers
L_0x899187700 .concat [ 15 1 0 0], L_0x898a7e940, L_0x898490fa0;
S_0x898ae4a80 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898ae4900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 15 "A";
    .port_info 3 /INPUT 15 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 15 "P";
    .port_info 7 /OUTPUT 15 "S";
P_0x898aaeb80 .param/l "N" 0 4 7, +C4<00000000000000000000000000001111>;
L_0x89848e4c0 .functor NOT 1, v0x898af4aa0_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x89848e530 .functor AND 1, L_0x89848e4c0, L_0x898cbc400, C4<1>, C4<1>;
v0x898aefe80_0 .net "A", 14 0, v0x898af46e0_0;  1 drivers
v0x898aeff20_0 .net "B", 14 0, v0x898af4780_0;  1 drivers
v0x898af4000_0 .net "Cin", 0 0, v0x898af4820_0;  1 drivers
v0x898af40a0_0 .net "Cout", 0 0, L_0x898490fa0;  alias, 1 drivers
v0x898af4140_0 .net "P", 14 0, L_0x8991875c0;  alias, 1 drivers
v0x898af41e0_0 .net "RCA_sum", 14 0, L_0x899187660;  1 drivers
v0x898af4280_0 .net "S", 14 0, L_0x898a7e940;  alias, 1 drivers
v0x898af4320_0 .net *"_ivl_0", 0 0, L_0x89848e4c0;  1 drivers
v0x898af43c0_0 .net "clk", 0 0, v0x898af4aa0_0;  1 drivers
v0x898af4460_0 .net "enable", 0 0, L_0x898cbc400;  1 drivers
S_0x898ae4c00 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898ae4a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 15 "in";
    .port_info 1 /OUTPUT 15 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898aaec00 .param/l "N" 0 5 4, +C4<00000000000000000000000000001111>;
o0x898c38280 .functor BUFZ 15, c4<zzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898aea300_0 name=_ivl_0
v0x898aea3a0_0 .net "control", 0 0, L_0x89848e530;  1 drivers
v0x898aea440_0 .net "in", 14 0, L_0x899187660;  alias, 1 drivers
v0x898aea4e0_0 .net "out", 14 0, L_0x898a7e940;  alias, 1 drivers
L_0x898a7e940 .functor MUXZ 15, o0x898c38280, L_0x899187660, L_0x89848e530, C4<>;
S_0x898ae4d80 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898ae4a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 15 "A";
    .port_info 1 /INPUT 15 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 15 "P";
    .port_info 5 /OUTPUT 15 "S";
P_0x898aaec40 .param/l "N" 0 6 4, +C4<00000000000000000000000000001111>;
v0x898aefa20_0 .net "A", 14 0, v0x898af46e0_0;  alias, 1 drivers
v0x898aefac0_0 .net "B", 14 0, v0x898af4780_0;  alias, 1 drivers
v0x898aefb60_0 .net "C", 14 0, L_0x899187520;  1 drivers
v0x898aefc00_0 .net "Cin", 0 0, v0x898af4820_0;  alias, 1 drivers
v0x898aefca0_0 .net "Cout", 0 0, L_0x898490fa0;  alias, 1 drivers
v0x898aefd40_0 .net "P", 14 0, L_0x8991875c0;  alias, 1 drivers
v0x898aefde0_0 .net "S", 14 0, L_0x899187660;  alias, 1 drivers
L_0x898477340 .part v0x898af46e0_0, 1, 1;
L_0x8984773e0 .part v0x898af4780_0, 1, 1;
L_0x898477480 .part L_0x899187520, 0, 1;
L_0x898477520 .part v0x898af46e0_0, 2, 1;
L_0x8984775c0 .part v0x898af4780_0, 2, 1;
L_0x898477660 .part L_0x899187520, 1, 1;
L_0x898477700 .part v0x898af46e0_0, 3, 1;
L_0x8984777a0 .part v0x898af4780_0, 3, 1;
L_0x898477840 .part L_0x899187520, 2, 1;
L_0x8984778e0 .part v0x898af46e0_0, 4, 1;
L_0x898477980 .part v0x898af4780_0, 4, 1;
L_0x898477a20 .part L_0x899187520, 3, 1;
L_0x898477ac0 .part v0x898af46e0_0, 5, 1;
L_0x898477b60 .part v0x898af4780_0, 5, 1;
L_0x898477c00 .part L_0x899187520, 4, 1;
L_0x898477ca0 .part v0x898af46e0_0, 6, 1;
L_0x898477d40 .part v0x898af4780_0, 6, 1;
L_0x898477e80 .part L_0x899187520, 5, 1;
L_0x898477f20 .part v0x898af46e0_0, 7, 1;
L_0x898490000 .part v0x898af4780_0, 7, 1;
L_0x8984900a0 .part L_0x899187520, 6, 1;
L_0x898490140 .part v0x898af46e0_0, 8, 1;
L_0x8984901e0 .part v0x898af4780_0, 8, 1;
L_0x898490280 .part L_0x899187520, 7, 1;
L_0x898490320 .part v0x898af46e0_0, 9, 1;
L_0x8984903c0 .part v0x898af4780_0, 9, 1;
L_0x898490460 .part L_0x899187520, 8, 1;
L_0x898490500 .part v0x898af46e0_0, 10, 1;
L_0x8984905a0 .part v0x898af4780_0, 10, 1;
L_0x898490640 .part L_0x899187520, 9, 1;
L_0x8984906e0 .part v0x898af46e0_0, 11, 1;
L_0x898490780 .part v0x898af4780_0, 11, 1;
L_0x898490820 .part L_0x899187520, 10, 1;
L_0x8984908c0 .part v0x898af46e0_0, 12, 1;
L_0x898490960 .part v0x898af4780_0, 12, 1;
L_0x898490a00 .part L_0x899187520, 11, 1;
L_0x898490aa0 .part v0x898af46e0_0, 13, 1;
L_0x898490b40 .part v0x898af4780_0, 13, 1;
L_0x898490be0 .part L_0x899187520, 12, 1;
L_0x898490c80 .part v0x898af46e0_0, 14, 1;
L_0x898490d20 .part v0x898af4780_0, 14, 1;
L_0x898490dc0 .part L_0x899187520, 13, 1;
L_0x898490e60 .part v0x898af46e0_0, 0, 1;
L_0x898490f00 .part v0x898af4780_0, 0, 1;
LS_0x899187520_0_0 .concat8 [ 1 1 1 1], L_0x89848e450, L_0x89847bf70, L_0x89848c230, L_0x89848c4d0;
LS_0x899187520_0_4 .concat8 [ 1 1 1 1], L_0x89848c770, L_0x89848ca10, L_0x89848ccb0, L_0x89848cf50;
LS_0x899187520_0_8 .concat8 [ 1 1 1 1], L_0x89848d1f0, L_0x89848d490, L_0x89848d730, L_0x89848d9d0;
LS_0x899187520_0_12 .concat8 [ 1 1 1 0], L_0x89848dc70, L_0x89848df10, L_0x89848e1b0;
L_0x899187520 .concat8 [ 4 4 4 3], LS_0x899187520_0_0, LS_0x899187520_0_4, LS_0x899187520_0_8, LS_0x899187520_0_12;
LS_0x8991875c0_0_0 .concat8 [ 1 1 1 1], L_0x89848e220, L_0x89847bd40, L_0x89848c000, L_0x89848c2a0;
LS_0x8991875c0_0_4 .concat8 [ 1 1 1 1], L_0x89848c540, L_0x89848c7e0, L_0x89848ca80, L_0x89848cd20;
LS_0x8991875c0_0_8 .concat8 [ 1 1 1 1], L_0x89848cfc0, L_0x89848d260, L_0x89848d500, L_0x89848d7a0;
LS_0x8991875c0_0_12 .concat8 [ 1 1 1 0], L_0x89848da40, L_0x89848dce0, L_0x89848df80;
L_0x8991875c0 .concat8 [ 4 4 4 3], LS_0x8991875c0_0_0, LS_0x8991875c0_0_4, LS_0x8991875c0_0_8, LS_0x8991875c0_0_12;
LS_0x899187660_0_0 .concat8 [ 1 1 1 1], L_0x89848e290, L_0x89847bdb0, L_0x89848c070, L_0x89848c310;
LS_0x899187660_0_4 .concat8 [ 1 1 1 1], L_0x89848c5b0, L_0x89848c850, L_0x89848caf0, L_0x89848cd90;
LS_0x899187660_0_8 .concat8 [ 1 1 1 1], L_0x89848d030, L_0x89848d2d0, L_0x89848d570, L_0x89848d810;
LS_0x899187660_0_12 .concat8 [ 1 1 1 0], L_0x89848dab0, L_0x89848dd50, L_0x89848dff0;
L_0x899187660 .concat8 [ 4 4 4 3], LS_0x899187660_0_0, LS_0x899187660_0_4, LS_0x899187660_0_8, LS_0x899187660_0_12;
L_0x898490fa0 .part L_0x899187520, 14, 1;
S_0x898ae4f00 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898ae4d80;
 .timescale -9 -9;
P_0x898aaec80 .param/l "i" 1 6 21, +C4<01>;
S_0x898ae5080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ae4f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886b800 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886b840 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89847bd40/d .functor XOR 1, L_0x898477340, L_0x8984773e0, C4<0>, C4<0>;
L_0x89847bd40 .delay 1 (1,1,1) L_0x89847bd40/d;
L_0x89847bdb0/d .functor XOR 1, L_0x89847bd40, L_0x898477480, C4<0>, C4<0>;
L_0x89847bdb0 .delay 1 (1,1,1) L_0x89847bdb0/d;
L_0x89847be20/d .functor NAND 1, L_0x898477340, L_0x8984773e0, C4<1>, C4<1>;
L_0x89847be20 .delay 1 (1,1,1) L_0x89847be20/d;
L_0x89847be90/d .functor NAND 1, L_0x898477340, L_0x898477480, C4<1>, C4<1>;
L_0x89847be90 .delay 1 (1,1,1) L_0x89847be90/d;
L_0x89847bf00/d .functor NAND 1, L_0x8984773e0, L_0x898477480, C4<1>, C4<1>;
L_0x89847bf00 .delay 1 (1,1,1) L_0x89847bf00/d;
L_0x89847bf70/d .functor NAND 1, L_0x89847be20, L_0x89847be90, L_0x89847bf00, C4<1>;
L_0x89847bf70 .delay 1 (1,1,1) L_0x89847bf70/d;
v0x898aea580_0 .net "Cin", 0 0, L_0x898477480;  1 drivers
v0x898aea620_0 .net "Cout", 0 0, L_0x89847bf70;  1 drivers
v0x898aea6c0_0 .net "P", 0 0, L_0x89847bd40;  1 drivers
v0x898aea760_0 .net "S", 0 0, L_0x89847bdb0;  1 drivers
v0x898aea800_0 .net "a", 0 0, L_0x898477340;  1 drivers
v0x898aea8a0_0 .net "b", 0 0, L_0x8984773e0;  1 drivers
v0x898aea940_0 .net "naCin", 0 0, L_0x89847be90;  1 drivers
v0x898aea9e0_0 .net "nab", 0 0, L_0x89847be20;  1 drivers
v0x898aeaa80_0 .net "nbCin", 0 0, L_0x89847bf00;  1 drivers
S_0x898ae5200 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898ae4d80;
 .timescale -9 -9;
P_0x898aaecc0 .param/l "i" 1 6 21, +C4<010>;
S_0x898ae5380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ae5200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886b880 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886b8c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848c000/d .functor XOR 1, L_0x898477520, L_0x8984775c0, C4<0>, C4<0>;
L_0x89848c000 .delay 1 (1,1,1) L_0x89848c000/d;
L_0x89848c070/d .functor XOR 1, L_0x89848c000, L_0x898477660, C4<0>, C4<0>;
L_0x89848c070 .delay 1 (1,1,1) L_0x89848c070/d;
L_0x89848c0e0/d .functor NAND 1, L_0x898477520, L_0x8984775c0, C4<1>, C4<1>;
L_0x89848c0e0 .delay 1 (1,1,1) L_0x89848c0e0/d;
L_0x89848c150/d .functor NAND 1, L_0x898477520, L_0x898477660, C4<1>, C4<1>;
L_0x89848c150 .delay 1 (1,1,1) L_0x89848c150/d;
L_0x89848c1c0/d .functor NAND 1, L_0x8984775c0, L_0x898477660, C4<1>, C4<1>;
L_0x89848c1c0 .delay 1 (1,1,1) L_0x89848c1c0/d;
L_0x89848c230/d .functor NAND 1, L_0x89848c0e0, L_0x89848c150, L_0x89848c1c0, C4<1>;
L_0x89848c230 .delay 1 (1,1,1) L_0x89848c230/d;
v0x898aeab20_0 .net "Cin", 0 0, L_0x898477660;  1 drivers
v0x898aeabc0_0 .net "Cout", 0 0, L_0x89848c230;  1 drivers
v0x898aeac60_0 .net "P", 0 0, L_0x89848c000;  1 drivers
v0x898aead00_0 .net "S", 0 0, L_0x89848c070;  1 drivers
v0x898aeada0_0 .net "a", 0 0, L_0x898477520;  1 drivers
v0x898aeae40_0 .net "b", 0 0, L_0x8984775c0;  1 drivers
v0x898aeaee0_0 .net "naCin", 0 0, L_0x89848c150;  1 drivers
v0x898aeaf80_0 .net "nab", 0 0, L_0x89848c0e0;  1 drivers
v0x898aeb020_0 .net "nbCin", 0 0, L_0x89848c1c0;  1 drivers
S_0x898ae5500 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898ae4d80;
 .timescale -9 -9;
P_0x898aaed00 .param/l "i" 1 6 21, +C4<011>;
S_0x898ae5680 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ae5500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886b900 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886b940 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848c2a0/d .functor XOR 1, L_0x898477700, L_0x8984777a0, C4<0>, C4<0>;
L_0x89848c2a0 .delay 1 (1,1,1) L_0x89848c2a0/d;
L_0x89848c310/d .functor XOR 1, L_0x89848c2a0, L_0x898477840, C4<0>, C4<0>;
L_0x89848c310 .delay 1 (1,1,1) L_0x89848c310/d;
L_0x89848c380/d .functor NAND 1, L_0x898477700, L_0x8984777a0, C4<1>, C4<1>;
L_0x89848c380 .delay 1 (1,1,1) L_0x89848c380/d;
L_0x89848c3f0/d .functor NAND 1, L_0x898477700, L_0x898477840, C4<1>, C4<1>;
L_0x89848c3f0 .delay 1 (1,1,1) L_0x89848c3f0/d;
L_0x89848c460/d .functor NAND 1, L_0x8984777a0, L_0x898477840, C4<1>, C4<1>;
L_0x89848c460 .delay 1 (1,1,1) L_0x89848c460/d;
L_0x89848c4d0/d .functor NAND 1, L_0x89848c380, L_0x89848c3f0, L_0x89848c460, C4<1>;
L_0x89848c4d0 .delay 1 (1,1,1) L_0x89848c4d0/d;
v0x898aeb0c0_0 .net "Cin", 0 0, L_0x898477840;  1 drivers
v0x898aeb160_0 .net "Cout", 0 0, L_0x89848c4d0;  1 drivers
v0x898aeb200_0 .net "P", 0 0, L_0x89848c2a0;  1 drivers
v0x898aeb2a0_0 .net "S", 0 0, L_0x89848c310;  1 drivers
v0x898aeb340_0 .net "a", 0 0, L_0x898477700;  1 drivers
v0x898aeb3e0_0 .net "b", 0 0, L_0x8984777a0;  1 drivers
v0x898aeb480_0 .net "naCin", 0 0, L_0x89848c3f0;  1 drivers
v0x898aeb520_0 .net "nab", 0 0, L_0x89848c380;  1 drivers
v0x898aeb5c0_0 .net "nbCin", 0 0, L_0x89848c460;  1 drivers
S_0x898ae5800 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898ae4d80;
 .timescale -9 -9;
P_0x898aaed40 .param/l "i" 1 6 21, +C4<0100>;
S_0x898ae5980 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ae5800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886b980 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886b9c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848c540/d .functor XOR 1, L_0x8984778e0, L_0x898477980, C4<0>, C4<0>;
L_0x89848c540 .delay 1 (1,1,1) L_0x89848c540/d;
L_0x89848c5b0/d .functor XOR 1, L_0x89848c540, L_0x898477a20, C4<0>, C4<0>;
L_0x89848c5b0 .delay 1 (1,1,1) L_0x89848c5b0/d;
L_0x89848c620/d .functor NAND 1, L_0x8984778e0, L_0x898477980, C4<1>, C4<1>;
L_0x89848c620 .delay 1 (1,1,1) L_0x89848c620/d;
L_0x89848c690/d .functor NAND 1, L_0x8984778e0, L_0x898477a20, C4<1>, C4<1>;
L_0x89848c690 .delay 1 (1,1,1) L_0x89848c690/d;
L_0x89848c700/d .functor NAND 1, L_0x898477980, L_0x898477a20, C4<1>, C4<1>;
L_0x89848c700 .delay 1 (1,1,1) L_0x89848c700/d;
L_0x89848c770/d .functor NAND 1, L_0x89848c620, L_0x89848c690, L_0x89848c700, C4<1>;
L_0x89848c770 .delay 1 (1,1,1) L_0x89848c770/d;
v0x898aeb660_0 .net "Cin", 0 0, L_0x898477a20;  1 drivers
v0x898aeb700_0 .net "Cout", 0 0, L_0x89848c770;  1 drivers
v0x898aeb7a0_0 .net "P", 0 0, L_0x89848c540;  1 drivers
v0x898aeb840_0 .net "S", 0 0, L_0x89848c5b0;  1 drivers
v0x898aeb8e0_0 .net "a", 0 0, L_0x8984778e0;  1 drivers
v0x898aeb980_0 .net "b", 0 0, L_0x898477980;  1 drivers
v0x898aeba20_0 .net "naCin", 0 0, L_0x89848c690;  1 drivers
v0x898aebac0_0 .net "nab", 0 0, L_0x89848c620;  1 drivers
v0x898aebb60_0 .net "nbCin", 0 0, L_0x89848c700;  1 drivers
S_0x898ae5b00 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898ae4d80;
 .timescale -9 -9;
P_0x898aaedc0 .param/l "i" 1 6 21, +C4<0101>;
S_0x898ae5c80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ae5b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886ba00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886ba40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848c7e0/d .functor XOR 1, L_0x898477ac0, L_0x898477b60, C4<0>, C4<0>;
L_0x89848c7e0 .delay 1 (1,1,1) L_0x89848c7e0/d;
L_0x89848c850/d .functor XOR 1, L_0x89848c7e0, L_0x898477c00, C4<0>, C4<0>;
L_0x89848c850 .delay 1 (1,1,1) L_0x89848c850/d;
L_0x89848c8c0/d .functor NAND 1, L_0x898477ac0, L_0x898477b60, C4<1>, C4<1>;
L_0x89848c8c0 .delay 1 (1,1,1) L_0x89848c8c0/d;
L_0x89848c930/d .functor NAND 1, L_0x898477ac0, L_0x898477c00, C4<1>, C4<1>;
L_0x89848c930 .delay 1 (1,1,1) L_0x89848c930/d;
L_0x89848c9a0/d .functor NAND 1, L_0x898477b60, L_0x898477c00, C4<1>, C4<1>;
L_0x89848c9a0 .delay 1 (1,1,1) L_0x89848c9a0/d;
L_0x89848ca10/d .functor NAND 1, L_0x89848c8c0, L_0x89848c930, L_0x89848c9a0, C4<1>;
L_0x89848ca10 .delay 1 (1,1,1) L_0x89848ca10/d;
v0x898aebc00_0 .net "Cin", 0 0, L_0x898477c00;  1 drivers
v0x898aebca0_0 .net "Cout", 0 0, L_0x89848ca10;  1 drivers
v0x898aebd40_0 .net "P", 0 0, L_0x89848c7e0;  1 drivers
v0x898aebde0_0 .net "S", 0 0, L_0x89848c850;  1 drivers
v0x898aebe80_0 .net "a", 0 0, L_0x898477ac0;  1 drivers
v0x898aebf20_0 .net "b", 0 0, L_0x898477b60;  1 drivers
v0x898aec000_0 .net "naCin", 0 0, L_0x89848c930;  1 drivers
v0x898aec0a0_0 .net "nab", 0 0, L_0x89848c8c0;  1 drivers
v0x898aec140_0 .net "nbCin", 0 0, L_0x89848c9a0;  1 drivers
S_0x898ae5e00 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898ae4d80;
 .timescale -9 -9;
P_0x898aaee00 .param/l "i" 1 6 21, +C4<0110>;
S_0x898ae5f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ae5e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886ba80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886bac0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848ca80/d .functor XOR 1, L_0x898477ca0, L_0x898477d40, C4<0>, C4<0>;
L_0x89848ca80 .delay 1 (1,1,1) L_0x89848ca80/d;
L_0x89848caf0/d .functor XOR 1, L_0x89848ca80, L_0x898477e80, C4<0>, C4<0>;
L_0x89848caf0 .delay 1 (1,1,1) L_0x89848caf0/d;
L_0x89848cb60/d .functor NAND 1, L_0x898477ca0, L_0x898477d40, C4<1>, C4<1>;
L_0x89848cb60 .delay 1 (1,1,1) L_0x89848cb60/d;
L_0x89848cbd0/d .functor NAND 1, L_0x898477ca0, L_0x898477e80, C4<1>, C4<1>;
L_0x89848cbd0 .delay 1 (1,1,1) L_0x89848cbd0/d;
L_0x89848cc40/d .functor NAND 1, L_0x898477d40, L_0x898477e80, C4<1>, C4<1>;
L_0x89848cc40 .delay 1 (1,1,1) L_0x89848cc40/d;
L_0x89848ccb0/d .functor NAND 1, L_0x89848cb60, L_0x89848cbd0, L_0x89848cc40, C4<1>;
L_0x89848ccb0 .delay 1 (1,1,1) L_0x89848ccb0/d;
v0x898aec1e0_0 .net "Cin", 0 0, L_0x898477e80;  1 drivers
v0x898aec280_0 .net "Cout", 0 0, L_0x89848ccb0;  1 drivers
v0x898aec320_0 .net "P", 0 0, L_0x89848ca80;  1 drivers
v0x898aec3c0_0 .net "S", 0 0, L_0x89848caf0;  1 drivers
v0x898aec460_0 .net "a", 0 0, L_0x898477ca0;  1 drivers
v0x898aec500_0 .net "b", 0 0, L_0x898477d40;  1 drivers
v0x898aec5a0_0 .net "naCin", 0 0, L_0x89848cbd0;  1 drivers
v0x898aec640_0 .net "nab", 0 0, L_0x89848cb60;  1 drivers
v0x898aec6e0_0 .net "nbCin", 0 0, L_0x89848cc40;  1 drivers
S_0x898ae6100 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898ae4d80;
 .timescale -9 -9;
P_0x898aaee40 .param/l "i" 1 6 21, +C4<0111>;
S_0x898ae6280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ae6100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886bb00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886bb40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848cd20/d .functor XOR 1, L_0x898477f20, L_0x898490000, C4<0>, C4<0>;
L_0x89848cd20 .delay 1 (1,1,1) L_0x89848cd20/d;
L_0x89848cd90/d .functor XOR 1, L_0x89848cd20, L_0x8984900a0, C4<0>, C4<0>;
L_0x89848cd90 .delay 1 (1,1,1) L_0x89848cd90/d;
L_0x89848ce00/d .functor NAND 1, L_0x898477f20, L_0x898490000, C4<1>, C4<1>;
L_0x89848ce00 .delay 1 (1,1,1) L_0x89848ce00/d;
L_0x89848ce70/d .functor NAND 1, L_0x898477f20, L_0x8984900a0, C4<1>, C4<1>;
L_0x89848ce70 .delay 1 (1,1,1) L_0x89848ce70/d;
L_0x89848cee0/d .functor NAND 1, L_0x898490000, L_0x8984900a0, C4<1>, C4<1>;
L_0x89848cee0 .delay 1 (1,1,1) L_0x89848cee0/d;
L_0x89848cf50/d .functor NAND 1, L_0x89848ce00, L_0x89848ce70, L_0x89848cee0, C4<1>;
L_0x89848cf50 .delay 1 (1,1,1) L_0x89848cf50/d;
v0x898aec780_0 .net "Cin", 0 0, L_0x8984900a0;  1 drivers
v0x898aec820_0 .net "Cout", 0 0, L_0x89848cf50;  1 drivers
v0x898aec8c0_0 .net "P", 0 0, L_0x89848cd20;  1 drivers
v0x898aec960_0 .net "S", 0 0, L_0x89848cd90;  1 drivers
v0x898aeca00_0 .net "a", 0 0, L_0x898477f20;  1 drivers
v0x898aecaa0_0 .net "b", 0 0, L_0x898490000;  1 drivers
v0x898aecb40_0 .net "naCin", 0 0, L_0x89848ce70;  1 drivers
v0x898aecbe0_0 .net "nab", 0 0, L_0x89848ce00;  1 drivers
v0x898aecc80_0 .net "nbCin", 0 0, L_0x89848cee0;  1 drivers
S_0x898ae6400 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898ae4d80;
 .timescale -9 -9;
P_0x898aaee80 .param/l "i" 1 6 21, +C4<01000>;
S_0x898ae6580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ae6400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886bb80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886bbc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848cfc0/d .functor XOR 1, L_0x898490140, L_0x8984901e0, C4<0>, C4<0>;
L_0x89848cfc0 .delay 1 (1,1,1) L_0x89848cfc0/d;
L_0x89848d030/d .functor XOR 1, L_0x89848cfc0, L_0x898490280, C4<0>, C4<0>;
L_0x89848d030 .delay 1 (1,1,1) L_0x89848d030/d;
L_0x89848d0a0/d .functor NAND 1, L_0x898490140, L_0x8984901e0, C4<1>, C4<1>;
L_0x89848d0a0 .delay 1 (1,1,1) L_0x89848d0a0/d;
L_0x89848d110/d .functor NAND 1, L_0x898490140, L_0x898490280, C4<1>, C4<1>;
L_0x89848d110 .delay 1 (1,1,1) L_0x89848d110/d;
L_0x89848d180/d .functor NAND 1, L_0x8984901e0, L_0x898490280, C4<1>, C4<1>;
L_0x89848d180 .delay 1 (1,1,1) L_0x89848d180/d;
L_0x89848d1f0/d .functor NAND 1, L_0x89848d0a0, L_0x89848d110, L_0x89848d180, C4<1>;
L_0x89848d1f0 .delay 1 (1,1,1) L_0x89848d1f0/d;
v0x898aecd20_0 .net "Cin", 0 0, L_0x898490280;  1 drivers
v0x898aecdc0_0 .net "Cout", 0 0, L_0x89848d1f0;  1 drivers
v0x898aece60_0 .net "P", 0 0, L_0x89848cfc0;  1 drivers
v0x898aecf00_0 .net "S", 0 0, L_0x89848d030;  1 drivers
v0x898aecfa0_0 .net "a", 0 0, L_0x898490140;  1 drivers
v0x898aed040_0 .net "b", 0 0, L_0x8984901e0;  1 drivers
v0x898aed0e0_0 .net "naCin", 0 0, L_0x89848d110;  1 drivers
v0x898aed180_0 .net "nab", 0 0, L_0x89848d0a0;  1 drivers
v0x898aed220_0 .net "nbCin", 0 0, L_0x89848d180;  1 drivers
S_0x898ae6700 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898ae4d80;
 .timescale -9 -9;
P_0x898aaed80 .param/l "i" 1 6 21, +C4<01001>;
S_0x898ae6880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ae6700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886bc80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886bcc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848d260/d .functor XOR 1, L_0x898490320, L_0x8984903c0, C4<0>, C4<0>;
L_0x89848d260 .delay 1 (1,1,1) L_0x89848d260/d;
L_0x89848d2d0/d .functor XOR 1, L_0x89848d260, L_0x898490460, C4<0>, C4<0>;
L_0x89848d2d0 .delay 1 (1,1,1) L_0x89848d2d0/d;
L_0x89848d340/d .functor NAND 1, L_0x898490320, L_0x8984903c0, C4<1>, C4<1>;
L_0x89848d340 .delay 1 (1,1,1) L_0x89848d340/d;
L_0x89848d3b0/d .functor NAND 1, L_0x898490320, L_0x898490460, C4<1>, C4<1>;
L_0x89848d3b0 .delay 1 (1,1,1) L_0x89848d3b0/d;
L_0x89848d420/d .functor NAND 1, L_0x8984903c0, L_0x898490460, C4<1>, C4<1>;
L_0x89848d420 .delay 1 (1,1,1) L_0x89848d420/d;
L_0x89848d490/d .functor NAND 1, L_0x89848d340, L_0x89848d3b0, L_0x89848d420, C4<1>;
L_0x89848d490 .delay 1 (1,1,1) L_0x89848d490/d;
v0x898aed2c0_0 .net "Cin", 0 0, L_0x898490460;  1 drivers
v0x898aed360_0 .net "Cout", 0 0, L_0x89848d490;  1 drivers
v0x898aed400_0 .net "P", 0 0, L_0x89848d260;  1 drivers
v0x898aed4a0_0 .net "S", 0 0, L_0x89848d2d0;  1 drivers
v0x898aed540_0 .net "a", 0 0, L_0x898490320;  1 drivers
v0x898aed5e0_0 .net "b", 0 0, L_0x8984903c0;  1 drivers
v0x898aed680_0 .net "naCin", 0 0, L_0x89848d3b0;  1 drivers
v0x898aed720_0 .net "nab", 0 0, L_0x89848d340;  1 drivers
v0x898aed7c0_0 .net "nbCin", 0 0, L_0x89848d420;  1 drivers
S_0x898ae6a00 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898ae4d80;
 .timescale -9 -9;
P_0x898aaeec0 .param/l "i" 1 6 21, +C4<01010>;
S_0x898ae6b80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ae6a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886bd00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886bd40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848d500/d .functor XOR 1, L_0x898490500, L_0x8984905a0, C4<0>, C4<0>;
L_0x89848d500 .delay 1 (1,1,1) L_0x89848d500/d;
L_0x89848d570/d .functor XOR 1, L_0x89848d500, L_0x898490640, C4<0>, C4<0>;
L_0x89848d570 .delay 1 (1,1,1) L_0x89848d570/d;
L_0x89848d5e0/d .functor NAND 1, L_0x898490500, L_0x8984905a0, C4<1>, C4<1>;
L_0x89848d5e0 .delay 1 (1,1,1) L_0x89848d5e0/d;
L_0x89848d650/d .functor NAND 1, L_0x898490500, L_0x898490640, C4<1>, C4<1>;
L_0x89848d650 .delay 1 (1,1,1) L_0x89848d650/d;
L_0x89848d6c0/d .functor NAND 1, L_0x8984905a0, L_0x898490640, C4<1>, C4<1>;
L_0x89848d6c0 .delay 1 (1,1,1) L_0x89848d6c0/d;
L_0x89848d730/d .functor NAND 1, L_0x89848d5e0, L_0x89848d650, L_0x89848d6c0, C4<1>;
L_0x89848d730 .delay 1 (1,1,1) L_0x89848d730/d;
v0x898aed860_0 .net "Cin", 0 0, L_0x898490640;  1 drivers
v0x898aed900_0 .net "Cout", 0 0, L_0x89848d730;  1 drivers
v0x898aed9a0_0 .net "P", 0 0, L_0x89848d500;  1 drivers
v0x898aeda40_0 .net "S", 0 0, L_0x89848d570;  1 drivers
v0x898aedae0_0 .net "a", 0 0, L_0x898490500;  1 drivers
v0x898aedb80_0 .net "b", 0 0, L_0x8984905a0;  1 drivers
v0x898aedc20_0 .net "naCin", 0 0, L_0x89848d650;  1 drivers
v0x898aedcc0_0 .net "nab", 0 0, L_0x89848d5e0;  1 drivers
v0x898aedd60_0 .net "nbCin", 0 0, L_0x89848d6c0;  1 drivers
S_0x898ae6d00 .scope generate, "adder[11]" "adder[11]" 6 21, 6 21 0, S_0x898ae4d80;
 .timescale -9 -9;
P_0x898aaef00 .param/l "i" 1 6 21, +C4<01011>;
S_0x898ae6e80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ae6d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886bd80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886bdc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848d7a0/d .functor XOR 1, L_0x8984906e0, L_0x898490780, C4<0>, C4<0>;
L_0x89848d7a0 .delay 1 (1,1,1) L_0x89848d7a0/d;
L_0x89848d810/d .functor XOR 1, L_0x89848d7a0, L_0x898490820, C4<0>, C4<0>;
L_0x89848d810 .delay 1 (1,1,1) L_0x89848d810/d;
L_0x89848d880/d .functor NAND 1, L_0x8984906e0, L_0x898490780, C4<1>, C4<1>;
L_0x89848d880 .delay 1 (1,1,1) L_0x89848d880/d;
L_0x89848d8f0/d .functor NAND 1, L_0x8984906e0, L_0x898490820, C4<1>, C4<1>;
L_0x89848d8f0 .delay 1 (1,1,1) L_0x89848d8f0/d;
L_0x89848d960/d .functor NAND 1, L_0x898490780, L_0x898490820, C4<1>, C4<1>;
L_0x89848d960 .delay 1 (1,1,1) L_0x89848d960/d;
L_0x89848d9d0/d .functor NAND 1, L_0x89848d880, L_0x89848d8f0, L_0x89848d960, C4<1>;
L_0x89848d9d0 .delay 1 (1,1,1) L_0x89848d9d0/d;
v0x898aede00_0 .net "Cin", 0 0, L_0x898490820;  1 drivers
v0x898aedea0_0 .net "Cout", 0 0, L_0x89848d9d0;  1 drivers
v0x898aedf40_0 .net "P", 0 0, L_0x89848d7a0;  1 drivers
v0x898aedfe0_0 .net "S", 0 0, L_0x89848d810;  1 drivers
v0x898aee080_0 .net "a", 0 0, L_0x8984906e0;  1 drivers
v0x898aee120_0 .net "b", 0 0, L_0x898490780;  1 drivers
v0x898aee1c0_0 .net "naCin", 0 0, L_0x89848d8f0;  1 drivers
v0x898aee260_0 .net "nab", 0 0, L_0x89848d880;  1 drivers
v0x898aee300_0 .net "nbCin", 0 0, L_0x89848d960;  1 drivers
S_0x898ae7000 .scope generate, "adder[12]" "adder[12]" 6 21, 6 21 0, S_0x898ae4d80;
 .timescale -9 -9;
P_0x898aaef40 .param/l "i" 1 6 21, +C4<01100>;
S_0x898ae7180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ae7000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886be00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886be40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848da40/d .functor XOR 1, L_0x8984908c0, L_0x898490960, C4<0>, C4<0>;
L_0x89848da40 .delay 1 (1,1,1) L_0x89848da40/d;
L_0x89848dab0/d .functor XOR 1, L_0x89848da40, L_0x898490a00, C4<0>, C4<0>;
L_0x89848dab0 .delay 1 (1,1,1) L_0x89848dab0/d;
L_0x89848db20/d .functor NAND 1, L_0x8984908c0, L_0x898490960, C4<1>, C4<1>;
L_0x89848db20 .delay 1 (1,1,1) L_0x89848db20/d;
L_0x89848db90/d .functor NAND 1, L_0x8984908c0, L_0x898490a00, C4<1>, C4<1>;
L_0x89848db90 .delay 1 (1,1,1) L_0x89848db90/d;
L_0x89848dc00/d .functor NAND 1, L_0x898490960, L_0x898490a00, C4<1>, C4<1>;
L_0x89848dc00 .delay 1 (1,1,1) L_0x89848dc00/d;
L_0x89848dc70/d .functor NAND 1, L_0x89848db20, L_0x89848db90, L_0x89848dc00, C4<1>;
L_0x89848dc70 .delay 1 (1,1,1) L_0x89848dc70/d;
v0x898aee3a0_0 .net "Cin", 0 0, L_0x898490a00;  1 drivers
v0x898aee440_0 .net "Cout", 0 0, L_0x89848dc70;  1 drivers
v0x898aee4e0_0 .net "P", 0 0, L_0x89848da40;  1 drivers
v0x898aee580_0 .net "S", 0 0, L_0x89848dab0;  1 drivers
v0x898aee620_0 .net "a", 0 0, L_0x8984908c0;  1 drivers
v0x898aee6c0_0 .net "b", 0 0, L_0x898490960;  1 drivers
v0x898aee760_0 .net "naCin", 0 0, L_0x89848db90;  1 drivers
v0x898aee800_0 .net "nab", 0 0, L_0x89848db20;  1 drivers
v0x898aee8a0_0 .net "nbCin", 0 0, L_0x89848dc00;  1 drivers
S_0x898ae7300 .scope generate, "adder[13]" "adder[13]" 6 21, 6 21 0, S_0x898ae4d80;
 .timescale -9 -9;
P_0x898aaef80 .param/l "i" 1 6 21, +C4<01101>;
S_0x898ae7480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ae7300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886be80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886bec0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848dce0/d .functor XOR 1, L_0x898490aa0, L_0x898490b40, C4<0>, C4<0>;
L_0x89848dce0 .delay 1 (1,1,1) L_0x89848dce0/d;
L_0x89848dd50/d .functor XOR 1, L_0x89848dce0, L_0x898490be0, C4<0>, C4<0>;
L_0x89848dd50 .delay 1 (1,1,1) L_0x89848dd50/d;
L_0x89848ddc0/d .functor NAND 1, L_0x898490aa0, L_0x898490b40, C4<1>, C4<1>;
L_0x89848ddc0 .delay 1 (1,1,1) L_0x89848ddc0/d;
L_0x89848de30/d .functor NAND 1, L_0x898490aa0, L_0x898490be0, C4<1>, C4<1>;
L_0x89848de30 .delay 1 (1,1,1) L_0x89848de30/d;
L_0x89848dea0/d .functor NAND 1, L_0x898490b40, L_0x898490be0, C4<1>, C4<1>;
L_0x89848dea0 .delay 1 (1,1,1) L_0x89848dea0/d;
L_0x89848df10/d .functor NAND 1, L_0x89848ddc0, L_0x89848de30, L_0x89848dea0, C4<1>;
L_0x89848df10 .delay 1 (1,1,1) L_0x89848df10/d;
v0x898aee940_0 .net "Cin", 0 0, L_0x898490be0;  1 drivers
v0x898aee9e0_0 .net "Cout", 0 0, L_0x89848df10;  1 drivers
v0x898aeea80_0 .net "P", 0 0, L_0x89848dce0;  1 drivers
v0x898aeeb20_0 .net "S", 0 0, L_0x89848dd50;  1 drivers
v0x898aeebc0_0 .net "a", 0 0, L_0x898490aa0;  1 drivers
v0x898aeec60_0 .net "b", 0 0, L_0x898490b40;  1 drivers
v0x898aeed00_0 .net "naCin", 0 0, L_0x89848de30;  1 drivers
v0x898aeeda0_0 .net "nab", 0 0, L_0x89848ddc0;  1 drivers
v0x898aeee40_0 .net "nbCin", 0 0, L_0x89848dea0;  1 drivers
S_0x898ae7600 .scope generate, "adder[14]" "adder[14]" 6 21, 6 21 0, S_0x898ae4d80;
 .timescale -9 -9;
P_0x898aaefc0 .param/l "i" 1 6 21, +C4<01110>;
S_0x898ae7780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ae7600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886bf00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886bf40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848df80/d .functor XOR 1, L_0x898490c80, L_0x898490d20, C4<0>, C4<0>;
L_0x89848df80 .delay 1 (1,1,1) L_0x89848df80/d;
L_0x89848dff0/d .functor XOR 1, L_0x89848df80, L_0x898490dc0, C4<0>, C4<0>;
L_0x89848dff0 .delay 1 (1,1,1) L_0x89848dff0/d;
L_0x89848e060/d .functor NAND 1, L_0x898490c80, L_0x898490d20, C4<1>, C4<1>;
L_0x89848e060 .delay 1 (1,1,1) L_0x89848e060/d;
L_0x89848e0d0/d .functor NAND 1, L_0x898490c80, L_0x898490dc0, C4<1>, C4<1>;
L_0x89848e0d0 .delay 1 (1,1,1) L_0x89848e0d0/d;
L_0x89848e140/d .functor NAND 1, L_0x898490d20, L_0x898490dc0, C4<1>, C4<1>;
L_0x89848e140 .delay 1 (1,1,1) L_0x89848e140/d;
L_0x89848e1b0/d .functor NAND 1, L_0x89848e060, L_0x89848e0d0, L_0x89848e140, C4<1>;
L_0x89848e1b0 .delay 1 (1,1,1) L_0x89848e1b0/d;
v0x898aeeee0_0 .net "Cin", 0 0, L_0x898490dc0;  1 drivers
v0x898aeef80_0 .net "Cout", 0 0, L_0x89848e1b0;  1 drivers
v0x898aef020_0 .net "P", 0 0, L_0x89848df80;  1 drivers
v0x898aef0c0_0 .net "S", 0 0, L_0x89848dff0;  1 drivers
v0x898aef160_0 .net "a", 0 0, L_0x898490c80;  1 drivers
v0x898aef200_0 .net "b", 0 0, L_0x898490d20;  1 drivers
v0x898aef2a0_0 .net "naCin", 0 0, L_0x89848e0d0;  1 drivers
v0x898aef340_0 .net "nab", 0 0, L_0x89848e060;  1 drivers
v0x898aef3e0_0 .net "nbCin", 0 0, L_0x89848e140;  1 drivers
S_0x898ae7900 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898ae4d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x89886bf80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x89886bfc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848e220/d .functor XOR 1, L_0x898490e60, L_0x898490f00, C4<0>, C4<0>;
L_0x89848e220 .delay 1 (1,1,1) L_0x89848e220/d;
L_0x89848e290/d .functor XOR 1, L_0x89848e220, v0x898af4820_0, C4<0>, C4<0>;
L_0x89848e290 .delay 1 (1,1,1) L_0x89848e290/d;
L_0x89848e300/d .functor NAND 1, L_0x898490e60, L_0x898490f00, C4<1>, C4<1>;
L_0x89848e300 .delay 1 (1,1,1) L_0x89848e300/d;
L_0x89848e370/d .functor NAND 1, L_0x898490e60, v0x898af4820_0, C4<1>, C4<1>;
L_0x89848e370 .delay 1 (1,1,1) L_0x89848e370/d;
L_0x89848e3e0/d .functor NAND 1, L_0x898490f00, v0x898af4820_0, C4<1>, C4<1>;
L_0x89848e3e0 .delay 1 (1,1,1) L_0x89848e3e0/d;
L_0x89848e450/d .functor NAND 1, L_0x89848e300, L_0x89848e370, L_0x89848e3e0, C4<1>;
L_0x89848e450 .delay 1 (1,1,1) L_0x89848e450/d;
v0x898aef480_0 .net "Cin", 0 0, v0x898af4820_0;  alias, 1 drivers
v0x898aef520_0 .net "Cout", 0 0, L_0x89848e450;  1 drivers
v0x898aef5c0_0 .net "P", 0 0, L_0x89848e220;  1 drivers
v0x898aef660_0 .net "S", 0 0, L_0x89848e290;  1 drivers
v0x898aef700_0 .net "a", 0 0, L_0x898490e60;  1 drivers
v0x898aef7a0_0 .net "b", 0 0, L_0x898490f00;  1 drivers
v0x898aef840_0 .net "naCin", 0 0, L_0x89848e370;  1 drivers
v0x898aef8e0_0 .net "nab", 0 0, L_0x89848e300;  1 drivers
v0x898aef980_0 .net "nbCin", 0 0, L_0x89848e3e0;  1 drivers
S_0x898ae7a80 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898ae4900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "in";
    .port_info 2 /OUTPUT 16 "out";
P_0x898aaebc0 .param/l "N" 0 8 4, +C4<00000000000000000000000000010000>;
v0x898af4500_0 .net "clk", 0 0, v0x898af4aa0_0;  alias, 1 drivers
v0x898af45a0_0 .net "in", 15 0, L_0x899187700;  1 drivers
v0x898af4640_0 .var "out", 15 0;
E_0x8997013c0 .event posedge, v0x898af43c0_0;
S_0x898ae7c00 .scope generate, "WIDTH_TEST[16]" "WIDTH_TEST[16]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898aaf240 .param/l "w" 1 3 23, +C4<010000>;
v0x898b035c0_0 .var "A", 15 0;
v0x898b03660_0 .var "B", 15 0;
v0x898b03700_0 .var "Cin", 0 0;
v0x898b037a0_0 .net "Cout", 0 0, L_0x898492da0;  1 drivers
v0x898b03840_0 .net "P", 15 0, L_0x899187840;  1 drivers
v0x898b038e0_0 .net "S", 15 0, L_0x898a7ebc0;  1 drivers
v0x898b03980_0 .var "clk", 0 0;
v0x898b03a20_0 .var "expected_sum", 16 0;
v0x898b03ac0_0 .net "out", 16 0, v0x898b03520_0;  1 drivers
L_0x899187980 .concat [ 16 1 0 0], L_0x898a7ebc0, L_0x898492da0;
S_0x898ae7d80 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898ae7c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 16 "A";
    .port_info 3 /INPUT 16 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 16 "P";
    .port_info 7 /OUTPUT 16 "S";
P_0x898aaf280 .param/l "N" 0 4 7, +C4<00000000000000000000000000010000>;
L_0x89849cfc0 .functor NOT 1, v0x898b03980_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x89849d030 .functor AND 1, L_0x89849cfc0, L_0x898cbc448, C4<1>, C4<1>;
v0x898b02da0_0 .net "A", 15 0, v0x898b035c0_0;  1 drivers
v0x898b02e40_0 .net "B", 15 0, v0x898b03660_0;  1 drivers
v0x898b02ee0_0 .net "Cin", 0 0, v0x898b03700_0;  1 drivers
v0x898b02f80_0 .net "Cout", 0 0, L_0x898492da0;  alias, 1 drivers
v0x898b03020_0 .net "P", 15 0, L_0x899187840;  alias, 1 drivers
v0x898b030c0_0 .net "RCA_sum", 15 0, L_0x8991878e0;  1 drivers
v0x898b03160_0 .net "S", 15 0, L_0x898a7ebc0;  alias, 1 drivers
v0x898b03200_0 .net *"_ivl_0", 0 0, L_0x89849cfc0;  1 drivers
v0x898b032a0_0 .net "clk", 0 0, v0x898b03980_0;  1 drivers
v0x898b03340_0 .net "enable", 0 0, L_0x898cbc448;  1 drivers
S_0x898af8000 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898ae7d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898aaf300 .param/l "N" 0 5 4, +C4<00000000000000000000000000010000>;
o0x898c3b340 .functor BUFZ 16, c4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898af4c80_0 name=_ivl_0
v0x898af4d20_0 .net "control", 0 0, L_0x89849d030;  1 drivers
v0x898af4dc0_0 .net "in", 15 0, L_0x8991878e0;  alias, 1 drivers
v0x898af4e60_0 .net "out", 15 0, L_0x898a7ebc0;  alias, 1 drivers
L_0x898a7ebc0 .functor MUXZ 16, o0x898c3b340, L_0x8991878e0, L_0x89849d030, C4<>;
S_0x898af8180 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898ae7d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 16 "P";
    .port_info 5 /OUTPUT 16 "S";
P_0x898aaf340 .param/l "N" 0 6 4, +C4<00000000000000000000000000010000>;
v0x898b02940_0 .net "A", 15 0, v0x898b035c0_0;  alias, 1 drivers
v0x898b029e0_0 .net "B", 15 0, v0x898b03660_0;  alias, 1 drivers
v0x898b02a80_0 .net "C", 15 0, L_0x8991877a0;  1 drivers
v0x898b02b20_0 .net "Cin", 0 0, v0x898b03700_0;  alias, 1 drivers
v0x898b02bc0_0 .net "Cout", 0 0, L_0x898492da0;  alias, 1 drivers
v0x898b02c60_0 .net "P", 15 0, L_0x899187840;  alias, 1 drivers
v0x898b02d00_0 .net "S", 15 0, L_0x8991878e0;  alias, 1 drivers
L_0x898491040 .part v0x898b035c0_0, 1, 1;
L_0x8984910e0 .part v0x898b03660_0, 1, 1;
L_0x898491180 .part L_0x8991877a0, 0, 1;
L_0x898491220 .part v0x898b035c0_0, 2, 1;
L_0x8984912c0 .part v0x898b03660_0, 2, 1;
L_0x898491360 .part L_0x8991877a0, 1, 1;
L_0x898491400 .part v0x898b035c0_0, 3, 1;
L_0x8984914a0 .part v0x898b03660_0, 3, 1;
L_0x898491540 .part L_0x8991877a0, 2, 1;
L_0x8984915e0 .part v0x898b035c0_0, 4, 1;
L_0x898491680 .part v0x898b03660_0, 4, 1;
L_0x898491720 .part L_0x8991877a0, 3, 1;
L_0x8984917c0 .part v0x898b035c0_0, 5, 1;
L_0x898491860 .part v0x898b03660_0, 5, 1;
L_0x898491900 .part L_0x8991877a0, 4, 1;
L_0x8984919a0 .part v0x898b035c0_0, 6, 1;
L_0x898491a40 .part v0x898b03660_0, 6, 1;
L_0x898491b80 .part L_0x8991877a0, 5, 1;
L_0x898491c20 .part v0x898b035c0_0, 7, 1;
L_0x898491cc0 .part v0x898b03660_0, 7, 1;
L_0x898491d60 .part L_0x8991877a0, 6, 1;
L_0x898491ae0 .part v0x898b035c0_0, 8, 1;
L_0x898491e00 .part v0x898b03660_0, 8, 1;
L_0x898491ea0 .part L_0x8991877a0, 7, 1;
L_0x898491f40 .part v0x898b035c0_0, 9, 1;
L_0x898491fe0 .part v0x898b03660_0, 9, 1;
L_0x898492080 .part L_0x8991877a0, 8, 1;
L_0x898492120 .part v0x898b035c0_0, 10, 1;
L_0x8984921c0 .part v0x898b03660_0, 10, 1;
L_0x898492260 .part L_0x8991877a0, 9, 1;
L_0x898492300 .part v0x898b035c0_0, 11, 1;
L_0x8984923a0 .part v0x898b03660_0, 11, 1;
L_0x898492440 .part L_0x8991877a0, 10, 1;
L_0x8984924e0 .part v0x898b035c0_0, 12, 1;
L_0x898492580 .part v0x898b03660_0, 12, 1;
L_0x898492620 .part L_0x8991877a0, 11, 1;
L_0x8984926c0 .part v0x898b035c0_0, 13, 1;
L_0x898492760 .part v0x898b03660_0, 13, 1;
L_0x898492800 .part L_0x8991877a0, 12, 1;
L_0x8984928a0 .part v0x898b035c0_0, 14, 1;
L_0x898492940 .part v0x898b03660_0, 14, 1;
L_0x8984929e0 .part L_0x8991877a0, 13, 1;
L_0x898492a80 .part v0x898b035c0_0, 15, 1;
L_0x898492b20 .part v0x898b03660_0, 15, 1;
L_0x898492bc0 .part L_0x8991877a0, 14, 1;
L_0x898492c60 .part v0x898b035c0_0, 0, 1;
L_0x898492d00 .part v0x898b03660_0, 0, 1;
LS_0x8991877a0_0_0 .concat8 [ 1 1 1 1], L_0x89849cf50, L_0x89848e7d0, L_0x89848ea70, L_0x89848ed10;
LS_0x8991877a0_0_4 .concat8 [ 1 1 1 1], L_0x89848efb0, L_0x89848f250, L_0x89848f4f0, L_0x89848f790;
LS_0x8991877a0_0_8 .concat8 [ 1 1 1 1], L_0x89848fa30, L_0x89848fcd0, L_0x89848ff70, L_0x89849c230;
LS_0x8991877a0_0_12 .concat8 [ 1 1 1 1], L_0x89849c4d0, L_0x89849c770, L_0x89849ca10, L_0x89849ccb0;
L_0x8991877a0 .concat8 [ 4 4 4 4], LS_0x8991877a0_0_0, LS_0x8991877a0_0_4, LS_0x8991877a0_0_8, LS_0x8991877a0_0_12;
LS_0x899187840_0_0 .concat8 [ 1 1 1 1], L_0x89849cd20, L_0x89848e5a0, L_0x89848e840, L_0x89848eae0;
LS_0x899187840_0_4 .concat8 [ 1 1 1 1], L_0x89848ed80, L_0x89848f020, L_0x89848f2c0, L_0x89848f560;
LS_0x899187840_0_8 .concat8 [ 1 1 1 1], L_0x89848f800, L_0x89848faa0, L_0x89848fd40, L_0x89849c000;
LS_0x899187840_0_12 .concat8 [ 1 1 1 1], L_0x89849c2a0, L_0x89849c540, L_0x89849c7e0, L_0x89849ca80;
L_0x899187840 .concat8 [ 4 4 4 4], LS_0x899187840_0_0, LS_0x899187840_0_4, LS_0x899187840_0_8, LS_0x899187840_0_12;
LS_0x8991878e0_0_0 .concat8 [ 1 1 1 1], L_0x89849cd90, L_0x89848e610, L_0x89848e8b0, L_0x89848eb50;
LS_0x8991878e0_0_4 .concat8 [ 1 1 1 1], L_0x89848edf0, L_0x89848f090, L_0x89848f330, L_0x89848f5d0;
LS_0x8991878e0_0_8 .concat8 [ 1 1 1 1], L_0x89848f870, L_0x89848fb10, L_0x89848fdb0, L_0x89849c070;
LS_0x8991878e0_0_12 .concat8 [ 1 1 1 1], L_0x89849c310, L_0x89849c5b0, L_0x89849c850, L_0x89849caf0;
L_0x8991878e0 .concat8 [ 4 4 4 4], LS_0x8991878e0_0_0, LS_0x8991878e0_0_4, LS_0x8991878e0_0_8, LS_0x8991878e0_0_12;
L_0x898492da0 .part L_0x8991877a0, 15, 1;
S_0x898af8300 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898af8180;
 .timescale -9 -9;
P_0x898aaf380 .param/l "i" 1 6 21, +C4<01>;
S_0x898af8480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898af8300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898868e00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898868e40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848e5a0/d .functor XOR 1, L_0x898491040, L_0x8984910e0, C4<0>, C4<0>;
L_0x89848e5a0 .delay 1 (1,1,1) L_0x89848e5a0/d;
L_0x89848e610/d .functor XOR 1, L_0x89848e5a0, L_0x898491180, C4<0>, C4<0>;
L_0x89848e610 .delay 1 (1,1,1) L_0x89848e610/d;
L_0x89848e680/d .functor NAND 1, L_0x898491040, L_0x8984910e0, C4<1>, C4<1>;
L_0x89848e680 .delay 1 (1,1,1) L_0x89848e680/d;
L_0x89848e6f0/d .functor NAND 1, L_0x898491040, L_0x898491180, C4<1>, C4<1>;
L_0x89848e6f0 .delay 1 (1,1,1) L_0x89848e6f0/d;
L_0x89848e760/d .functor NAND 1, L_0x8984910e0, L_0x898491180, C4<1>, C4<1>;
L_0x89848e760 .delay 1 (1,1,1) L_0x89848e760/d;
L_0x89848e7d0/d .functor NAND 1, L_0x89848e680, L_0x89848e6f0, L_0x89848e760, C4<1>;
L_0x89848e7d0 .delay 1 (1,1,1) L_0x89848e7d0/d;
v0x898af4f00_0 .net "Cin", 0 0, L_0x898491180;  1 drivers
v0x898af4fa0_0 .net "Cout", 0 0, L_0x89848e7d0;  1 drivers
v0x898af5040_0 .net "P", 0 0, L_0x89848e5a0;  1 drivers
v0x898af50e0_0 .net "S", 0 0, L_0x89848e610;  1 drivers
v0x898af5180_0 .net "a", 0 0, L_0x898491040;  1 drivers
v0x898af5220_0 .net "b", 0 0, L_0x8984910e0;  1 drivers
v0x898af52c0_0 .net "naCin", 0 0, L_0x89848e6f0;  1 drivers
v0x898af5360_0 .net "nab", 0 0, L_0x89848e680;  1 drivers
v0x898af5400_0 .net "nbCin", 0 0, L_0x89848e760;  1 drivers
S_0x898af8600 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898af8180;
 .timescale -9 -9;
P_0x898aaf3c0 .param/l "i" 1 6 21, +C4<010>;
S_0x898af8780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898af8600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afc000 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afc040 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848e840/d .functor XOR 1, L_0x898491220, L_0x8984912c0, C4<0>, C4<0>;
L_0x89848e840 .delay 1 (1,1,1) L_0x89848e840/d;
L_0x89848e8b0/d .functor XOR 1, L_0x89848e840, L_0x898491360, C4<0>, C4<0>;
L_0x89848e8b0 .delay 1 (1,1,1) L_0x89848e8b0/d;
L_0x89848e920/d .functor NAND 1, L_0x898491220, L_0x8984912c0, C4<1>, C4<1>;
L_0x89848e920 .delay 1 (1,1,1) L_0x89848e920/d;
L_0x89848e990/d .functor NAND 1, L_0x898491220, L_0x898491360, C4<1>, C4<1>;
L_0x89848e990 .delay 1 (1,1,1) L_0x89848e990/d;
L_0x89848ea00/d .functor NAND 1, L_0x8984912c0, L_0x898491360, C4<1>, C4<1>;
L_0x89848ea00 .delay 1 (1,1,1) L_0x89848ea00/d;
L_0x89848ea70/d .functor NAND 1, L_0x89848e920, L_0x89848e990, L_0x89848ea00, C4<1>;
L_0x89848ea70 .delay 1 (1,1,1) L_0x89848ea70/d;
v0x898af54a0_0 .net "Cin", 0 0, L_0x898491360;  1 drivers
v0x898af5540_0 .net "Cout", 0 0, L_0x89848ea70;  1 drivers
v0x898af55e0_0 .net "P", 0 0, L_0x89848e840;  1 drivers
v0x898af5680_0 .net "S", 0 0, L_0x89848e8b0;  1 drivers
v0x898af5720_0 .net "a", 0 0, L_0x898491220;  1 drivers
v0x898af57c0_0 .net "b", 0 0, L_0x8984912c0;  1 drivers
v0x898af5860_0 .net "naCin", 0 0, L_0x89848e990;  1 drivers
v0x898af5900_0 .net "nab", 0 0, L_0x89848e920;  1 drivers
v0x898af59a0_0 .net "nbCin", 0 0, L_0x89848ea00;  1 drivers
S_0x898af8900 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898af8180;
 .timescale -9 -9;
P_0x898aaf400 .param/l "i" 1 6 21, +C4<011>;
S_0x898af8a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898af8900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afc080 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afc0c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848eae0/d .functor XOR 1, L_0x898491400, L_0x8984914a0, C4<0>, C4<0>;
L_0x89848eae0 .delay 1 (1,1,1) L_0x89848eae0/d;
L_0x89848eb50/d .functor XOR 1, L_0x89848eae0, L_0x898491540, C4<0>, C4<0>;
L_0x89848eb50 .delay 1 (1,1,1) L_0x89848eb50/d;
L_0x89848ebc0/d .functor NAND 1, L_0x898491400, L_0x8984914a0, C4<1>, C4<1>;
L_0x89848ebc0 .delay 1 (1,1,1) L_0x89848ebc0/d;
L_0x89848ec30/d .functor NAND 1, L_0x898491400, L_0x898491540, C4<1>, C4<1>;
L_0x89848ec30 .delay 1 (1,1,1) L_0x89848ec30/d;
L_0x89848eca0/d .functor NAND 1, L_0x8984914a0, L_0x898491540, C4<1>, C4<1>;
L_0x89848eca0 .delay 1 (1,1,1) L_0x89848eca0/d;
L_0x89848ed10/d .functor NAND 1, L_0x89848ebc0, L_0x89848ec30, L_0x89848eca0, C4<1>;
L_0x89848ed10 .delay 1 (1,1,1) L_0x89848ed10/d;
v0x898af5a40_0 .net "Cin", 0 0, L_0x898491540;  1 drivers
v0x898af5ae0_0 .net "Cout", 0 0, L_0x89848ed10;  1 drivers
v0x898af5b80_0 .net "P", 0 0, L_0x89848eae0;  1 drivers
v0x898af5c20_0 .net "S", 0 0, L_0x89848eb50;  1 drivers
v0x898af5cc0_0 .net "a", 0 0, L_0x898491400;  1 drivers
v0x898af5d60_0 .net "b", 0 0, L_0x8984914a0;  1 drivers
v0x898af5e00_0 .net "naCin", 0 0, L_0x89848ec30;  1 drivers
v0x898af5ea0_0 .net "nab", 0 0, L_0x89848ebc0;  1 drivers
v0x898af5f40_0 .net "nbCin", 0 0, L_0x89848eca0;  1 drivers
S_0x898af8c00 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898af8180;
 .timescale -9 -9;
P_0x898aaf440 .param/l "i" 1 6 21, +C4<0100>;
S_0x898af8d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898af8c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afc100 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afc140 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848ed80/d .functor XOR 1, L_0x8984915e0, L_0x898491680, C4<0>, C4<0>;
L_0x89848ed80 .delay 1 (1,1,1) L_0x89848ed80/d;
L_0x89848edf0/d .functor XOR 1, L_0x89848ed80, L_0x898491720, C4<0>, C4<0>;
L_0x89848edf0 .delay 1 (1,1,1) L_0x89848edf0/d;
L_0x89848ee60/d .functor NAND 1, L_0x8984915e0, L_0x898491680, C4<1>, C4<1>;
L_0x89848ee60 .delay 1 (1,1,1) L_0x89848ee60/d;
L_0x89848eed0/d .functor NAND 1, L_0x8984915e0, L_0x898491720, C4<1>, C4<1>;
L_0x89848eed0 .delay 1 (1,1,1) L_0x89848eed0/d;
L_0x89848ef40/d .functor NAND 1, L_0x898491680, L_0x898491720, C4<1>, C4<1>;
L_0x89848ef40 .delay 1 (1,1,1) L_0x89848ef40/d;
L_0x89848efb0/d .functor NAND 1, L_0x89848ee60, L_0x89848eed0, L_0x89848ef40, C4<1>;
L_0x89848efb0 .delay 1 (1,1,1) L_0x89848efb0/d;
v0x898af5fe0_0 .net "Cin", 0 0, L_0x898491720;  1 drivers
v0x898af6080_0 .net "Cout", 0 0, L_0x89848efb0;  1 drivers
v0x898af6120_0 .net "P", 0 0, L_0x89848ed80;  1 drivers
v0x898af61c0_0 .net "S", 0 0, L_0x89848edf0;  1 drivers
v0x898af6260_0 .net "a", 0 0, L_0x8984915e0;  1 drivers
v0x898af6300_0 .net "b", 0 0, L_0x898491680;  1 drivers
v0x898af63a0_0 .net "naCin", 0 0, L_0x89848eed0;  1 drivers
v0x898af6440_0 .net "nab", 0 0, L_0x89848ee60;  1 drivers
v0x898af64e0_0 .net "nbCin", 0 0, L_0x89848ef40;  1 drivers
S_0x898af8f00 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898af8180;
 .timescale -9 -9;
P_0x898aaf4c0 .param/l "i" 1 6 21, +C4<0101>;
S_0x898af9080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898af8f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afc180 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afc1c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848f020/d .functor XOR 1, L_0x8984917c0, L_0x898491860, C4<0>, C4<0>;
L_0x89848f020 .delay 1 (1,1,1) L_0x89848f020/d;
L_0x89848f090/d .functor XOR 1, L_0x89848f020, L_0x898491900, C4<0>, C4<0>;
L_0x89848f090 .delay 1 (1,1,1) L_0x89848f090/d;
L_0x89848f100/d .functor NAND 1, L_0x8984917c0, L_0x898491860, C4<1>, C4<1>;
L_0x89848f100 .delay 1 (1,1,1) L_0x89848f100/d;
L_0x89848f170/d .functor NAND 1, L_0x8984917c0, L_0x898491900, C4<1>, C4<1>;
L_0x89848f170 .delay 1 (1,1,1) L_0x89848f170/d;
L_0x89848f1e0/d .functor NAND 1, L_0x898491860, L_0x898491900, C4<1>, C4<1>;
L_0x89848f1e0 .delay 1 (1,1,1) L_0x89848f1e0/d;
L_0x89848f250/d .functor NAND 1, L_0x89848f100, L_0x89848f170, L_0x89848f1e0, C4<1>;
L_0x89848f250 .delay 1 (1,1,1) L_0x89848f250/d;
v0x898af6580_0 .net "Cin", 0 0, L_0x898491900;  1 drivers
v0x898af6620_0 .net "Cout", 0 0, L_0x89848f250;  1 drivers
v0x898af66c0_0 .net "P", 0 0, L_0x89848f020;  1 drivers
v0x898af6760_0 .net "S", 0 0, L_0x89848f090;  1 drivers
v0x898af6800_0 .net "a", 0 0, L_0x8984917c0;  1 drivers
v0x898af68a0_0 .net "b", 0 0, L_0x898491860;  1 drivers
v0x898af6940_0 .net "naCin", 0 0, L_0x89848f170;  1 drivers
v0x898af69e0_0 .net "nab", 0 0, L_0x89848f100;  1 drivers
v0x898af6a80_0 .net "nbCin", 0 0, L_0x89848f1e0;  1 drivers
S_0x898af9200 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898af8180;
 .timescale -9 -9;
P_0x898aaf500 .param/l "i" 1 6 21, +C4<0110>;
S_0x898af9380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898af9200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afc200 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afc240 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848f2c0/d .functor XOR 1, L_0x8984919a0, L_0x898491a40, C4<0>, C4<0>;
L_0x89848f2c0 .delay 1 (1,1,1) L_0x89848f2c0/d;
L_0x89848f330/d .functor XOR 1, L_0x89848f2c0, L_0x898491b80, C4<0>, C4<0>;
L_0x89848f330 .delay 1 (1,1,1) L_0x89848f330/d;
L_0x89848f3a0/d .functor NAND 1, L_0x8984919a0, L_0x898491a40, C4<1>, C4<1>;
L_0x89848f3a0 .delay 1 (1,1,1) L_0x89848f3a0/d;
L_0x89848f410/d .functor NAND 1, L_0x8984919a0, L_0x898491b80, C4<1>, C4<1>;
L_0x89848f410 .delay 1 (1,1,1) L_0x89848f410/d;
L_0x89848f480/d .functor NAND 1, L_0x898491a40, L_0x898491b80, C4<1>, C4<1>;
L_0x89848f480 .delay 1 (1,1,1) L_0x89848f480/d;
L_0x89848f4f0/d .functor NAND 1, L_0x89848f3a0, L_0x89848f410, L_0x89848f480, C4<1>;
L_0x89848f4f0 .delay 1 (1,1,1) L_0x89848f4f0/d;
v0x898af6b20_0 .net "Cin", 0 0, L_0x898491b80;  1 drivers
v0x898af6bc0_0 .net "Cout", 0 0, L_0x89848f4f0;  1 drivers
v0x898af6c60_0 .net "P", 0 0, L_0x89848f2c0;  1 drivers
v0x898af6d00_0 .net "S", 0 0, L_0x89848f330;  1 drivers
v0x898af6da0_0 .net "a", 0 0, L_0x8984919a0;  1 drivers
v0x898af6e40_0 .net "b", 0 0, L_0x898491a40;  1 drivers
v0x898af6ee0_0 .net "naCin", 0 0, L_0x89848f410;  1 drivers
v0x898af6f80_0 .net "nab", 0 0, L_0x89848f3a0;  1 drivers
v0x898af7020_0 .net "nbCin", 0 0, L_0x89848f480;  1 drivers
S_0x898af9500 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898af8180;
 .timescale -9 -9;
P_0x898aaf540 .param/l "i" 1 6 21, +C4<0111>;
S_0x898af9680 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898af9500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afc280 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afc2c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848f560/d .functor XOR 1, L_0x898491c20, L_0x898491cc0, C4<0>, C4<0>;
L_0x89848f560 .delay 1 (1,1,1) L_0x89848f560/d;
L_0x89848f5d0/d .functor XOR 1, L_0x89848f560, L_0x898491d60, C4<0>, C4<0>;
L_0x89848f5d0 .delay 1 (1,1,1) L_0x89848f5d0/d;
L_0x89848f640/d .functor NAND 1, L_0x898491c20, L_0x898491cc0, C4<1>, C4<1>;
L_0x89848f640 .delay 1 (1,1,1) L_0x89848f640/d;
L_0x89848f6b0/d .functor NAND 1, L_0x898491c20, L_0x898491d60, C4<1>, C4<1>;
L_0x89848f6b0 .delay 1 (1,1,1) L_0x89848f6b0/d;
L_0x89848f720/d .functor NAND 1, L_0x898491cc0, L_0x898491d60, C4<1>, C4<1>;
L_0x89848f720 .delay 1 (1,1,1) L_0x89848f720/d;
L_0x89848f790/d .functor NAND 1, L_0x89848f640, L_0x89848f6b0, L_0x89848f720, C4<1>;
L_0x89848f790 .delay 1 (1,1,1) L_0x89848f790/d;
v0x898af70c0_0 .net "Cin", 0 0, L_0x898491d60;  1 drivers
v0x898af7160_0 .net "Cout", 0 0, L_0x89848f790;  1 drivers
v0x898af7200_0 .net "P", 0 0, L_0x89848f560;  1 drivers
v0x898af72a0_0 .net "S", 0 0, L_0x89848f5d0;  1 drivers
v0x898af7340_0 .net "a", 0 0, L_0x898491c20;  1 drivers
v0x898af73e0_0 .net "b", 0 0, L_0x898491cc0;  1 drivers
v0x898af7480_0 .net "naCin", 0 0, L_0x89848f6b0;  1 drivers
v0x898af7520_0 .net "nab", 0 0, L_0x89848f640;  1 drivers
v0x898af75c0_0 .net "nbCin", 0 0, L_0x89848f720;  1 drivers
S_0x898af9800 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898af8180;
 .timescale -9 -9;
P_0x898aaf580 .param/l "i" 1 6 21, +C4<01000>;
S_0x898af9980 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898af9800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afc300 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afc340 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848f800/d .functor XOR 1, L_0x898491ae0, L_0x898491e00, C4<0>, C4<0>;
L_0x89848f800 .delay 1 (1,1,1) L_0x89848f800/d;
L_0x89848f870/d .functor XOR 1, L_0x89848f800, L_0x898491ea0, C4<0>, C4<0>;
L_0x89848f870 .delay 1 (1,1,1) L_0x89848f870/d;
L_0x89848f8e0/d .functor NAND 1, L_0x898491ae0, L_0x898491e00, C4<1>, C4<1>;
L_0x89848f8e0 .delay 1 (1,1,1) L_0x89848f8e0/d;
L_0x89848f950/d .functor NAND 1, L_0x898491ae0, L_0x898491ea0, C4<1>, C4<1>;
L_0x89848f950 .delay 1 (1,1,1) L_0x89848f950/d;
L_0x89848f9c0/d .functor NAND 1, L_0x898491e00, L_0x898491ea0, C4<1>, C4<1>;
L_0x89848f9c0 .delay 1 (1,1,1) L_0x89848f9c0/d;
L_0x89848fa30/d .functor NAND 1, L_0x89848f8e0, L_0x89848f950, L_0x89848f9c0, C4<1>;
L_0x89848fa30 .delay 1 (1,1,1) L_0x89848fa30/d;
v0x898af7660_0 .net "Cin", 0 0, L_0x898491ea0;  1 drivers
v0x898af7700_0 .net "Cout", 0 0, L_0x89848fa30;  1 drivers
v0x898af77a0_0 .net "P", 0 0, L_0x89848f800;  1 drivers
v0x898af7840_0 .net "S", 0 0, L_0x89848f870;  1 drivers
v0x898af78e0_0 .net "a", 0 0, L_0x898491ae0;  1 drivers
v0x898af7980_0 .net "b", 0 0, L_0x898491e00;  1 drivers
v0x898af7a20_0 .net "naCin", 0 0, L_0x89848f950;  1 drivers
v0x898af7ac0_0 .net "nab", 0 0, L_0x89848f8e0;  1 drivers
v0x898af7b60_0 .net "nbCin", 0 0, L_0x89848f9c0;  1 drivers
S_0x898af9b00 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898af8180;
 .timescale -9 -9;
P_0x898aaf480 .param/l "i" 1 6 21, +C4<01001>;
S_0x898af9c80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898af9b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afc400 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afc440 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848faa0/d .functor XOR 1, L_0x898491f40, L_0x898491fe0, C4<0>, C4<0>;
L_0x89848faa0 .delay 1 (1,1,1) L_0x89848faa0/d;
L_0x89848fb10/d .functor XOR 1, L_0x89848faa0, L_0x898492080, C4<0>, C4<0>;
L_0x89848fb10 .delay 1 (1,1,1) L_0x89848fb10/d;
L_0x89848fb80/d .functor NAND 1, L_0x898491f40, L_0x898491fe0, C4<1>, C4<1>;
L_0x89848fb80 .delay 1 (1,1,1) L_0x89848fb80/d;
L_0x89848fbf0/d .functor NAND 1, L_0x898491f40, L_0x898492080, C4<1>, C4<1>;
L_0x89848fbf0 .delay 1 (1,1,1) L_0x89848fbf0/d;
L_0x89848fc60/d .functor NAND 1, L_0x898491fe0, L_0x898492080, C4<1>, C4<1>;
L_0x89848fc60 .delay 1 (1,1,1) L_0x89848fc60/d;
L_0x89848fcd0/d .functor NAND 1, L_0x89848fb80, L_0x89848fbf0, L_0x89848fc60, C4<1>;
L_0x89848fcd0 .delay 1 (1,1,1) L_0x89848fcd0/d;
v0x898af7c00_0 .net "Cin", 0 0, L_0x898492080;  1 drivers
v0x898af7ca0_0 .net "Cout", 0 0, L_0x89848fcd0;  1 drivers
v0x898af7d40_0 .net "P", 0 0, L_0x89848faa0;  1 drivers
v0x898af7de0_0 .net "S", 0 0, L_0x89848fb10;  1 drivers
v0x898af7e80_0 .net "a", 0 0, L_0x898491f40;  1 drivers
v0x898af7f20_0 .net "b", 0 0, L_0x898491fe0;  1 drivers
v0x898b00000_0 .net "naCin", 0 0, L_0x89848fbf0;  1 drivers
v0x898b000a0_0 .net "nab", 0 0, L_0x89848fb80;  1 drivers
v0x898b00140_0 .net "nbCin", 0 0, L_0x89848fc60;  1 drivers
S_0x898af9e00 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898af8180;
 .timescale -9 -9;
P_0x898aaf5c0 .param/l "i" 1 6 21, +C4<01010>;
S_0x898af9f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898af9e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afc480 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afc4c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89848fd40/d .functor XOR 1, L_0x898492120, L_0x8984921c0, C4<0>, C4<0>;
L_0x89848fd40 .delay 1 (1,1,1) L_0x89848fd40/d;
L_0x89848fdb0/d .functor XOR 1, L_0x89848fd40, L_0x898492260, C4<0>, C4<0>;
L_0x89848fdb0 .delay 1 (1,1,1) L_0x89848fdb0/d;
L_0x89848fe20/d .functor NAND 1, L_0x898492120, L_0x8984921c0, C4<1>, C4<1>;
L_0x89848fe20 .delay 1 (1,1,1) L_0x89848fe20/d;
L_0x89848fe90/d .functor NAND 1, L_0x898492120, L_0x898492260, C4<1>, C4<1>;
L_0x89848fe90 .delay 1 (1,1,1) L_0x89848fe90/d;
L_0x89848ff00/d .functor NAND 1, L_0x8984921c0, L_0x898492260, C4<1>, C4<1>;
L_0x89848ff00 .delay 1 (1,1,1) L_0x89848ff00/d;
L_0x89848ff70/d .functor NAND 1, L_0x89848fe20, L_0x89848fe90, L_0x89848ff00, C4<1>;
L_0x89848ff70 .delay 1 (1,1,1) L_0x89848ff70/d;
v0x898b001e0_0 .net "Cin", 0 0, L_0x898492260;  1 drivers
v0x898b00280_0 .net "Cout", 0 0, L_0x89848ff70;  1 drivers
v0x898b00320_0 .net "P", 0 0, L_0x89848fd40;  1 drivers
v0x898b003c0_0 .net "S", 0 0, L_0x89848fdb0;  1 drivers
v0x898b00460_0 .net "a", 0 0, L_0x898492120;  1 drivers
v0x898b00500_0 .net "b", 0 0, L_0x8984921c0;  1 drivers
v0x898b005a0_0 .net "naCin", 0 0, L_0x89848fe90;  1 drivers
v0x898b00640_0 .net "nab", 0 0, L_0x89848fe20;  1 drivers
v0x898b006e0_0 .net "nbCin", 0 0, L_0x89848ff00;  1 drivers
S_0x898afa100 .scope generate, "adder[11]" "adder[11]" 6 21, 6 21 0, S_0x898af8180;
 .timescale -9 -9;
P_0x898aaf600 .param/l "i" 1 6 21, +C4<01011>;
S_0x898afa280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898afa100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afc500 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afc540 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849c000/d .functor XOR 1, L_0x898492300, L_0x8984923a0, C4<0>, C4<0>;
L_0x89849c000 .delay 1 (1,1,1) L_0x89849c000/d;
L_0x89849c070/d .functor XOR 1, L_0x89849c000, L_0x898492440, C4<0>, C4<0>;
L_0x89849c070 .delay 1 (1,1,1) L_0x89849c070/d;
L_0x89849c0e0/d .functor NAND 1, L_0x898492300, L_0x8984923a0, C4<1>, C4<1>;
L_0x89849c0e0 .delay 1 (1,1,1) L_0x89849c0e0/d;
L_0x89849c150/d .functor NAND 1, L_0x898492300, L_0x898492440, C4<1>, C4<1>;
L_0x89849c150 .delay 1 (1,1,1) L_0x89849c150/d;
L_0x89849c1c0/d .functor NAND 1, L_0x8984923a0, L_0x898492440, C4<1>, C4<1>;
L_0x89849c1c0 .delay 1 (1,1,1) L_0x89849c1c0/d;
L_0x89849c230/d .functor NAND 1, L_0x89849c0e0, L_0x89849c150, L_0x89849c1c0, C4<1>;
L_0x89849c230 .delay 1 (1,1,1) L_0x89849c230/d;
v0x898b00780_0 .net "Cin", 0 0, L_0x898492440;  1 drivers
v0x898b00820_0 .net "Cout", 0 0, L_0x89849c230;  1 drivers
v0x898b008c0_0 .net "P", 0 0, L_0x89849c000;  1 drivers
v0x898b00960_0 .net "S", 0 0, L_0x89849c070;  1 drivers
v0x898b00a00_0 .net "a", 0 0, L_0x898492300;  1 drivers
v0x898b00aa0_0 .net "b", 0 0, L_0x8984923a0;  1 drivers
v0x898b00b40_0 .net "naCin", 0 0, L_0x89849c150;  1 drivers
v0x898b00be0_0 .net "nab", 0 0, L_0x89849c0e0;  1 drivers
v0x898b00c80_0 .net "nbCin", 0 0, L_0x89849c1c0;  1 drivers
S_0x898afa400 .scope generate, "adder[12]" "adder[12]" 6 21, 6 21 0, S_0x898af8180;
 .timescale -9 -9;
P_0x898aaf640 .param/l "i" 1 6 21, +C4<01100>;
S_0x898afa580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898afa400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afc580 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afc5c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849c2a0/d .functor XOR 1, L_0x8984924e0, L_0x898492580, C4<0>, C4<0>;
L_0x89849c2a0 .delay 1 (1,1,1) L_0x89849c2a0/d;
L_0x89849c310/d .functor XOR 1, L_0x89849c2a0, L_0x898492620, C4<0>, C4<0>;
L_0x89849c310 .delay 1 (1,1,1) L_0x89849c310/d;
L_0x89849c380/d .functor NAND 1, L_0x8984924e0, L_0x898492580, C4<1>, C4<1>;
L_0x89849c380 .delay 1 (1,1,1) L_0x89849c380/d;
L_0x89849c3f0/d .functor NAND 1, L_0x8984924e0, L_0x898492620, C4<1>, C4<1>;
L_0x89849c3f0 .delay 1 (1,1,1) L_0x89849c3f0/d;
L_0x89849c460/d .functor NAND 1, L_0x898492580, L_0x898492620, C4<1>, C4<1>;
L_0x89849c460 .delay 1 (1,1,1) L_0x89849c460/d;
L_0x89849c4d0/d .functor NAND 1, L_0x89849c380, L_0x89849c3f0, L_0x89849c460, C4<1>;
L_0x89849c4d0 .delay 1 (1,1,1) L_0x89849c4d0/d;
v0x898b00d20_0 .net "Cin", 0 0, L_0x898492620;  1 drivers
v0x898b00dc0_0 .net "Cout", 0 0, L_0x89849c4d0;  1 drivers
v0x898b00e60_0 .net "P", 0 0, L_0x89849c2a0;  1 drivers
v0x898b00f00_0 .net "S", 0 0, L_0x89849c310;  1 drivers
v0x898b00fa0_0 .net "a", 0 0, L_0x8984924e0;  1 drivers
v0x898b01040_0 .net "b", 0 0, L_0x898492580;  1 drivers
v0x898b010e0_0 .net "naCin", 0 0, L_0x89849c3f0;  1 drivers
v0x898b01180_0 .net "nab", 0 0, L_0x89849c380;  1 drivers
v0x898b01220_0 .net "nbCin", 0 0, L_0x89849c460;  1 drivers
S_0x898afa700 .scope generate, "adder[13]" "adder[13]" 6 21, 6 21 0, S_0x898af8180;
 .timescale -9 -9;
P_0x898aaf680 .param/l "i" 1 6 21, +C4<01101>;
S_0x898afa880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898afa700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afc600 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afc640 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849c540/d .functor XOR 1, L_0x8984926c0, L_0x898492760, C4<0>, C4<0>;
L_0x89849c540 .delay 1 (1,1,1) L_0x89849c540/d;
L_0x89849c5b0/d .functor XOR 1, L_0x89849c540, L_0x898492800, C4<0>, C4<0>;
L_0x89849c5b0 .delay 1 (1,1,1) L_0x89849c5b0/d;
L_0x89849c620/d .functor NAND 1, L_0x8984926c0, L_0x898492760, C4<1>, C4<1>;
L_0x89849c620 .delay 1 (1,1,1) L_0x89849c620/d;
L_0x89849c690/d .functor NAND 1, L_0x8984926c0, L_0x898492800, C4<1>, C4<1>;
L_0x89849c690 .delay 1 (1,1,1) L_0x89849c690/d;
L_0x89849c700/d .functor NAND 1, L_0x898492760, L_0x898492800, C4<1>, C4<1>;
L_0x89849c700 .delay 1 (1,1,1) L_0x89849c700/d;
L_0x89849c770/d .functor NAND 1, L_0x89849c620, L_0x89849c690, L_0x89849c700, C4<1>;
L_0x89849c770 .delay 1 (1,1,1) L_0x89849c770/d;
v0x898b012c0_0 .net "Cin", 0 0, L_0x898492800;  1 drivers
v0x898b01360_0 .net "Cout", 0 0, L_0x89849c770;  1 drivers
v0x898b01400_0 .net "P", 0 0, L_0x89849c540;  1 drivers
v0x898b014a0_0 .net "S", 0 0, L_0x89849c5b0;  1 drivers
v0x898b01540_0 .net "a", 0 0, L_0x8984926c0;  1 drivers
v0x898b015e0_0 .net "b", 0 0, L_0x898492760;  1 drivers
v0x898b01680_0 .net "naCin", 0 0, L_0x89849c690;  1 drivers
v0x898b01720_0 .net "nab", 0 0, L_0x89849c620;  1 drivers
v0x898b017c0_0 .net "nbCin", 0 0, L_0x89849c700;  1 drivers
S_0x898afaa00 .scope generate, "adder[14]" "adder[14]" 6 21, 6 21 0, S_0x898af8180;
 .timescale -9 -9;
P_0x898aaf6c0 .param/l "i" 1 6 21, +C4<01110>;
S_0x898afab80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898afaa00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afc680 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afc6c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849c7e0/d .functor XOR 1, L_0x8984928a0, L_0x898492940, C4<0>, C4<0>;
L_0x89849c7e0 .delay 1 (1,1,1) L_0x89849c7e0/d;
L_0x89849c850/d .functor XOR 1, L_0x89849c7e0, L_0x8984929e0, C4<0>, C4<0>;
L_0x89849c850 .delay 1 (1,1,1) L_0x89849c850/d;
L_0x89849c8c0/d .functor NAND 1, L_0x8984928a0, L_0x898492940, C4<1>, C4<1>;
L_0x89849c8c0 .delay 1 (1,1,1) L_0x89849c8c0/d;
L_0x89849c930/d .functor NAND 1, L_0x8984928a0, L_0x8984929e0, C4<1>, C4<1>;
L_0x89849c930 .delay 1 (1,1,1) L_0x89849c930/d;
L_0x89849c9a0/d .functor NAND 1, L_0x898492940, L_0x8984929e0, C4<1>, C4<1>;
L_0x89849c9a0 .delay 1 (1,1,1) L_0x89849c9a0/d;
L_0x89849ca10/d .functor NAND 1, L_0x89849c8c0, L_0x89849c930, L_0x89849c9a0, C4<1>;
L_0x89849ca10 .delay 1 (1,1,1) L_0x89849ca10/d;
v0x898b01860_0 .net "Cin", 0 0, L_0x8984929e0;  1 drivers
v0x898b01900_0 .net "Cout", 0 0, L_0x89849ca10;  1 drivers
v0x898b019a0_0 .net "P", 0 0, L_0x89849c7e0;  1 drivers
v0x898b01a40_0 .net "S", 0 0, L_0x89849c850;  1 drivers
v0x898b01ae0_0 .net "a", 0 0, L_0x8984928a0;  1 drivers
v0x898b01b80_0 .net "b", 0 0, L_0x898492940;  1 drivers
v0x898b01c20_0 .net "naCin", 0 0, L_0x89849c930;  1 drivers
v0x898b01cc0_0 .net "nab", 0 0, L_0x89849c8c0;  1 drivers
v0x898b01d60_0 .net "nbCin", 0 0, L_0x89849c9a0;  1 drivers
S_0x898afad00 .scope generate, "adder[15]" "adder[15]" 6 21, 6 21 0, S_0x898af8180;
 .timescale -9 -9;
P_0x898aaf700 .param/l "i" 1 6 21, +C4<01111>;
S_0x898afae80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898afad00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afc700 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afc740 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849ca80/d .functor XOR 1, L_0x898492a80, L_0x898492b20, C4<0>, C4<0>;
L_0x89849ca80 .delay 1 (1,1,1) L_0x89849ca80/d;
L_0x89849caf0/d .functor XOR 1, L_0x89849ca80, L_0x898492bc0, C4<0>, C4<0>;
L_0x89849caf0 .delay 1 (1,1,1) L_0x89849caf0/d;
L_0x89849cb60/d .functor NAND 1, L_0x898492a80, L_0x898492b20, C4<1>, C4<1>;
L_0x89849cb60 .delay 1 (1,1,1) L_0x89849cb60/d;
L_0x89849cbd0/d .functor NAND 1, L_0x898492a80, L_0x898492bc0, C4<1>, C4<1>;
L_0x89849cbd0 .delay 1 (1,1,1) L_0x89849cbd0/d;
L_0x89849cc40/d .functor NAND 1, L_0x898492b20, L_0x898492bc0, C4<1>, C4<1>;
L_0x89849cc40 .delay 1 (1,1,1) L_0x89849cc40/d;
L_0x89849ccb0/d .functor NAND 1, L_0x89849cb60, L_0x89849cbd0, L_0x89849cc40, C4<1>;
L_0x89849ccb0 .delay 1 (1,1,1) L_0x89849ccb0/d;
v0x898b01e00_0 .net "Cin", 0 0, L_0x898492bc0;  1 drivers
v0x898b01ea0_0 .net "Cout", 0 0, L_0x89849ccb0;  1 drivers
v0x898b01f40_0 .net "P", 0 0, L_0x89849ca80;  1 drivers
v0x898b01fe0_0 .net "S", 0 0, L_0x89849caf0;  1 drivers
v0x898b02080_0 .net "a", 0 0, L_0x898492a80;  1 drivers
v0x898b02120_0 .net "b", 0 0, L_0x898492b20;  1 drivers
v0x898b021c0_0 .net "naCin", 0 0, L_0x89849cbd0;  1 drivers
v0x898b02260_0 .net "nab", 0 0, L_0x89849cb60;  1 drivers
v0x898b02300_0 .net "nbCin", 0 0, L_0x89849cc40;  1 drivers
S_0x898afb000 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898af8180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afc780 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afc7c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849cd20/d .functor XOR 1, L_0x898492c60, L_0x898492d00, C4<0>, C4<0>;
L_0x89849cd20 .delay 1 (1,1,1) L_0x89849cd20/d;
L_0x89849cd90/d .functor XOR 1, L_0x89849cd20, v0x898b03700_0, C4<0>, C4<0>;
L_0x89849cd90 .delay 1 (1,1,1) L_0x89849cd90/d;
L_0x89849ce00/d .functor NAND 1, L_0x898492c60, L_0x898492d00, C4<1>, C4<1>;
L_0x89849ce00 .delay 1 (1,1,1) L_0x89849ce00/d;
L_0x89849ce70/d .functor NAND 1, L_0x898492c60, v0x898b03700_0, C4<1>, C4<1>;
L_0x89849ce70 .delay 1 (1,1,1) L_0x89849ce70/d;
L_0x89849cee0/d .functor NAND 1, L_0x898492d00, v0x898b03700_0, C4<1>, C4<1>;
L_0x89849cee0 .delay 1 (1,1,1) L_0x89849cee0/d;
L_0x89849cf50/d .functor NAND 1, L_0x89849ce00, L_0x89849ce70, L_0x89849cee0, C4<1>;
L_0x89849cf50 .delay 1 (1,1,1) L_0x89849cf50/d;
v0x898b023a0_0 .net "Cin", 0 0, v0x898b03700_0;  alias, 1 drivers
v0x898b02440_0 .net "Cout", 0 0, L_0x89849cf50;  1 drivers
v0x898b024e0_0 .net "P", 0 0, L_0x89849cd20;  1 drivers
v0x898b02580_0 .net "S", 0 0, L_0x89849cd90;  1 drivers
v0x898b02620_0 .net "a", 0 0, L_0x898492c60;  1 drivers
v0x898b026c0_0 .net "b", 0 0, L_0x898492d00;  1 drivers
v0x898b02760_0 .net "naCin", 0 0, L_0x89849ce70;  1 drivers
v0x898b02800_0 .net "nab", 0 0, L_0x89849ce00;  1 drivers
v0x898b028a0_0 .net "nbCin", 0 0, L_0x89849cee0;  1 drivers
S_0x898afb180 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898ae7c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 17 "in";
    .port_info 2 /OUTPUT 17 "out";
P_0x898aaf2c0 .param/l "N" 0 8 4, +C4<00000000000000000000000000010001>;
v0x898b033e0_0 .net "clk", 0 0, v0x898b03980_0;  alias, 1 drivers
v0x898b03480_0 .net "in", 16 0, L_0x899187980;  1 drivers
v0x898b03520_0 .var "out", 16 0;
E_0x899701440 .event posedge, v0x898b032a0_0;
S_0x898afb300 .scope generate, "WIDTH_TEST[17]" "WIDTH_TEST[17]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898aaf980 .param/l "w" 1 3 23, +C4<010001>;
v0x898b0ea80_0 .var "A", 16 0;
v0x898b0eb20_0 .var "B", 16 0;
v0x898b0ebc0_0 .var "Cin", 0 0;
v0x898b0ec60_0 .net "Cout", 0 0, L_0x8984a8d20;  1 drivers
v0x898b0ed00_0 .net "P", 16 0, L_0x899187ac0;  1 drivers
v0x898b0eda0_0 .net "S", 16 0, L_0x898a7ee40;  1 drivers
v0x898b0ee40_0 .var "clk", 0 0;
v0x898b0eee0_0 .var "expected_sum", 17 0;
v0x898b0ef80_0 .net "out", 17 0, v0x898b0e9e0_0;  1 drivers
L_0x899187c00 .concat [ 17 1 0 0], L_0x898a7ee40, L_0x8984a8d20;
S_0x898afb480 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898afb300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 17 "A";
    .port_info 3 /INPUT 17 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 17 "P";
    .port_info 7 /OUTPUT 17 "S";
P_0x898aaf9c0 .param/l "N" 0 4 7, +C4<00000000000000000000000000010001>;
L_0x89849fd40 .functor NOT 1, v0x898b0ee40_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x89849fdb0 .functor AND 1, L_0x89849fd40, L_0x898cbc490, C4<1>, C4<1>;
v0x898b0e260_0 .net "A", 16 0, v0x898b0ea80_0;  1 drivers
v0x898b0e300_0 .net "B", 16 0, v0x898b0eb20_0;  1 drivers
v0x898b0e3a0_0 .net "Cin", 0 0, v0x898b0ebc0_0;  1 drivers
v0x898b0e440_0 .net "Cout", 0 0, L_0x8984a8d20;  alias, 1 drivers
v0x898b0e4e0_0 .net "P", 16 0, L_0x899187ac0;  alias, 1 drivers
v0x898b0e580_0 .net "RCA_sum", 16 0, L_0x899187b60;  1 drivers
v0x898b0e620_0 .net "S", 16 0, L_0x898a7ee40;  alias, 1 drivers
v0x898b0e6c0_0 .net *"_ivl_0", 0 0, L_0x89849fd40;  1 drivers
v0x898b0e760_0 .net "clk", 0 0, v0x898b0ee40_0;  1 drivers
v0x898b0e800_0 .net "enable", 0 0, L_0x898cbc490;  1 drivers
S_0x898afb600 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898afb480;
 .timescale -9 -9;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898aafa40 .param/l "N" 0 5 4, +C4<00000000000000000000000000010001>;
o0x898c3e6d0 .functor BUFZ 17, c4<zzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898b03b60_0 name=_ivl_0
v0x898b03c00_0 .net "control", 0 0, L_0x89849fdb0;  1 drivers
v0x898b03ca0_0 .net "in", 16 0, L_0x899187b60;  alias, 1 drivers
v0x898b03d40_0 .net "out", 16 0, L_0x898a7ee40;  alias, 1 drivers
L_0x898a7ee40 .functor MUXZ 17, o0x898c3e6d0, L_0x899187b60, L_0x89849fdb0, C4<>;
S_0x898afb780 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898afb480;
 .timescale -9 -9;
    .port_info 0 /INPUT 17 "A";
    .port_info 1 /INPUT 17 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 17 "P";
    .port_info 5 /OUTPUT 17 "S";
P_0x898aafa80 .param/l "N" 0 6 4, +C4<00000000000000000000000000010001>;
v0x898b0de00_0 .net "A", 16 0, v0x898b0ea80_0;  alias, 1 drivers
v0x898b0dea0_0 .net "B", 16 0, v0x898b0eb20_0;  alias, 1 drivers
v0x898b0df40_0 .net "C", 16 0, L_0x899187a20;  1 drivers
v0x898b0dfe0_0 .net "Cin", 0 0, v0x898b0ebc0_0;  alias, 1 drivers
v0x898b0e080_0 .net "Cout", 0 0, L_0x8984a8d20;  alias, 1 drivers
v0x898b0e120_0 .net "P", 16 0, L_0x899187ac0;  alias, 1 drivers
v0x898b0e1c0_0 .net "S", 16 0, L_0x899187b60;  alias, 1 drivers
L_0x898492e40 .part v0x898b0ea80_0, 1, 1;
L_0x898492ee0 .part v0x898b0eb20_0, 1, 1;
L_0x898492f80 .part L_0x899187a20, 0, 1;
L_0x898493020 .part v0x898b0ea80_0, 2, 1;
L_0x8984930c0 .part v0x898b0eb20_0, 2, 1;
L_0x898493160 .part L_0x899187a20, 1, 1;
L_0x898493200 .part v0x898b0ea80_0, 3, 1;
L_0x8984932a0 .part v0x898b0eb20_0, 3, 1;
L_0x898493340 .part L_0x899187a20, 2, 1;
L_0x8984933e0 .part v0x898b0ea80_0, 4, 1;
L_0x898493480 .part v0x898b0eb20_0, 4, 1;
L_0x898493520 .part L_0x899187a20, 3, 1;
L_0x8984935c0 .part v0x898b0ea80_0, 5, 1;
L_0x898493660 .part v0x898b0eb20_0, 5, 1;
L_0x898493700 .part L_0x899187a20, 4, 1;
L_0x8984937a0 .part v0x898b0ea80_0, 6, 1;
L_0x898493840 .part v0x898b0eb20_0, 6, 1;
L_0x898493980 .part L_0x899187a20, 5, 1;
L_0x898493a20 .part v0x898b0ea80_0, 7, 1;
L_0x898493ac0 .part v0x898b0eb20_0, 7, 1;
L_0x898493b60 .part L_0x899187a20, 6, 1;
L_0x8984938e0 .part v0x898b0ea80_0, 8, 1;
L_0x898493c00 .part v0x898b0eb20_0, 8, 1;
L_0x898493ca0 .part L_0x899187a20, 7, 1;
L_0x898493d40 .part v0x898b0ea80_0, 9, 1;
L_0x898493de0 .part v0x898b0eb20_0, 9, 1;
L_0x898493e80 .part L_0x899187a20, 8, 1;
L_0x898493f20 .part v0x898b0ea80_0, 10, 1;
L_0x898477de0 .part v0x898b0eb20_0, 10, 1;
L_0x8984a8000 .part L_0x899187a20, 9, 1;
L_0x8984a80a0 .part v0x898b0ea80_0, 11, 1;
L_0x8984a8140 .part v0x898b0eb20_0, 11, 1;
L_0x8984a81e0 .part L_0x899187a20, 10, 1;
L_0x8984a8280 .part v0x898b0ea80_0, 12, 1;
L_0x8984a8320 .part v0x898b0eb20_0, 12, 1;
L_0x8984a83c0 .part L_0x899187a20, 11, 1;
L_0x8984a8460 .part v0x898b0ea80_0, 13, 1;
L_0x8984a8500 .part v0x898b0eb20_0, 13, 1;
L_0x8984a85a0 .part L_0x899187a20, 12, 1;
L_0x8984a8640 .part v0x898b0ea80_0, 14, 1;
L_0x8984a86e0 .part v0x898b0eb20_0, 14, 1;
L_0x8984a8780 .part L_0x899187a20, 13, 1;
L_0x8984a8820 .part v0x898b0ea80_0, 15, 1;
L_0x8984a88c0 .part v0x898b0eb20_0, 15, 1;
L_0x8984a8960 .part L_0x899187a20, 14, 1;
L_0x8984a8a00 .part v0x898b0ea80_0, 16, 1;
L_0x8984a8aa0 .part v0x898b0eb20_0, 16, 1;
L_0x8984a8b40 .part L_0x899187a20, 15, 1;
L_0x8984a8be0 .part v0x898b0ea80_0, 0, 1;
L_0x8984a8c80 .part v0x898b0eb20_0, 0, 1;
LS_0x899187a20_0_0 .concat8 [ 1 1 1 1], L_0x89849fcd0, L_0x89849d2d0, L_0x89849d570, L_0x89849d810;
LS_0x899187a20_0_4 .concat8 [ 1 1 1 1], L_0x89849dab0, L_0x89849dd50, L_0x89849dff0, L_0x89849e290;
LS_0x899187a20_0_8 .concat8 [ 1 1 1 1], L_0x89849e530, L_0x89849e7d0, L_0x89849ea70, L_0x89849ed10;
LS_0x899187a20_0_12 .concat8 [ 1 1 1 1], L_0x89849efb0, L_0x89849f250, L_0x89849f4f0, L_0x89849f790;
LS_0x899187a20_0_16 .concat8 [ 1 0 0 0], L_0x89849fa30;
LS_0x899187a20_1_0 .concat8 [ 4 4 4 4], LS_0x899187a20_0_0, LS_0x899187a20_0_4, LS_0x899187a20_0_8, LS_0x899187a20_0_12;
LS_0x899187a20_1_4 .concat8 [ 1 0 0 0], LS_0x899187a20_0_16;
L_0x899187a20 .concat8 [ 16 1 0 0], LS_0x899187a20_1_0, LS_0x899187a20_1_4;
LS_0x899187ac0_0_0 .concat8 [ 1 1 1 1], L_0x89849faa0, L_0x89849d0a0, L_0x89849d340, L_0x89849d5e0;
LS_0x899187ac0_0_4 .concat8 [ 1 1 1 1], L_0x89849d880, L_0x89849db20, L_0x89849ddc0, L_0x89849e060;
LS_0x899187ac0_0_8 .concat8 [ 1 1 1 1], L_0x89849e300, L_0x89849e5a0, L_0x89849e840, L_0x89849eae0;
LS_0x899187ac0_0_12 .concat8 [ 1 1 1 1], L_0x89849ed80, L_0x89849f020, L_0x89849f2c0, L_0x89849f560;
LS_0x899187ac0_0_16 .concat8 [ 1 0 0 0], L_0x89849f800;
LS_0x899187ac0_1_0 .concat8 [ 4 4 4 4], LS_0x899187ac0_0_0, LS_0x899187ac0_0_4, LS_0x899187ac0_0_8, LS_0x899187ac0_0_12;
LS_0x899187ac0_1_4 .concat8 [ 1 0 0 0], LS_0x899187ac0_0_16;
L_0x899187ac0 .concat8 [ 16 1 0 0], LS_0x899187ac0_1_0, LS_0x899187ac0_1_4;
LS_0x899187b60_0_0 .concat8 [ 1 1 1 1], L_0x89849fb10, L_0x89849d110, L_0x89849d3b0, L_0x89849d650;
LS_0x899187b60_0_4 .concat8 [ 1 1 1 1], L_0x89849d8f0, L_0x89849db90, L_0x89849de30, L_0x89849e0d0;
LS_0x899187b60_0_8 .concat8 [ 1 1 1 1], L_0x89849e370, L_0x89849e610, L_0x89849e8b0, L_0x89849eb50;
LS_0x899187b60_0_12 .concat8 [ 1 1 1 1], L_0x89849edf0, L_0x89849f090, L_0x89849f330, L_0x89849f5d0;
LS_0x899187b60_0_16 .concat8 [ 1 0 0 0], L_0x89849f870;
LS_0x899187b60_1_0 .concat8 [ 4 4 4 4], LS_0x899187b60_0_0, LS_0x899187b60_0_4, LS_0x899187b60_0_8, LS_0x899187b60_0_12;
LS_0x899187b60_1_4 .concat8 [ 1 0 0 0], LS_0x899187b60_0_16;
L_0x899187b60 .concat8 [ 16 1 0 0], LS_0x899187b60_1_0, LS_0x899187b60_1_4;
L_0x8984a8d20 .part L_0x899187a20, 16, 1;
S_0x898afb900 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898afb780;
 .timescale -9 -9;
P_0x898aafac0 .param/l "i" 1 6 21, +C4<01>;
S_0x898afba80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898afb900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afc800 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afc840 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849d0a0/d .functor XOR 1, L_0x898492e40, L_0x898492ee0, C4<0>, C4<0>;
L_0x89849d0a0 .delay 1 (1,1,1) L_0x89849d0a0/d;
L_0x89849d110/d .functor XOR 1, L_0x89849d0a0, L_0x898492f80, C4<0>, C4<0>;
L_0x89849d110 .delay 1 (1,1,1) L_0x89849d110/d;
L_0x89849d180/d .functor NAND 1, L_0x898492e40, L_0x898492ee0, C4<1>, C4<1>;
L_0x89849d180 .delay 1 (1,1,1) L_0x89849d180/d;
L_0x89849d1f0/d .functor NAND 1, L_0x898492e40, L_0x898492f80, C4<1>, C4<1>;
L_0x89849d1f0 .delay 1 (1,1,1) L_0x89849d1f0/d;
L_0x89849d260/d .functor NAND 1, L_0x898492ee0, L_0x898492f80, C4<1>, C4<1>;
L_0x89849d260 .delay 1 (1,1,1) L_0x89849d260/d;
L_0x89849d2d0/d .functor NAND 1, L_0x89849d180, L_0x89849d1f0, L_0x89849d260, C4<1>;
L_0x89849d2d0 .delay 1 (1,1,1) L_0x89849d2d0/d;
v0x898b03de0_0 .net "Cin", 0 0, L_0x898492f80;  1 drivers
v0x898b03e80_0 .net "Cout", 0 0, L_0x89849d2d0;  1 drivers
v0x898b03f20_0 .net "P", 0 0, L_0x89849d0a0;  1 drivers
v0x898b04000_0 .net "S", 0 0, L_0x89849d110;  1 drivers
v0x898b040a0_0 .net "a", 0 0, L_0x898492e40;  1 drivers
v0x898b04140_0 .net "b", 0 0, L_0x898492ee0;  1 drivers
v0x898b041e0_0 .net "naCin", 0 0, L_0x89849d1f0;  1 drivers
v0x898b04280_0 .net "nab", 0 0, L_0x89849d180;  1 drivers
v0x898b04320_0 .net "nbCin", 0 0, L_0x89849d260;  1 drivers
S_0x898afbc00 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898afb780;
 .timescale -9 -9;
P_0x898aafb00 .param/l "i" 1 6 21, +C4<010>;
S_0x898afbd80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898afbc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afc880 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afc8c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849d340/d .functor XOR 1, L_0x898493020, L_0x8984930c0, C4<0>, C4<0>;
L_0x89849d340 .delay 1 (1,1,1) L_0x89849d340/d;
L_0x89849d3b0/d .functor XOR 1, L_0x89849d340, L_0x898493160, C4<0>, C4<0>;
L_0x89849d3b0 .delay 1 (1,1,1) L_0x89849d3b0/d;
L_0x89849d420/d .functor NAND 1, L_0x898493020, L_0x8984930c0, C4<1>, C4<1>;
L_0x89849d420 .delay 1 (1,1,1) L_0x89849d420/d;
L_0x89849d490/d .functor NAND 1, L_0x898493020, L_0x898493160, C4<1>, C4<1>;
L_0x89849d490 .delay 1 (1,1,1) L_0x89849d490/d;
L_0x89849d500/d .functor NAND 1, L_0x8984930c0, L_0x898493160, C4<1>, C4<1>;
L_0x89849d500 .delay 1 (1,1,1) L_0x89849d500/d;
L_0x89849d570/d .functor NAND 1, L_0x89849d420, L_0x89849d490, L_0x89849d500, C4<1>;
L_0x89849d570 .delay 1 (1,1,1) L_0x89849d570/d;
v0x898b043c0_0 .net "Cin", 0 0, L_0x898493160;  1 drivers
v0x898b04460_0 .net "Cout", 0 0, L_0x89849d570;  1 drivers
v0x898b04500_0 .net "P", 0 0, L_0x89849d340;  1 drivers
v0x898b045a0_0 .net "S", 0 0, L_0x89849d3b0;  1 drivers
v0x898b04640_0 .net "a", 0 0, L_0x898493020;  1 drivers
v0x898b046e0_0 .net "b", 0 0, L_0x8984930c0;  1 drivers
v0x898b04780_0 .net "naCin", 0 0, L_0x89849d490;  1 drivers
v0x898b04820_0 .net "nab", 0 0, L_0x89849d420;  1 drivers
v0x898b048c0_0 .net "nbCin", 0 0, L_0x89849d500;  1 drivers
S_0x898b08000 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898afb780;
 .timescale -9 -9;
P_0x898aafb40 .param/l "i" 1 6 21, +C4<011>;
S_0x898b08180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b08000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afc900 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afc940 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849d5e0/d .functor XOR 1, L_0x898493200, L_0x8984932a0, C4<0>, C4<0>;
L_0x89849d5e0 .delay 1 (1,1,1) L_0x89849d5e0/d;
L_0x89849d650/d .functor XOR 1, L_0x89849d5e0, L_0x898493340, C4<0>, C4<0>;
L_0x89849d650 .delay 1 (1,1,1) L_0x89849d650/d;
L_0x89849d6c0/d .functor NAND 1, L_0x898493200, L_0x8984932a0, C4<1>, C4<1>;
L_0x89849d6c0 .delay 1 (1,1,1) L_0x89849d6c0/d;
L_0x89849d730/d .functor NAND 1, L_0x898493200, L_0x898493340, C4<1>, C4<1>;
L_0x89849d730 .delay 1 (1,1,1) L_0x89849d730/d;
L_0x89849d7a0/d .functor NAND 1, L_0x8984932a0, L_0x898493340, C4<1>, C4<1>;
L_0x89849d7a0 .delay 1 (1,1,1) L_0x89849d7a0/d;
L_0x89849d810/d .functor NAND 1, L_0x89849d6c0, L_0x89849d730, L_0x89849d7a0, C4<1>;
L_0x89849d810 .delay 1 (1,1,1) L_0x89849d810/d;
v0x898b04960_0 .net "Cin", 0 0, L_0x898493340;  1 drivers
v0x898b04a00_0 .net "Cout", 0 0, L_0x89849d810;  1 drivers
v0x898b04aa0_0 .net "P", 0 0, L_0x89849d5e0;  1 drivers
v0x898b04b40_0 .net "S", 0 0, L_0x89849d650;  1 drivers
v0x898b04be0_0 .net "a", 0 0, L_0x898493200;  1 drivers
v0x898b04c80_0 .net "b", 0 0, L_0x8984932a0;  1 drivers
v0x898b04d20_0 .net "naCin", 0 0, L_0x89849d730;  1 drivers
v0x898b04dc0_0 .net "nab", 0 0, L_0x89849d6c0;  1 drivers
v0x898b04e60_0 .net "nbCin", 0 0, L_0x89849d7a0;  1 drivers
S_0x898b08300 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898afb780;
 .timescale -9 -9;
P_0x898aafb80 .param/l "i" 1 6 21, +C4<0100>;
S_0x898b08480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b08300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afc980 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afc9c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849d880/d .functor XOR 1, L_0x8984933e0, L_0x898493480, C4<0>, C4<0>;
L_0x89849d880 .delay 1 (1,1,1) L_0x89849d880/d;
L_0x89849d8f0/d .functor XOR 1, L_0x89849d880, L_0x898493520, C4<0>, C4<0>;
L_0x89849d8f0 .delay 1 (1,1,1) L_0x89849d8f0/d;
L_0x89849d960/d .functor NAND 1, L_0x8984933e0, L_0x898493480, C4<1>, C4<1>;
L_0x89849d960 .delay 1 (1,1,1) L_0x89849d960/d;
L_0x89849d9d0/d .functor NAND 1, L_0x8984933e0, L_0x898493520, C4<1>, C4<1>;
L_0x89849d9d0 .delay 1 (1,1,1) L_0x89849d9d0/d;
L_0x89849da40/d .functor NAND 1, L_0x898493480, L_0x898493520, C4<1>, C4<1>;
L_0x89849da40 .delay 1 (1,1,1) L_0x89849da40/d;
L_0x89849dab0/d .functor NAND 1, L_0x89849d960, L_0x89849d9d0, L_0x89849da40, C4<1>;
L_0x89849dab0 .delay 1 (1,1,1) L_0x89849dab0/d;
v0x898b04f00_0 .net "Cin", 0 0, L_0x898493520;  1 drivers
v0x898b04fa0_0 .net "Cout", 0 0, L_0x89849dab0;  1 drivers
v0x898b05040_0 .net "P", 0 0, L_0x89849d880;  1 drivers
v0x898b050e0_0 .net "S", 0 0, L_0x89849d8f0;  1 drivers
v0x898b05180_0 .net "a", 0 0, L_0x8984933e0;  1 drivers
v0x898b05220_0 .net "b", 0 0, L_0x898493480;  1 drivers
v0x898b052c0_0 .net "naCin", 0 0, L_0x89849d9d0;  1 drivers
v0x898b05360_0 .net "nab", 0 0, L_0x89849d960;  1 drivers
v0x898b05400_0 .net "nbCin", 0 0, L_0x89849da40;  1 drivers
S_0x898b08600 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898afb780;
 .timescale -9 -9;
P_0x898aafc00 .param/l "i" 1 6 21, +C4<0101>;
S_0x898b08780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b08600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afca00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afca40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849db20/d .functor XOR 1, L_0x8984935c0, L_0x898493660, C4<0>, C4<0>;
L_0x89849db20 .delay 1 (1,1,1) L_0x89849db20/d;
L_0x89849db90/d .functor XOR 1, L_0x89849db20, L_0x898493700, C4<0>, C4<0>;
L_0x89849db90 .delay 1 (1,1,1) L_0x89849db90/d;
L_0x89849dc00/d .functor NAND 1, L_0x8984935c0, L_0x898493660, C4<1>, C4<1>;
L_0x89849dc00 .delay 1 (1,1,1) L_0x89849dc00/d;
L_0x89849dc70/d .functor NAND 1, L_0x8984935c0, L_0x898493700, C4<1>, C4<1>;
L_0x89849dc70 .delay 1 (1,1,1) L_0x89849dc70/d;
L_0x89849dce0/d .functor NAND 1, L_0x898493660, L_0x898493700, C4<1>, C4<1>;
L_0x89849dce0 .delay 1 (1,1,1) L_0x89849dce0/d;
L_0x89849dd50/d .functor NAND 1, L_0x89849dc00, L_0x89849dc70, L_0x89849dce0, C4<1>;
L_0x89849dd50 .delay 1 (1,1,1) L_0x89849dd50/d;
v0x898b054a0_0 .net "Cin", 0 0, L_0x898493700;  1 drivers
v0x898b05540_0 .net "Cout", 0 0, L_0x89849dd50;  1 drivers
v0x898b055e0_0 .net "P", 0 0, L_0x89849db20;  1 drivers
v0x898b05680_0 .net "S", 0 0, L_0x89849db90;  1 drivers
v0x898b05720_0 .net "a", 0 0, L_0x8984935c0;  1 drivers
v0x898b057c0_0 .net "b", 0 0, L_0x898493660;  1 drivers
v0x898b05860_0 .net "naCin", 0 0, L_0x89849dc70;  1 drivers
v0x898b05900_0 .net "nab", 0 0, L_0x89849dc00;  1 drivers
v0x898b059a0_0 .net "nbCin", 0 0, L_0x89849dce0;  1 drivers
S_0x898b08900 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898afb780;
 .timescale -9 -9;
P_0x898aafc40 .param/l "i" 1 6 21, +C4<0110>;
S_0x898b08a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b08900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afca80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afcac0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849ddc0/d .functor XOR 1, L_0x8984937a0, L_0x898493840, C4<0>, C4<0>;
L_0x89849ddc0 .delay 1 (1,1,1) L_0x89849ddc0/d;
L_0x89849de30/d .functor XOR 1, L_0x89849ddc0, L_0x898493980, C4<0>, C4<0>;
L_0x89849de30 .delay 1 (1,1,1) L_0x89849de30/d;
L_0x89849dea0/d .functor NAND 1, L_0x8984937a0, L_0x898493840, C4<1>, C4<1>;
L_0x89849dea0 .delay 1 (1,1,1) L_0x89849dea0/d;
L_0x89849df10/d .functor NAND 1, L_0x8984937a0, L_0x898493980, C4<1>, C4<1>;
L_0x89849df10 .delay 1 (1,1,1) L_0x89849df10/d;
L_0x89849df80/d .functor NAND 1, L_0x898493840, L_0x898493980, C4<1>, C4<1>;
L_0x89849df80 .delay 1 (1,1,1) L_0x89849df80/d;
L_0x89849dff0/d .functor NAND 1, L_0x89849dea0, L_0x89849df10, L_0x89849df80, C4<1>;
L_0x89849dff0 .delay 1 (1,1,1) L_0x89849dff0/d;
v0x898b05a40_0 .net "Cin", 0 0, L_0x898493980;  1 drivers
v0x898b05ae0_0 .net "Cout", 0 0, L_0x89849dff0;  1 drivers
v0x898b05b80_0 .net "P", 0 0, L_0x89849ddc0;  1 drivers
v0x898b05c20_0 .net "S", 0 0, L_0x89849de30;  1 drivers
v0x898b05cc0_0 .net "a", 0 0, L_0x8984937a0;  1 drivers
v0x898b05d60_0 .net "b", 0 0, L_0x898493840;  1 drivers
v0x898b05e00_0 .net "naCin", 0 0, L_0x89849df10;  1 drivers
v0x898b05ea0_0 .net "nab", 0 0, L_0x89849dea0;  1 drivers
v0x898b05f40_0 .net "nbCin", 0 0, L_0x89849df80;  1 drivers
S_0x898b08c00 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898afb780;
 .timescale -9 -9;
P_0x898aafc80 .param/l "i" 1 6 21, +C4<0111>;
S_0x898b08d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b08c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afcb00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afcb40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849e060/d .functor XOR 1, L_0x898493a20, L_0x898493ac0, C4<0>, C4<0>;
L_0x89849e060 .delay 1 (1,1,1) L_0x89849e060/d;
L_0x89849e0d0/d .functor XOR 1, L_0x89849e060, L_0x898493b60, C4<0>, C4<0>;
L_0x89849e0d0 .delay 1 (1,1,1) L_0x89849e0d0/d;
L_0x89849e140/d .functor NAND 1, L_0x898493a20, L_0x898493ac0, C4<1>, C4<1>;
L_0x89849e140 .delay 1 (1,1,1) L_0x89849e140/d;
L_0x89849e1b0/d .functor NAND 1, L_0x898493a20, L_0x898493b60, C4<1>, C4<1>;
L_0x89849e1b0 .delay 1 (1,1,1) L_0x89849e1b0/d;
L_0x89849e220/d .functor NAND 1, L_0x898493ac0, L_0x898493b60, C4<1>, C4<1>;
L_0x89849e220 .delay 1 (1,1,1) L_0x89849e220/d;
L_0x89849e290/d .functor NAND 1, L_0x89849e140, L_0x89849e1b0, L_0x89849e220, C4<1>;
L_0x89849e290 .delay 1 (1,1,1) L_0x89849e290/d;
v0x898b05fe0_0 .net "Cin", 0 0, L_0x898493b60;  1 drivers
v0x898b06080_0 .net "Cout", 0 0, L_0x89849e290;  1 drivers
v0x898b06120_0 .net "P", 0 0, L_0x89849e060;  1 drivers
v0x898b061c0_0 .net "S", 0 0, L_0x89849e0d0;  1 drivers
v0x898b06260_0 .net "a", 0 0, L_0x898493a20;  1 drivers
v0x898b06300_0 .net "b", 0 0, L_0x898493ac0;  1 drivers
v0x898b063a0_0 .net "naCin", 0 0, L_0x89849e1b0;  1 drivers
v0x898b06440_0 .net "nab", 0 0, L_0x89849e140;  1 drivers
v0x898b064e0_0 .net "nbCin", 0 0, L_0x89849e220;  1 drivers
S_0x898b08f00 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898afb780;
 .timescale -9 -9;
P_0x898aafcc0 .param/l "i" 1 6 21, +C4<01000>;
S_0x898b09080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b08f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afcb80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afcbc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849e300/d .functor XOR 1, L_0x8984938e0, L_0x898493c00, C4<0>, C4<0>;
L_0x89849e300 .delay 1 (1,1,1) L_0x89849e300/d;
L_0x89849e370/d .functor XOR 1, L_0x89849e300, L_0x898493ca0, C4<0>, C4<0>;
L_0x89849e370 .delay 1 (1,1,1) L_0x89849e370/d;
L_0x89849e3e0/d .functor NAND 1, L_0x8984938e0, L_0x898493c00, C4<1>, C4<1>;
L_0x89849e3e0 .delay 1 (1,1,1) L_0x89849e3e0/d;
L_0x89849e450/d .functor NAND 1, L_0x8984938e0, L_0x898493ca0, C4<1>, C4<1>;
L_0x89849e450 .delay 1 (1,1,1) L_0x89849e450/d;
L_0x89849e4c0/d .functor NAND 1, L_0x898493c00, L_0x898493ca0, C4<1>, C4<1>;
L_0x89849e4c0 .delay 1 (1,1,1) L_0x89849e4c0/d;
L_0x89849e530/d .functor NAND 1, L_0x89849e3e0, L_0x89849e450, L_0x89849e4c0, C4<1>;
L_0x89849e530 .delay 1 (1,1,1) L_0x89849e530/d;
v0x898b06580_0 .net "Cin", 0 0, L_0x898493ca0;  1 drivers
v0x898b06620_0 .net "Cout", 0 0, L_0x89849e530;  1 drivers
v0x898b066c0_0 .net "P", 0 0, L_0x89849e300;  1 drivers
v0x898b06760_0 .net "S", 0 0, L_0x89849e370;  1 drivers
v0x898b06800_0 .net "a", 0 0, L_0x8984938e0;  1 drivers
v0x898b068a0_0 .net "b", 0 0, L_0x898493c00;  1 drivers
v0x898b06940_0 .net "naCin", 0 0, L_0x89849e450;  1 drivers
v0x898b069e0_0 .net "nab", 0 0, L_0x89849e3e0;  1 drivers
v0x898b06a80_0 .net "nbCin", 0 0, L_0x89849e4c0;  1 drivers
S_0x898b09200 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898afb780;
 .timescale -9 -9;
P_0x898aafbc0 .param/l "i" 1 6 21, +C4<01001>;
S_0x898b09380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b09200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afcc80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afccc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849e5a0/d .functor XOR 1, L_0x898493d40, L_0x898493de0, C4<0>, C4<0>;
L_0x89849e5a0 .delay 1 (1,1,1) L_0x89849e5a0/d;
L_0x89849e610/d .functor XOR 1, L_0x89849e5a0, L_0x898493e80, C4<0>, C4<0>;
L_0x89849e610 .delay 1 (1,1,1) L_0x89849e610/d;
L_0x89849e680/d .functor NAND 1, L_0x898493d40, L_0x898493de0, C4<1>, C4<1>;
L_0x89849e680 .delay 1 (1,1,1) L_0x89849e680/d;
L_0x89849e6f0/d .functor NAND 1, L_0x898493d40, L_0x898493e80, C4<1>, C4<1>;
L_0x89849e6f0 .delay 1 (1,1,1) L_0x89849e6f0/d;
L_0x89849e760/d .functor NAND 1, L_0x898493de0, L_0x898493e80, C4<1>, C4<1>;
L_0x89849e760 .delay 1 (1,1,1) L_0x89849e760/d;
L_0x89849e7d0/d .functor NAND 1, L_0x89849e680, L_0x89849e6f0, L_0x89849e760, C4<1>;
L_0x89849e7d0 .delay 1 (1,1,1) L_0x89849e7d0/d;
v0x898b06b20_0 .net "Cin", 0 0, L_0x898493e80;  1 drivers
v0x898b06bc0_0 .net "Cout", 0 0, L_0x89849e7d0;  1 drivers
v0x898b06c60_0 .net "P", 0 0, L_0x89849e5a0;  1 drivers
v0x898b06d00_0 .net "S", 0 0, L_0x89849e610;  1 drivers
v0x898b06da0_0 .net "a", 0 0, L_0x898493d40;  1 drivers
v0x898b06e40_0 .net "b", 0 0, L_0x898493de0;  1 drivers
v0x898b06ee0_0 .net "naCin", 0 0, L_0x89849e6f0;  1 drivers
v0x898b06f80_0 .net "nab", 0 0, L_0x89849e680;  1 drivers
v0x898b07020_0 .net "nbCin", 0 0, L_0x89849e760;  1 drivers
S_0x898b09500 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898afb780;
 .timescale -9 -9;
P_0x898aafd00 .param/l "i" 1 6 21, +C4<01010>;
S_0x898b09680 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b09500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afcd00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afcd40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849e840/d .functor XOR 1, L_0x898493f20, L_0x898477de0, C4<0>, C4<0>;
L_0x89849e840 .delay 1 (1,1,1) L_0x89849e840/d;
L_0x89849e8b0/d .functor XOR 1, L_0x89849e840, L_0x8984a8000, C4<0>, C4<0>;
L_0x89849e8b0 .delay 1 (1,1,1) L_0x89849e8b0/d;
L_0x89849e920/d .functor NAND 1, L_0x898493f20, L_0x898477de0, C4<1>, C4<1>;
L_0x89849e920 .delay 1 (1,1,1) L_0x89849e920/d;
L_0x89849e990/d .functor NAND 1, L_0x898493f20, L_0x8984a8000, C4<1>, C4<1>;
L_0x89849e990 .delay 1 (1,1,1) L_0x89849e990/d;
L_0x89849ea00/d .functor NAND 1, L_0x898477de0, L_0x8984a8000, C4<1>, C4<1>;
L_0x89849ea00 .delay 1 (1,1,1) L_0x89849ea00/d;
L_0x89849ea70/d .functor NAND 1, L_0x89849e920, L_0x89849e990, L_0x89849ea00, C4<1>;
L_0x89849ea70 .delay 1 (1,1,1) L_0x89849ea70/d;
v0x898b070c0_0 .net "Cin", 0 0, L_0x8984a8000;  1 drivers
v0x898b07160_0 .net "Cout", 0 0, L_0x89849ea70;  1 drivers
v0x898b07200_0 .net "P", 0 0, L_0x89849e840;  1 drivers
v0x898b072a0_0 .net "S", 0 0, L_0x89849e8b0;  1 drivers
v0x898b07340_0 .net "a", 0 0, L_0x898493f20;  1 drivers
v0x898b073e0_0 .net "b", 0 0, L_0x898477de0;  1 drivers
v0x898b07480_0 .net "naCin", 0 0, L_0x89849e990;  1 drivers
v0x898b07520_0 .net "nab", 0 0, L_0x89849e920;  1 drivers
v0x898b075c0_0 .net "nbCin", 0 0, L_0x89849ea00;  1 drivers
S_0x898b09800 .scope generate, "adder[11]" "adder[11]" 6 21, 6 21 0, S_0x898afb780;
 .timescale -9 -9;
P_0x898aafd40 .param/l "i" 1 6 21, +C4<01011>;
S_0x898b09980 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b09800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afcd80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afcdc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849eae0/d .functor XOR 1, L_0x8984a80a0, L_0x8984a8140, C4<0>, C4<0>;
L_0x89849eae0 .delay 1 (1,1,1) L_0x89849eae0/d;
L_0x89849eb50/d .functor XOR 1, L_0x89849eae0, L_0x8984a81e0, C4<0>, C4<0>;
L_0x89849eb50 .delay 1 (1,1,1) L_0x89849eb50/d;
L_0x89849ebc0/d .functor NAND 1, L_0x8984a80a0, L_0x8984a8140, C4<1>, C4<1>;
L_0x89849ebc0 .delay 1 (1,1,1) L_0x89849ebc0/d;
L_0x89849ec30/d .functor NAND 1, L_0x8984a80a0, L_0x8984a81e0, C4<1>, C4<1>;
L_0x89849ec30 .delay 1 (1,1,1) L_0x89849ec30/d;
L_0x89849eca0/d .functor NAND 1, L_0x8984a8140, L_0x8984a81e0, C4<1>, C4<1>;
L_0x89849eca0 .delay 1 (1,1,1) L_0x89849eca0/d;
L_0x89849ed10/d .functor NAND 1, L_0x89849ebc0, L_0x89849ec30, L_0x89849eca0, C4<1>;
L_0x89849ed10 .delay 1 (1,1,1) L_0x89849ed10/d;
v0x898b07660_0 .net "Cin", 0 0, L_0x8984a81e0;  1 drivers
v0x898b07700_0 .net "Cout", 0 0, L_0x89849ed10;  1 drivers
v0x898b077a0_0 .net "P", 0 0, L_0x89849eae0;  1 drivers
v0x898b07840_0 .net "S", 0 0, L_0x89849eb50;  1 drivers
v0x898b078e0_0 .net "a", 0 0, L_0x8984a80a0;  1 drivers
v0x898b07980_0 .net "b", 0 0, L_0x8984a8140;  1 drivers
v0x898b07a20_0 .net "naCin", 0 0, L_0x89849ec30;  1 drivers
v0x898b07ac0_0 .net "nab", 0 0, L_0x89849ebc0;  1 drivers
v0x898b07b60_0 .net "nbCin", 0 0, L_0x89849eca0;  1 drivers
S_0x898b09b00 .scope generate, "adder[12]" "adder[12]" 6 21, 6 21 0, S_0x898afb780;
 .timescale -9 -9;
P_0x898aafd80 .param/l "i" 1 6 21, +C4<01100>;
S_0x898b09c80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b09b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afce00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afce40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849ed80/d .functor XOR 1, L_0x8984a8280, L_0x8984a8320, C4<0>, C4<0>;
L_0x89849ed80 .delay 1 (1,1,1) L_0x89849ed80/d;
L_0x89849edf0/d .functor XOR 1, L_0x89849ed80, L_0x8984a83c0, C4<0>, C4<0>;
L_0x89849edf0 .delay 1 (1,1,1) L_0x89849edf0/d;
L_0x89849ee60/d .functor NAND 1, L_0x8984a8280, L_0x8984a8320, C4<1>, C4<1>;
L_0x89849ee60 .delay 1 (1,1,1) L_0x89849ee60/d;
L_0x89849eed0/d .functor NAND 1, L_0x8984a8280, L_0x8984a83c0, C4<1>, C4<1>;
L_0x89849eed0 .delay 1 (1,1,1) L_0x89849eed0/d;
L_0x89849ef40/d .functor NAND 1, L_0x8984a8320, L_0x8984a83c0, C4<1>, C4<1>;
L_0x89849ef40 .delay 1 (1,1,1) L_0x89849ef40/d;
L_0x89849efb0/d .functor NAND 1, L_0x89849ee60, L_0x89849eed0, L_0x89849ef40, C4<1>;
L_0x89849efb0 .delay 1 (1,1,1) L_0x89849efb0/d;
v0x898b07c00_0 .net "Cin", 0 0, L_0x8984a83c0;  1 drivers
v0x898b07ca0_0 .net "Cout", 0 0, L_0x89849efb0;  1 drivers
v0x898b07d40_0 .net "P", 0 0, L_0x89849ed80;  1 drivers
v0x898b07de0_0 .net "S", 0 0, L_0x89849edf0;  1 drivers
v0x898b07e80_0 .net "a", 0 0, L_0x8984a8280;  1 drivers
v0x898b07f20_0 .net "b", 0 0, L_0x8984a8320;  1 drivers
v0x898b0c000_0 .net "naCin", 0 0, L_0x89849eed0;  1 drivers
v0x898b0c0a0_0 .net "nab", 0 0, L_0x89849ee60;  1 drivers
v0x898b0c140_0 .net "nbCin", 0 0, L_0x89849ef40;  1 drivers
S_0x898b09e00 .scope generate, "adder[13]" "adder[13]" 6 21, 6 21 0, S_0x898afb780;
 .timescale -9 -9;
P_0x898aafdc0 .param/l "i" 1 6 21, +C4<01101>;
S_0x898b09f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b09e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afce80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afcec0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849f020/d .functor XOR 1, L_0x8984a8460, L_0x8984a8500, C4<0>, C4<0>;
L_0x89849f020 .delay 1 (1,1,1) L_0x89849f020/d;
L_0x89849f090/d .functor XOR 1, L_0x89849f020, L_0x8984a85a0, C4<0>, C4<0>;
L_0x89849f090 .delay 1 (1,1,1) L_0x89849f090/d;
L_0x89849f100/d .functor NAND 1, L_0x8984a8460, L_0x8984a8500, C4<1>, C4<1>;
L_0x89849f100 .delay 1 (1,1,1) L_0x89849f100/d;
L_0x89849f170/d .functor NAND 1, L_0x8984a8460, L_0x8984a85a0, C4<1>, C4<1>;
L_0x89849f170 .delay 1 (1,1,1) L_0x89849f170/d;
L_0x89849f1e0/d .functor NAND 1, L_0x8984a8500, L_0x8984a85a0, C4<1>, C4<1>;
L_0x89849f1e0 .delay 1 (1,1,1) L_0x89849f1e0/d;
L_0x89849f250/d .functor NAND 1, L_0x89849f100, L_0x89849f170, L_0x89849f1e0, C4<1>;
L_0x89849f250 .delay 1 (1,1,1) L_0x89849f250/d;
v0x898b0c1e0_0 .net "Cin", 0 0, L_0x8984a85a0;  1 drivers
v0x898b0c280_0 .net "Cout", 0 0, L_0x89849f250;  1 drivers
v0x898b0c320_0 .net "P", 0 0, L_0x89849f020;  1 drivers
v0x898b0c3c0_0 .net "S", 0 0, L_0x89849f090;  1 drivers
v0x898b0c460_0 .net "a", 0 0, L_0x8984a8460;  1 drivers
v0x898b0c500_0 .net "b", 0 0, L_0x8984a8500;  1 drivers
v0x898b0c5a0_0 .net "naCin", 0 0, L_0x89849f170;  1 drivers
v0x898b0c640_0 .net "nab", 0 0, L_0x89849f100;  1 drivers
v0x898b0c6e0_0 .net "nbCin", 0 0, L_0x89849f1e0;  1 drivers
S_0x898b0a100 .scope generate, "adder[14]" "adder[14]" 6 21, 6 21 0, S_0x898afb780;
 .timescale -9 -9;
P_0x898aafe00 .param/l "i" 1 6 21, +C4<01110>;
S_0x898b0a280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b0a100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afcf00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afcf40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849f2c0/d .functor XOR 1, L_0x8984a8640, L_0x8984a86e0, C4<0>, C4<0>;
L_0x89849f2c0 .delay 1 (1,1,1) L_0x89849f2c0/d;
L_0x89849f330/d .functor XOR 1, L_0x89849f2c0, L_0x8984a8780, C4<0>, C4<0>;
L_0x89849f330 .delay 1 (1,1,1) L_0x89849f330/d;
L_0x89849f3a0/d .functor NAND 1, L_0x8984a8640, L_0x8984a86e0, C4<1>, C4<1>;
L_0x89849f3a0 .delay 1 (1,1,1) L_0x89849f3a0/d;
L_0x89849f410/d .functor NAND 1, L_0x8984a8640, L_0x8984a8780, C4<1>, C4<1>;
L_0x89849f410 .delay 1 (1,1,1) L_0x89849f410/d;
L_0x89849f480/d .functor NAND 1, L_0x8984a86e0, L_0x8984a8780, C4<1>, C4<1>;
L_0x89849f480 .delay 1 (1,1,1) L_0x89849f480/d;
L_0x89849f4f0/d .functor NAND 1, L_0x89849f3a0, L_0x89849f410, L_0x89849f480, C4<1>;
L_0x89849f4f0 .delay 1 (1,1,1) L_0x89849f4f0/d;
v0x898b0c780_0 .net "Cin", 0 0, L_0x8984a8780;  1 drivers
v0x898b0c820_0 .net "Cout", 0 0, L_0x89849f4f0;  1 drivers
v0x898b0c8c0_0 .net "P", 0 0, L_0x89849f2c0;  1 drivers
v0x898b0c960_0 .net "S", 0 0, L_0x89849f330;  1 drivers
v0x898b0ca00_0 .net "a", 0 0, L_0x8984a8640;  1 drivers
v0x898b0caa0_0 .net "b", 0 0, L_0x8984a86e0;  1 drivers
v0x898b0cb40_0 .net "naCin", 0 0, L_0x89849f410;  1 drivers
v0x898b0cbe0_0 .net "nab", 0 0, L_0x89849f3a0;  1 drivers
v0x898b0cc80_0 .net "nbCin", 0 0, L_0x89849f480;  1 drivers
S_0x898b0a400 .scope generate, "adder[15]" "adder[15]" 6 21, 6 21 0, S_0x898afb780;
 .timescale -9 -9;
P_0x898aafe40 .param/l "i" 1 6 21, +C4<01111>;
S_0x898b0a580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b0a400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afcf80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afcfc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849f560/d .functor XOR 1, L_0x8984a8820, L_0x8984a88c0, C4<0>, C4<0>;
L_0x89849f560 .delay 1 (1,1,1) L_0x89849f560/d;
L_0x89849f5d0/d .functor XOR 1, L_0x89849f560, L_0x8984a8960, C4<0>, C4<0>;
L_0x89849f5d0 .delay 1 (1,1,1) L_0x89849f5d0/d;
L_0x89849f640/d .functor NAND 1, L_0x8984a8820, L_0x8984a88c0, C4<1>, C4<1>;
L_0x89849f640 .delay 1 (1,1,1) L_0x89849f640/d;
L_0x89849f6b0/d .functor NAND 1, L_0x8984a8820, L_0x8984a8960, C4<1>, C4<1>;
L_0x89849f6b0 .delay 1 (1,1,1) L_0x89849f6b0/d;
L_0x89849f720/d .functor NAND 1, L_0x8984a88c0, L_0x8984a8960, C4<1>, C4<1>;
L_0x89849f720 .delay 1 (1,1,1) L_0x89849f720/d;
L_0x89849f790/d .functor NAND 1, L_0x89849f640, L_0x89849f6b0, L_0x89849f720, C4<1>;
L_0x89849f790 .delay 1 (1,1,1) L_0x89849f790/d;
v0x898b0cd20_0 .net "Cin", 0 0, L_0x8984a8960;  1 drivers
v0x898b0cdc0_0 .net "Cout", 0 0, L_0x89849f790;  1 drivers
v0x898b0ce60_0 .net "P", 0 0, L_0x89849f560;  1 drivers
v0x898b0cf00_0 .net "S", 0 0, L_0x89849f5d0;  1 drivers
v0x898b0cfa0_0 .net "a", 0 0, L_0x8984a8820;  1 drivers
v0x898b0d040_0 .net "b", 0 0, L_0x8984a88c0;  1 drivers
v0x898b0d0e0_0 .net "naCin", 0 0, L_0x89849f6b0;  1 drivers
v0x898b0d180_0 .net "nab", 0 0, L_0x89849f640;  1 drivers
v0x898b0d220_0 .net "nbCin", 0 0, L_0x89849f720;  1 drivers
S_0x898b0a700 .scope generate, "adder[16]" "adder[16]" 6 21, 6 21 0, S_0x898afb780;
 .timescale -9 -9;
P_0x898aafe80 .param/l "i" 1 6 21, +C4<010000>;
S_0x898b0a880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b0a700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afd000 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afd040 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849f800/d .functor XOR 1, L_0x8984a8a00, L_0x8984a8aa0, C4<0>, C4<0>;
L_0x89849f800 .delay 1 (1,1,1) L_0x89849f800/d;
L_0x89849f870/d .functor XOR 1, L_0x89849f800, L_0x8984a8b40, C4<0>, C4<0>;
L_0x89849f870 .delay 1 (1,1,1) L_0x89849f870/d;
L_0x89849f8e0/d .functor NAND 1, L_0x8984a8a00, L_0x8984a8aa0, C4<1>, C4<1>;
L_0x89849f8e0 .delay 1 (1,1,1) L_0x89849f8e0/d;
L_0x89849f950/d .functor NAND 1, L_0x8984a8a00, L_0x8984a8b40, C4<1>, C4<1>;
L_0x89849f950 .delay 1 (1,1,1) L_0x89849f950/d;
L_0x89849f9c0/d .functor NAND 1, L_0x8984a8aa0, L_0x8984a8b40, C4<1>, C4<1>;
L_0x89849f9c0 .delay 1 (1,1,1) L_0x89849f9c0/d;
L_0x89849fa30/d .functor NAND 1, L_0x89849f8e0, L_0x89849f950, L_0x89849f9c0, C4<1>;
L_0x89849fa30 .delay 1 (1,1,1) L_0x89849fa30/d;
v0x898b0d2c0_0 .net "Cin", 0 0, L_0x8984a8b40;  1 drivers
v0x898b0d360_0 .net "Cout", 0 0, L_0x89849fa30;  1 drivers
v0x898b0d400_0 .net "P", 0 0, L_0x89849f800;  1 drivers
v0x898b0d4a0_0 .net "S", 0 0, L_0x89849f870;  1 drivers
v0x898b0d540_0 .net "a", 0 0, L_0x8984a8a00;  1 drivers
v0x898b0d5e0_0 .net "b", 0 0, L_0x8984a8aa0;  1 drivers
v0x898b0d680_0 .net "naCin", 0 0, L_0x89849f950;  1 drivers
v0x898b0d720_0 .net "nab", 0 0, L_0x89849f8e0;  1 drivers
v0x898b0d7c0_0 .net "nbCin", 0 0, L_0x89849f9c0;  1 drivers
S_0x898b0aa00 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898afb780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afcc00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afcc40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849faa0/d .functor XOR 1, L_0x8984a8be0, L_0x8984a8c80, C4<0>, C4<0>;
L_0x89849faa0 .delay 1 (1,1,1) L_0x89849faa0/d;
L_0x89849fb10/d .functor XOR 1, L_0x89849faa0, v0x898b0ebc0_0, C4<0>, C4<0>;
L_0x89849fb10 .delay 1 (1,1,1) L_0x89849fb10/d;
L_0x89849fb80/d .functor NAND 1, L_0x8984a8be0, L_0x8984a8c80, C4<1>, C4<1>;
L_0x89849fb80 .delay 1 (1,1,1) L_0x89849fb80/d;
L_0x89849fbf0/d .functor NAND 1, L_0x8984a8be0, v0x898b0ebc0_0, C4<1>, C4<1>;
L_0x89849fbf0 .delay 1 (1,1,1) L_0x89849fbf0/d;
L_0x89849fc60/d .functor NAND 1, L_0x8984a8c80, v0x898b0ebc0_0, C4<1>, C4<1>;
L_0x89849fc60 .delay 1 (1,1,1) L_0x89849fc60/d;
L_0x89849fcd0/d .functor NAND 1, L_0x89849fb80, L_0x89849fbf0, L_0x89849fc60, C4<1>;
L_0x89849fcd0 .delay 1 (1,1,1) L_0x89849fcd0/d;
v0x898b0d860_0 .net "Cin", 0 0, v0x898b0ebc0_0;  alias, 1 drivers
v0x898b0d900_0 .net "Cout", 0 0, L_0x89849fcd0;  1 drivers
v0x898b0d9a0_0 .net "P", 0 0, L_0x89849faa0;  1 drivers
v0x898b0da40_0 .net "S", 0 0, L_0x89849fb10;  1 drivers
v0x898b0dae0_0 .net "a", 0 0, L_0x8984a8be0;  1 drivers
v0x898b0db80_0 .net "b", 0 0, L_0x8984a8c80;  1 drivers
v0x898b0dc20_0 .net "naCin", 0 0, L_0x89849fbf0;  1 drivers
v0x898b0dcc0_0 .net "nab", 0 0, L_0x89849fb80;  1 drivers
v0x898b0dd60_0 .net "nbCin", 0 0, L_0x89849fc60;  1 drivers
S_0x898b0ab80 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898afb300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 18 "in";
    .port_info 2 /OUTPUT 18 "out";
P_0x898aafa00 .param/l "N" 0 8 4, +C4<00000000000000000000000000010010>;
v0x898b0e8a0_0 .net "clk", 0 0, v0x898b0ee40_0;  alias, 1 drivers
v0x898b0e940_0 .net "in", 17 0, L_0x899187c00;  1 drivers
v0x898b0e9e0_0 .var "out", 17 0;
E_0x8997014c0 .event posedge, v0x898b0e760_0;
S_0x898b0ad00 .scope generate, "WIDTH_TEST[18]" "WIDTH_TEST[18]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898b100c0 .param/l "w" 1 3 23, +C4<010010>;
v0x898b1e4e0_0 .var "A", 17 0;
v0x898b1e580_0 .var "B", 17 0;
v0x898b1e620_0 .var "Cin", 0 0;
v0x898b1e6c0_0 .net "Cout", 0 0, L_0x8984aaee0;  1 drivers
v0x898b1e760_0 .net "P", 17 0, L_0x899187d40;  1 drivers
v0x898b1e800_0 .net "S", 17 0, L_0x898a7f0c0;  1 drivers
v0x898b1e8a0_0 .var "clk", 0 0;
v0x898b1e940_0 .var "expected_sum", 18 0;
v0x898b1e9e0_0 .net "out", 18 0, v0x898b1e440_0;  1 drivers
L_0x899187e80 .concat [ 18 1 0 0], L_0x898a7f0c0, L_0x8984aaee0;
S_0x898b0ae80 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898b0ad00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 18 "A";
    .port_info 3 /INPUT 18 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 18 "P";
    .port_info 7 /OUTPUT 18 "S";
P_0x898b10100 .param/l "N" 0 4 7, +C4<00000000000000000000000000010010>;
L_0x8984b2d80 .functor NOT 1, v0x898b1e8a0_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc4d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x8984b2df0 .functor AND 1, L_0x8984b2d80, L_0x898cbc4d8, C4<1>, C4<1>;
v0x898b1dcc0_0 .net "A", 17 0, v0x898b1e4e0_0;  1 drivers
v0x898b1dd60_0 .net "B", 17 0, v0x898b1e580_0;  1 drivers
v0x898b1de00_0 .net "Cin", 0 0, v0x898b1e620_0;  1 drivers
v0x898b1dea0_0 .net "Cout", 0 0, L_0x8984aaee0;  alias, 1 drivers
v0x898b1df40_0 .net "P", 17 0, L_0x899187d40;  alias, 1 drivers
v0x898b1dfe0_0 .net "RCA_sum", 17 0, L_0x899187de0;  1 drivers
v0x898b1e080_0 .net "S", 17 0, L_0x898a7f0c0;  alias, 1 drivers
v0x898b1e120_0 .net *"_ivl_0", 0 0, L_0x8984b2d80;  1 drivers
v0x898b1e1c0_0 .net "clk", 0 0, v0x898b1e8a0_0;  1 drivers
v0x898b1e260_0 .net "enable", 0 0, L_0x898cbc4d8;  1 drivers
S_0x898b0b000 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898b0ae80;
 .timescale -9 -9;
    .port_info 0 /INPUT 18 "in";
    .port_info 1 /OUTPUT 18 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898b10180 .param/l "N" 0 5 4, +C4<00000000000000000000000000010010>;
o0x898c41d30 .functor BUFZ 18, c4<zzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898b0f020_0 name=_ivl_0
v0x898b0f0c0_0 .net "control", 0 0, L_0x8984b2df0;  1 drivers
v0x898b0f160_0 .net "in", 17 0, L_0x899187de0;  alias, 1 drivers
v0x898b0f200_0 .net "out", 17 0, L_0x898a7f0c0;  alias, 1 drivers
L_0x898a7f0c0 .functor MUXZ 18, o0x898c41d30, L_0x899187de0, L_0x8984b2df0, C4<>;
S_0x898b0b180 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898b0ae80;
 .timescale -9 -9;
    .port_info 0 /INPUT 18 "A";
    .port_info 1 /INPUT 18 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 18 "P";
    .port_info 5 /OUTPUT 18 "S";
P_0x898b101c0 .param/l "N" 0 6 4, +C4<00000000000000000000000000010010>;
v0x898b1d860_0 .net "A", 17 0, v0x898b1e4e0_0;  alias, 1 drivers
v0x898b1d900_0 .net "B", 17 0, v0x898b1e580_0;  alias, 1 drivers
v0x898b1d9a0_0 .net "C", 17 0, L_0x899187ca0;  1 drivers
v0x898b1da40_0 .net "Cin", 0 0, v0x898b1e620_0;  alias, 1 drivers
v0x898b1dae0_0 .net "Cout", 0 0, L_0x8984aaee0;  alias, 1 drivers
v0x898b1db80_0 .net "P", 17 0, L_0x899187d40;  alias, 1 drivers
v0x898b1dc20_0 .net "S", 17 0, L_0x899187de0;  alias, 1 drivers
L_0x8984a8dc0 .part v0x898b1e4e0_0, 1, 1;
L_0x8984a8e60 .part v0x898b1e580_0, 1, 1;
L_0x8984a8f00 .part L_0x899187ca0, 0, 1;
L_0x8984a8fa0 .part v0x898b1e4e0_0, 2, 1;
L_0x8984a9040 .part v0x898b1e580_0, 2, 1;
L_0x8984a90e0 .part L_0x899187ca0, 1, 1;
L_0x8984a9180 .part v0x898b1e4e0_0, 3, 1;
L_0x8984a9220 .part v0x898b1e580_0, 3, 1;
L_0x8984a92c0 .part L_0x899187ca0, 2, 1;
L_0x8984a9360 .part v0x898b1e4e0_0, 4, 1;
L_0x8984a9400 .part v0x898b1e580_0, 4, 1;
L_0x8984a94a0 .part L_0x899187ca0, 3, 1;
L_0x8984a9540 .part v0x898b1e4e0_0, 5, 1;
L_0x8984a95e0 .part v0x898b1e580_0, 5, 1;
L_0x8984a9680 .part L_0x899187ca0, 4, 1;
L_0x8984a9720 .part v0x898b1e4e0_0, 6, 1;
L_0x8984a97c0 .part v0x898b1e580_0, 6, 1;
L_0x8984a9900 .part L_0x899187ca0, 5, 1;
L_0x8984a99a0 .part v0x898b1e4e0_0, 7, 1;
L_0x8984a9a40 .part v0x898b1e580_0, 7, 1;
L_0x8984a9ae0 .part L_0x899187ca0, 6, 1;
L_0x8984a9860 .part v0x898b1e4e0_0, 8, 1;
L_0x8984a9b80 .part v0x898b1e580_0, 8, 1;
L_0x8984a9c20 .part L_0x899187ca0, 7, 1;
L_0x8984a9cc0 .part v0x898b1e4e0_0, 9, 1;
L_0x8984a9d60 .part v0x898b1e580_0, 9, 1;
L_0x8984a9e00 .part L_0x899187ca0, 8, 1;
L_0x8984a9ea0 .part v0x898b1e4e0_0, 10, 1;
L_0x8984a9f40 .part v0x898b1e580_0, 10, 1;
L_0x8984a9fe0 .part L_0x899187ca0, 9, 1;
L_0x8984aa080 .part v0x898b1e4e0_0, 11, 1;
L_0x8984aa120 .part v0x898b1e580_0, 11, 1;
L_0x8984aa1c0 .part L_0x899187ca0, 10, 1;
L_0x8984aa260 .part v0x898b1e4e0_0, 12, 1;
L_0x8984aa300 .part v0x898b1e580_0, 12, 1;
L_0x8984aa3a0 .part L_0x899187ca0, 11, 1;
L_0x8984aa440 .part v0x898b1e4e0_0, 13, 1;
L_0x8984aa4e0 .part v0x898b1e580_0, 13, 1;
L_0x8984aa580 .part L_0x899187ca0, 12, 1;
L_0x8984aa620 .part v0x898b1e4e0_0, 14, 1;
L_0x8984aa6c0 .part v0x898b1e580_0, 14, 1;
L_0x8984aa760 .part L_0x899187ca0, 13, 1;
L_0x8984aa800 .part v0x898b1e4e0_0, 15, 1;
L_0x8984aa8a0 .part v0x898b1e580_0, 15, 1;
L_0x8984aa940 .part L_0x899187ca0, 14, 1;
L_0x8984aa9e0 .part v0x898b1e4e0_0, 16, 1;
L_0x8984aaa80 .part v0x898b1e580_0, 16, 1;
L_0x8984aab20 .part L_0x899187ca0, 15, 1;
L_0x8984aabc0 .part v0x898b1e4e0_0, 17, 1;
L_0x8984aac60 .part v0x898b1e580_0, 17, 1;
L_0x8984aad00 .part L_0x899187ca0, 16, 1;
L_0x8984aada0 .part v0x898b1e4e0_0, 0, 1;
L_0x8984aae40 .part v0x898b1e580_0, 0, 1;
LS_0x899187ca0_0_0 .concat8 [ 1 1 1 1], L_0x8984b2d10, L_0x8984b0070, L_0x8984b0310, L_0x8984b05b0;
LS_0x899187ca0_0_4 .concat8 [ 1 1 1 1], L_0x8984b0850, L_0x8984b0af0, L_0x8984b0d90, L_0x8984b1030;
LS_0x899187ca0_0_8 .concat8 [ 1 1 1 1], L_0x8984b12d0, L_0x8984b1570, L_0x8984b1810, L_0x8984b1ab0;
LS_0x899187ca0_0_12 .concat8 [ 1 1 1 1], L_0x8984b1d50, L_0x8984b1ff0, L_0x8984b2290, L_0x8984b2530;
LS_0x899187ca0_0_16 .concat8 [ 1 1 0 0], L_0x8984b27d0, L_0x8984b2a70;
LS_0x899187ca0_1_0 .concat8 [ 4 4 4 4], LS_0x899187ca0_0_0, LS_0x899187ca0_0_4, LS_0x899187ca0_0_8, LS_0x899187ca0_0_12;
LS_0x899187ca0_1_4 .concat8 [ 2 0 0 0], LS_0x899187ca0_0_16;
L_0x899187ca0 .concat8 [ 16 2 0 0], LS_0x899187ca0_1_0, LS_0x899187ca0_1_4;
LS_0x899187d40_0_0 .concat8 [ 1 1 1 1], L_0x8984b2ae0, L_0x89849fe20, L_0x8984b00e0, L_0x8984b0380;
LS_0x899187d40_0_4 .concat8 [ 1 1 1 1], L_0x8984b0620, L_0x8984b08c0, L_0x8984b0b60, L_0x8984b0e00;
LS_0x899187d40_0_8 .concat8 [ 1 1 1 1], L_0x8984b10a0, L_0x8984b1340, L_0x8984b15e0, L_0x8984b1880;
LS_0x899187d40_0_12 .concat8 [ 1 1 1 1], L_0x8984b1b20, L_0x8984b1dc0, L_0x8984b2060, L_0x8984b2300;
LS_0x899187d40_0_16 .concat8 [ 1 1 0 0], L_0x8984b25a0, L_0x8984b2840;
LS_0x899187d40_1_0 .concat8 [ 4 4 4 4], LS_0x899187d40_0_0, LS_0x899187d40_0_4, LS_0x899187d40_0_8, LS_0x899187d40_0_12;
LS_0x899187d40_1_4 .concat8 [ 2 0 0 0], LS_0x899187d40_0_16;
L_0x899187d40 .concat8 [ 16 2 0 0], LS_0x899187d40_1_0, LS_0x899187d40_1_4;
LS_0x899187de0_0_0 .concat8 [ 1 1 1 1], L_0x8984b2b50, L_0x89849fe90, L_0x8984b0150, L_0x8984b03f0;
LS_0x899187de0_0_4 .concat8 [ 1 1 1 1], L_0x8984b0690, L_0x8984b0930, L_0x8984b0bd0, L_0x8984b0e70;
LS_0x899187de0_0_8 .concat8 [ 1 1 1 1], L_0x8984b1110, L_0x8984b13b0, L_0x8984b1650, L_0x8984b18f0;
LS_0x899187de0_0_12 .concat8 [ 1 1 1 1], L_0x8984b1b90, L_0x8984b1e30, L_0x8984b20d0, L_0x8984b2370;
LS_0x899187de0_0_16 .concat8 [ 1 1 0 0], L_0x8984b2610, L_0x8984b28b0;
LS_0x899187de0_1_0 .concat8 [ 4 4 4 4], LS_0x899187de0_0_0, LS_0x899187de0_0_4, LS_0x899187de0_0_8, LS_0x899187de0_0_12;
LS_0x899187de0_1_4 .concat8 [ 2 0 0 0], LS_0x899187de0_0_16;
L_0x899187de0 .concat8 [ 16 2 0 0], LS_0x899187de0_1_0, LS_0x899187de0_1_4;
L_0x8984aaee0 .part L_0x899187ca0, 17, 1;
S_0x898b0b300 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898b0b180;
 .timescale -9 -9;
P_0x898b10200 .param/l "i" 1 6 21, +C4<01>;
S_0x898b0b480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b0b300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afd080 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afd0c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89849fe20/d .functor XOR 1, L_0x8984a8dc0, L_0x8984a8e60, C4<0>, C4<0>;
L_0x89849fe20 .delay 1 (1,1,1) L_0x89849fe20/d;
L_0x89849fe90/d .functor XOR 1, L_0x89849fe20, L_0x8984a8f00, C4<0>, C4<0>;
L_0x89849fe90 .delay 1 (1,1,1) L_0x89849fe90/d;
L_0x89849ff00/d .functor NAND 1, L_0x8984a8dc0, L_0x8984a8e60, C4<1>, C4<1>;
L_0x89849ff00 .delay 1 (1,1,1) L_0x89849ff00/d;
L_0x89849ff70/d .functor NAND 1, L_0x8984a8dc0, L_0x8984a8f00, C4<1>, C4<1>;
L_0x89849ff70 .delay 1 (1,1,1) L_0x89849ff70/d;
L_0x8984b0000/d .functor NAND 1, L_0x8984a8e60, L_0x8984a8f00, C4<1>, C4<1>;
L_0x8984b0000 .delay 1 (1,1,1) L_0x8984b0000/d;
L_0x8984b0070/d .functor NAND 1, L_0x89849ff00, L_0x89849ff70, L_0x8984b0000, C4<1>;
L_0x8984b0070 .delay 1 (1,1,1) L_0x8984b0070/d;
v0x898b0f2a0_0 .net "Cin", 0 0, L_0x8984a8f00;  1 drivers
v0x898b0f340_0 .net "Cout", 0 0, L_0x8984b0070;  1 drivers
v0x898b0f3e0_0 .net "P", 0 0, L_0x89849fe20;  1 drivers
v0x898b0f480_0 .net "S", 0 0, L_0x89849fe90;  1 drivers
v0x898b0f520_0 .net "a", 0 0, L_0x8984a8dc0;  1 drivers
v0x898b0f5c0_0 .net "b", 0 0, L_0x8984a8e60;  1 drivers
v0x898b0f660_0 .net "naCin", 0 0, L_0x89849ff70;  1 drivers
v0x898b0f700_0 .net "nab", 0 0, L_0x89849ff00;  1 drivers
v0x898b0f7a0_0 .net "nbCin", 0 0, L_0x8984b0000;  1 drivers
S_0x898b0b600 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898b0b180;
 .timescale -9 -9;
P_0x898b10240 .param/l "i" 1 6 21, +C4<010>;
S_0x898b0b780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b0b600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afd100 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afd140 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b00e0/d .functor XOR 1, L_0x8984a8fa0, L_0x8984a9040, C4<0>, C4<0>;
L_0x8984b00e0 .delay 1 (1,1,1) L_0x8984b00e0/d;
L_0x8984b0150/d .functor XOR 1, L_0x8984b00e0, L_0x8984a90e0, C4<0>, C4<0>;
L_0x8984b0150 .delay 1 (1,1,1) L_0x8984b0150/d;
L_0x8984b01c0/d .functor NAND 1, L_0x8984a8fa0, L_0x8984a9040, C4<1>, C4<1>;
L_0x8984b01c0 .delay 1 (1,1,1) L_0x8984b01c0/d;
L_0x8984b0230/d .functor NAND 1, L_0x8984a8fa0, L_0x8984a90e0, C4<1>, C4<1>;
L_0x8984b0230 .delay 1 (1,1,1) L_0x8984b0230/d;
L_0x8984b02a0/d .functor NAND 1, L_0x8984a9040, L_0x8984a90e0, C4<1>, C4<1>;
L_0x8984b02a0 .delay 1 (1,1,1) L_0x8984b02a0/d;
L_0x8984b0310/d .functor NAND 1, L_0x8984b01c0, L_0x8984b0230, L_0x8984b02a0, C4<1>;
L_0x8984b0310 .delay 1 (1,1,1) L_0x8984b0310/d;
v0x898b0f840_0 .net "Cin", 0 0, L_0x8984a90e0;  1 drivers
v0x898b0f8e0_0 .net "Cout", 0 0, L_0x8984b0310;  1 drivers
v0x898b0f980_0 .net "P", 0 0, L_0x8984b00e0;  1 drivers
v0x898b0fa20_0 .net "S", 0 0, L_0x8984b0150;  1 drivers
v0x898b0fac0_0 .net "a", 0 0, L_0x8984a8fa0;  1 drivers
v0x898b0fb60_0 .net "b", 0 0, L_0x8984a9040;  1 drivers
v0x898b0fc00_0 .net "naCin", 0 0, L_0x8984b0230;  1 drivers
v0x898b0fca0_0 .net "nab", 0 0, L_0x8984b01c0;  1 drivers
v0x898b0fd40_0 .net "nbCin", 0 0, L_0x8984b02a0;  1 drivers
S_0x898b0b900 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898b0b180;
 .timescale -9 -9;
P_0x898b10280 .param/l "i" 1 6 21, +C4<011>;
S_0x898b0ba80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b0b900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afd180 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afd1c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b0380/d .functor XOR 1, L_0x8984a9180, L_0x8984a9220, C4<0>, C4<0>;
L_0x8984b0380 .delay 1 (1,1,1) L_0x8984b0380/d;
L_0x8984b03f0/d .functor XOR 1, L_0x8984b0380, L_0x8984a92c0, C4<0>, C4<0>;
L_0x8984b03f0 .delay 1 (1,1,1) L_0x8984b03f0/d;
L_0x8984b0460/d .functor NAND 1, L_0x8984a9180, L_0x8984a9220, C4<1>, C4<1>;
L_0x8984b0460 .delay 1 (1,1,1) L_0x8984b0460/d;
L_0x8984b04d0/d .functor NAND 1, L_0x8984a9180, L_0x8984a92c0, C4<1>, C4<1>;
L_0x8984b04d0 .delay 1 (1,1,1) L_0x8984b04d0/d;
L_0x8984b0540/d .functor NAND 1, L_0x8984a9220, L_0x8984a92c0, C4<1>, C4<1>;
L_0x8984b0540 .delay 1 (1,1,1) L_0x8984b0540/d;
L_0x8984b05b0/d .functor NAND 1, L_0x8984b0460, L_0x8984b04d0, L_0x8984b0540, C4<1>;
L_0x8984b05b0 .delay 1 (1,1,1) L_0x8984b05b0/d;
v0x898b0fde0_0 .net "Cin", 0 0, L_0x8984a92c0;  1 drivers
v0x898b0fe80_0 .net "Cout", 0 0, L_0x8984b05b0;  1 drivers
v0x898b0ff20_0 .net "P", 0 0, L_0x8984b0380;  1 drivers
v0x898b14000_0 .net "S", 0 0, L_0x8984b03f0;  1 drivers
v0x898b140a0_0 .net "a", 0 0, L_0x8984a9180;  1 drivers
v0x898b14140_0 .net "b", 0 0, L_0x8984a9220;  1 drivers
v0x898b141e0_0 .net "naCin", 0 0, L_0x8984b04d0;  1 drivers
v0x898b14280_0 .net "nab", 0 0, L_0x8984b0460;  1 drivers
v0x898b14320_0 .net "nbCin", 0 0, L_0x8984b0540;  1 drivers
S_0x898b0bc00 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898b0b180;
 .timescale -9 -9;
P_0x898b102c0 .param/l "i" 1 6 21, +C4<0100>;
S_0x898b0bd80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b0bc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afd200 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afd240 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b0620/d .functor XOR 1, L_0x8984a9360, L_0x8984a9400, C4<0>, C4<0>;
L_0x8984b0620 .delay 1 (1,1,1) L_0x8984b0620/d;
L_0x8984b0690/d .functor XOR 1, L_0x8984b0620, L_0x8984a94a0, C4<0>, C4<0>;
L_0x8984b0690 .delay 1 (1,1,1) L_0x8984b0690/d;
L_0x8984b0700/d .functor NAND 1, L_0x8984a9360, L_0x8984a9400, C4<1>, C4<1>;
L_0x8984b0700 .delay 1 (1,1,1) L_0x8984b0700/d;
L_0x8984b0770/d .functor NAND 1, L_0x8984a9360, L_0x8984a94a0, C4<1>, C4<1>;
L_0x8984b0770 .delay 1 (1,1,1) L_0x8984b0770/d;
L_0x8984b07e0/d .functor NAND 1, L_0x8984a9400, L_0x8984a94a0, C4<1>, C4<1>;
L_0x8984b07e0 .delay 1 (1,1,1) L_0x8984b07e0/d;
L_0x8984b0850/d .functor NAND 1, L_0x8984b0700, L_0x8984b0770, L_0x8984b07e0, C4<1>;
L_0x8984b0850 .delay 1 (1,1,1) L_0x8984b0850/d;
v0x898b143c0_0 .net "Cin", 0 0, L_0x8984a94a0;  1 drivers
v0x898b14460_0 .net "Cout", 0 0, L_0x8984b0850;  1 drivers
v0x898b14500_0 .net "P", 0 0, L_0x8984b0620;  1 drivers
v0x898b145a0_0 .net "S", 0 0, L_0x8984b0690;  1 drivers
v0x898b14640_0 .net "a", 0 0, L_0x8984a9360;  1 drivers
v0x898b146e0_0 .net "b", 0 0, L_0x8984a9400;  1 drivers
v0x898b14780_0 .net "naCin", 0 0, L_0x8984b0770;  1 drivers
v0x898b14820_0 .net "nab", 0 0, L_0x8984b0700;  1 drivers
v0x898b148c0_0 .net "nbCin", 0 0, L_0x8984b07e0;  1 drivers
S_0x898b18000 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898b0b180;
 .timescale -9 -9;
P_0x898b10340 .param/l "i" 1 6 21, +C4<0101>;
S_0x898b18180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b18000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afd280 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afd2c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b08c0/d .functor XOR 1, L_0x8984a9540, L_0x8984a95e0, C4<0>, C4<0>;
L_0x8984b08c0 .delay 1 (1,1,1) L_0x8984b08c0/d;
L_0x8984b0930/d .functor XOR 1, L_0x8984b08c0, L_0x8984a9680, C4<0>, C4<0>;
L_0x8984b0930 .delay 1 (1,1,1) L_0x8984b0930/d;
L_0x8984b09a0/d .functor NAND 1, L_0x8984a9540, L_0x8984a95e0, C4<1>, C4<1>;
L_0x8984b09a0 .delay 1 (1,1,1) L_0x8984b09a0/d;
L_0x8984b0a10/d .functor NAND 1, L_0x8984a9540, L_0x8984a9680, C4<1>, C4<1>;
L_0x8984b0a10 .delay 1 (1,1,1) L_0x8984b0a10/d;
L_0x8984b0a80/d .functor NAND 1, L_0x8984a95e0, L_0x8984a9680, C4<1>, C4<1>;
L_0x8984b0a80 .delay 1 (1,1,1) L_0x8984b0a80/d;
L_0x8984b0af0/d .functor NAND 1, L_0x8984b09a0, L_0x8984b0a10, L_0x8984b0a80, C4<1>;
L_0x8984b0af0 .delay 1 (1,1,1) L_0x8984b0af0/d;
v0x898b14960_0 .net "Cin", 0 0, L_0x8984a9680;  1 drivers
v0x898b14a00_0 .net "Cout", 0 0, L_0x8984b0af0;  1 drivers
v0x898b14aa0_0 .net "P", 0 0, L_0x8984b08c0;  1 drivers
v0x898b14b40_0 .net "S", 0 0, L_0x8984b0930;  1 drivers
v0x898b14be0_0 .net "a", 0 0, L_0x8984a9540;  1 drivers
v0x898b14c80_0 .net "b", 0 0, L_0x8984a95e0;  1 drivers
v0x898b14d20_0 .net "naCin", 0 0, L_0x8984b0a10;  1 drivers
v0x898b14dc0_0 .net "nab", 0 0, L_0x8984b09a0;  1 drivers
v0x898b14e60_0 .net "nbCin", 0 0, L_0x8984b0a80;  1 drivers
S_0x898b18300 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898b0b180;
 .timescale -9 -9;
P_0x898b10380 .param/l "i" 1 6 21, +C4<0110>;
S_0x898b18480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b18300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afd300 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afd340 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b0b60/d .functor XOR 1, L_0x8984a9720, L_0x8984a97c0, C4<0>, C4<0>;
L_0x8984b0b60 .delay 1 (1,1,1) L_0x8984b0b60/d;
L_0x8984b0bd0/d .functor XOR 1, L_0x8984b0b60, L_0x8984a9900, C4<0>, C4<0>;
L_0x8984b0bd0 .delay 1 (1,1,1) L_0x8984b0bd0/d;
L_0x8984b0c40/d .functor NAND 1, L_0x8984a9720, L_0x8984a97c0, C4<1>, C4<1>;
L_0x8984b0c40 .delay 1 (1,1,1) L_0x8984b0c40/d;
L_0x8984b0cb0/d .functor NAND 1, L_0x8984a9720, L_0x8984a9900, C4<1>, C4<1>;
L_0x8984b0cb0 .delay 1 (1,1,1) L_0x8984b0cb0/d;
L_0x8984b0d20/d .functor NAND 1, L_0x8984a97c0, L_0x8984a9900, C4<1>, C4<1>;
L_0x8984b0d20 .delay 1 (1,1,1) L_0x8984b0d20/d;
L_0x8984b0d90/d .functor NAND 1, L_0x8984b0c40, L_0x8984b0cb0, L_0x8984b0d20, C4<1>;
L_0x8984b0d90 .delay 1 (1,1,1) L_0x8984b0d90/d;
v0x898b14f00_0 .net "Cin", 0 0, L_0x8984a9900;  1 drivers
v0x898b14fa0_0 .net "Cout", 0 0, L_0x8984b0d90;  1 drivers
v0x898b15040_0 .net "P", 0 0, L_0x8984b0b60;  1 drivers
v0x898b150e0_0 .net "S", 0 0, L_0x8984b0bd0;  1 drivers
v0x898b15180_0 .net "a", 0 0, L_0x8984a9720;  1 drivers
v0x898b15220_0 .net "b", 0 0, L_0x8984a97c0;  1 drivers
v0x898b152c0_0 .net "naCin", 0 0, L_0x8984b0cb0;  1 drivers
v0x898b15360_0 .net "nab", 0 0, L_0x8984b0c40;  1 drivers
v0x898b15400_0 .net "nbCin", 0 0, L_0x8984b0d20;  1 drivers
S_0x898b18600 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898b0b180;
 .timescale -9 -9;
P_0x898b103c0 .param/l "i" 1 6 21, +C4<0111>;
S_0x898b18780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b18600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afd380 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afd3c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b0e00/d .functor XOR 1, L_0x8984a99a0, L_0x8984a9a40, C4<0>, C4<0>;
L_0x8984b0e00 .delay 1 (1,1,1) L_0x8984b0e00/d;
L_0x8984b0e70/d .functor XOR 1, L_0x8984b0e00, L_0x8984a9ae0, C4<0>, C4<0>;
L_0x8984b0e70 .delay 1 (1,1,1) L_0x8984b0e70/d;
L_0x8984b0ee0/d .functor NAND 1, L_0x8984a99a0, L_0x8984a9a40, C4<1>, C4<1>;
L_0x8984b0ee0 .delay 1 (1,1,1) L_0x8984b0ee0/d;
L_0x8984b0f50/d .functor NAND 1, L_0x8984a99a0, L_0x8984a9ae0, C4<1>, C4<1>;
L_0x8984b0f50 .delay 1 (1,1,1) L_0x8984b0f50/d;
L_0x8984b0fc0/d .functor NAND 1, L_0x8984a9a40, L_0x8984a9ae0, C4<1>, C4<1>;
L_0x8984b0fc0 .delay 1 (1,1,1) L_0x8984b0fc0/d;
L_0x8984b1030/d .functor NAND 1, L_0x8984b0ee0, L_0x8984b0f50, L_0x8984b0fc0, C4<1>;
L_0x8984b1030 .delay 1 (1,1,1) L_0x8984b1030/d;
v0x898b154a0_0 .net "Cin", 0 0, L_0x8984a9ae0;  1 drivers
v0x898b15540_0 .net "Cout", 0 0, L_0x8984b1030;  1 drivers
v0x898b155e0_0 .net "P", 0 0, L_0x8984b0e00;  1 drivers
v0x898b15680_0 .net "S", 0 0, L_0x8984b0e70;  1 drivers
v0x898b15720_0 .net "a", 0 0, L_0x8984a99a0;  1 drivers
v0x898b157c0_0 .net "b", 0 0, L_0x8984a9a40;  1 drivers
v0x898b15860_0 .net "naCin", 0 0, L_0x8984b0f50;  1 drivers
v0x898b15900_0 .net "nab", 0 0, L_0x8984b0ee0;  1 drivers
v0x898b159a0_0 .net "nbCin", 0 0, L_0x8984b0fc0;  1 drivers
S_0x898b18900 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898b0b180;
 .timescale -9 -9;
P_0x898b10400 .param/l "i" 1 6 21, +C4<01000>;
S_0x898b18a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b18900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afd400 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afd440 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b10a0/d .functor XOR 1, L_0x8984a9860, L_0x8984a9b80, C4<0>, C4<0>;
L_0x8984b10a0 .delay 1 (1,1,1) L_0x8984b10a0/d;
L_0x8984b1110/d .functor XOR 1, L_0x8984b10a0, L_0x8984a9c20, C4<0>, C4<0>;
L_0x8984b1110 .delay 1 (1,1,1) L_0x8984b1110/d;
L_0x8984b1180/d .functor NAND 1, L_0x8984a9860, L_0x8984a9b80, C4<1>, C4<1>;
L_0x8984b1180 .delay 1 (1,1,1) L_0x8984b1180/d;
L_0x8984b11f0/d .functor NAND 1, L_0x8984a9860, L_0x8984a9c20, C4<1>, C4<1>;
L_0x8984b11f0 .delay 1 (1,1,1) L_0x8984b11f0/d;
L_0x8984b1260/d .functor NAND 1, L_0x8984a9b80, L_0x8984a9c20, C4<1>, C4<1>;
L_0x8984b1260 .delay 1 (1,1,1) L_0x8984b1260/d;
L_0x8984b12d0/d .functor NAND 1, L_0x8984b1180, L_0x8984b11f0, L_0x8984b1260, C4<1>;
L_0x8984b12d0 .delay 1 (1,1,1) L_0x8984b12d0/d;
v0x898b15a40_0 .net "Cin", 0 0, L_0x8984a9c20;  1 drivers
v0x898b15ae0_0 .net "Cout", 0 0, L_0x8984b12d0;  1 drivers
v0x898b15b80_0 .net "P", 0 0, L_0x8984b10a0;  1 drivers
v0x898b15c20_0 .net "S", 0 0, L_0x8984b1110;  1 drivers
v0x898b15cc0_0 .net "a", 0 0, L_0x8984a9860;  1 drivers
v0x898b15d60_0 .net "b", 0 0, L_0x8984a9b80;  1 drivers
v0x898b15e00_0 .net "naCin", 0 0, L_0x8984b11f0;  1 drivers
v0x898b15ea0_0 .net "nab", 0 0, L_0x8984b1180;  1 drivers
v0x898b15f40_0 .net "nbCin", 0 0, L_0x8984b1260;  1 drivers
S_0x898b18c00 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898b0b180;
 .timescale -9 -9;
P_0x898b10300 .param/l "i" 1 6 21, +C4<01001>;
S_0x898b18d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b18c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afd500 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afd540 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b1340/d .functor XOR 1, L_0x8984a9cc0, L_0x8984a9d60, C4<0>, C4<0>;
L_0x8984b1340 .delay 1 (1,1,1) L_0x8984b1340/d;
L_0x8984b13b0/d .functor XOR 1, L_0x8984b1340, L_0x8984a9e00, C4<0>, C4<0>;
L_0x8984b13b0 .delay 1 (1,1,1) L_0x8984b13b0/d;
L_0x8984b1420/d .functor NAND 1, L_0x8984a9cc0, L_0x8984a9d60, C4<1>, C4<1>;
L_0x8984b1420 .delay 1 (1,1,1) L_0x8984b1420/d;
L_0x8984b1490/d .functor NAND 1, L_0x8984a9cc0, L_0x8984a9e00, C4<1>, C4<1>;
L_0x8984b1490 .delay 1 (1,1,1) L_0x8984b1490/d;
L_0x8984b1500/d .functor NAND 1, L_0x8984a9d60, L_0x8984a9e00, C4<1>, C4<1>;
L_0x8984b1500 .delay 1 (1,1,1) L_0x8984b1500/d;
L_0x8984b1570/d .functor NAND 1, L_0x8984b1420, L_0x8984b1490, L_0x8984b1500, C4<1>;
L_0x8984b1570 .delay 1 (1,1,1) L_0x8984b1570/d;
v0x898b15fe0_0 .net "Cin", 0 0, L_0x8984a9e00;  1 drivers
v0x898b16080_0 .net "Cout", 0 0, L_0x8984b1570;  1 drivers
v0x898b16120_0 .net "P", 0 0, L_0x8984b1340;  1 drivers
v0x898b161c0_0 .net "S", 0 0, L_0x8984b13b0;  1 drivers
v0x898b16260_0 .net "a", 0 0, L_0x8984a9cc0;  1 drivers
v0x898b16300_0 .net "b", 0 0, L_0x8984a9d60;  1 drivers
v0x898b163a0_0 .net "naCin", 0 0, L_0x8984b1490;  1 drivers
v0x898b16440_0 .net "nab", 0 0, L_0x8984b1420;  1 drivers
v0x898b164e0_0 .net "nbCin", 0 0, L_0x8984b1500;  1 drivers
S_0x898b18f00 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898b0b180;
 .timescale -9 -9;
P_0x898b10440 .param/l "i" 1 6 21, +C4<01010>;
S_0x898b19080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b18f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afd580 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afd5c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b15e0/d .functor XOR 1, L_0x8984a9ea0, L_0x8984a9f40, C4<0>, C4<0>;
L_0x8984b15e0 .delay 1 (1,1,1) L_0x8984b15e0/d;
L_0x8984b1650/d .functor XOR 1, L_0x8984b15e0, L_0x8984a9fe0, C4<0>, C4<0>;
L_0x8984b1650 .delay 1 (1,1,1) L_0x8984b1650/d;
L_0x8984b16c0/d .functor NAND 1, L_0x8984a9ea0, L_0x8984a9f40, C4<1>, C4<1>;
L_0x8984b16c0 .delay 1 (1,1,1) L_0x8984b16c0/d;
L_0x8984b1730/d .functor NAND 1, L_0x8984a9ea0, L_0x8984a9fe0, C4<1>, C4<1>;
L_0x8984b1730 .delay 1 (1,1,1) L_0x8984b1730/d;
L_0x8984b17a0/d .functor NAND 1, L_0x8984a9f40, L_0x8984a9fe0, C4<1>, C4<1>;
L_0x8984b17a0 .delay 1 (1,1,1) L_0x8984b17a0/d;
L_0x8984b1810/d .functor NAND 1, L_0x8984b16c0, L_0x8984b1730, L_0x8984b17a0, C4<1>;
L_0x8984b1810 .delay 1 (1,1,1) L_0x8984b1810/d;
v0x898b16580_0 .net "Cin", 0 0, L_0x8984a9fe0;  1 drivers
v0x898b16620_0 .net "Cout", 0 0, L_0x8984b1810;  1 drivers
v0x898b166c0_0 .net "P", 0 0, L_0x8984b15e0;  1 drivers
v0x898b16760_0 .net "S", 0 0, L_0x8984b1650;  1 drivers
v0x898b16800_0 .net "a", 0 0, L_0x8984a9ea0;  1 drivers
v0x898b168a0_0 .net "b", 0 0, L_0x8984a9f40;  1 drivers
v0x898b16940_0 .net "naCin", 0 0, L_0x8984b1730;  1 drivers
v0x898b169e0_0 .net "nab", 0 0, L_0x8984b16c0;  1 drivers
v0x898b16a80_0 .net "nbCin", 0 0, L_0x8984b17a0;  1 drivers
S_0x898b19200 .scope generate, "adder[11]" "adder[11]" 6 21, 6 21 0, S_0x898b0b180;
 .timescale -9 -9;
P_0x898b10480 .param/l "i" 1 6 21, +C4<01011>;
S_0x898b19380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b19200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afd600 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afd640 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b1880/d .functor XOR 1, L_0x8984aa080, L_0x8984aa120, C4<0>, C4<0>;
L_0x8984b1880 .delay 1 (1,1,1) L_0x8984b1880/d;
L_0x8984b18f0/d .functor XOR 1, L_0x8984b1880, L_0x8984aa1c0, C4<0>, C4<0>;
L_0x8984b18f0 .delay 1 (1,1,1) L_0x8984b18f0/d;
L_0x8984b1960/d .functor NAND 1, L_0x8984aa080, L_0x8984aa120, C4<1>, C4<1>;
L_0x8984b1960 .delay 1 (1,1,1) L_0x8984b1960/d;
L_0x8984b19d0/d .functor NAND 1, L_0x8984aa080, L_0x8984aa1c0, C4<1>, C4<1>;
L_0x8984b19d0 .delay 1 (1,1,1) L_0x8984b19d0/d;
L_0x8984b1a40/d .functor NAND 1, L_0x8984aa120, L_0x8984aa1c0, C4<1>, C4<1>;
L_0x8984b1a40 .delay 1 (1,1,1) L_0x8984b1a40/d;
L_0x8984b1ab0/d .functor NAND 1, L_0x8984b1960, L_0x8984b19d0, L_0x8984b1a40, C4<1>;
L_0x8984b1ab0 .delay 1 (1,1,1) L_0x8984b1ab0/d;
v0x898b16b20_0 .net "Cin", 0 0, L_0x8984aa1c0;  1 drivers
v0x898b16bc0_0 .net "Cout", 0 0, L_0x8984b1ab0;  1 drivers
v0x898b16c60_0 .net "P", 0 0, L_0x8984b1880;  1 drivers
v0x898b16d00_0 .net "S", 0 0, L_0x8984b18f0;  1 drivers
v0x898b16da0_0 .net "a", 0 0, L_0x8984aa080;  1 drivers
v0x898b16e40_0 .net "b", 0 0, L_0x8984aa120;  1 drivers
v0x898b16ee0_0 .net "naCin", 0 0, L_0x8984b19d0;  1 drivers
v0x898b16f80_0 .net "nab", 0 0, L_0x8984b1960;  1 drivers
v0x898b17020_0 .net "nbCin", 0 0, L_0x8984b1a40;  1 drivers
S_0x898b19500 .scope generate, "adder[12]" "adder[12]" 6 21, 6 21 0, S_0x898b0b180;
 .timescale -9 -9;
P_0x898b104c0 .param/l "i" 1 6 21, +C4<01100>;
S_0x898b19680 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b19500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afd680 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afd6c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b1b20/d .functor XOR 1, L_0x8984aa260, L_0x8984aa300, C4<0>, C4<0>;
L_0x8984b1b20 .delay 1 (1,1,1) L_0x8984b1b20/d;
L_0x8984b1b90/d .functor XOR 1, L_0x8984b1b20, L_0x8984aa3a0, C4<0>, C4<0>;
L_0x8984b1b90 .delay 1 (1,1,1) L_0x8984b1b90/d;
L_0x8984b1c00/d .functor NAND 1, L_0x8984aa260, L_0x8984aa300, C4<1>, C4<1>;
L_0x8984b1c00 .delay 1 (1,1,1) L_0x8984b1c00/d;
L_0x8984b1c70/d .functor NAND 1, L_0x8984aa260, L_0x8984aa3a0, C4<1>, C4<1>;
L_0x8984b1c70 .delay 1 (1,1,1) L_0x8984b1c70/d;
L_0x8984b1ce0/d .functor NAND 1, L_0x8984aa300, L_0x8984aa3a0, C4<1>, C4<1>;
L_0x8984b1ce0 .delay 1 (1,1,1) L_0x8984b1ce0/d;
L_0x8984b1d50/d .functor NAND 1, L_0x8984b1c00, L_0x8984b1c70, L_0x8984b1ce0, C4<1>;
L_0x8984b1d50 .delay 1 (1,1,1) L_0x8984b1d50/d;
v0x898b170c0_0 .net "Cin", 0 0, L_0x8984aa3a0;  1 drivers
v0x898b17160_0 .net "Cout", 0 0, L_0x8984b1d50;  1 drivers
v0x898b17200_0 .net "P", 0 0, L_0x8984b1b20;  1 drivers
v0x898b172a0_0 .net "S", 0 0, L_0x8984b1b90;  1 drivers
v0x898b17340_0 .net "a", 0 0, L_0x8984aa260;  1 drivers
v0x898b173e0_0 .net "b", 0 0, L_0x8984aa300;  1 drivers
v0x898b17480_0 .net "naCin", 0 0, L_0x8984b1c70;  1 drivers
v0x898b17520_0 .net "nab", 0 0, L_0x8984b1c00;  1 drivers
v0x898b175c0_0 .net "nbCin", 0 0, L_0x8984b1ce0;  1 drivers
S_0x898b19800 .scope generate, "adder[13]" "adder[13]" 6 21, 6 21 0, S_0x898b0b180;
 .timescale -9 -9;
P_0x898b10500 .param/l "i" 1 6 21, +C4<01101>;
S_0x898b19980 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b19800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afd700 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afd740 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b1dc0/d .functor XOR 1, L_0x8984aa440, L_0x8984aa4e0, C4<0>, C4<0>;
L_0x8984b1dc0 .delay 1 (1,1,1) L_0x8984b1dc0/d;
L_0x8984b1e30/d .functor XOR 1, L_0x8984b1dc0, L_0x8984aa580, C4<0>, C4<0>;
L_0x8984b1e30 .delay 1 (1,1,1) L_0x8984b1e30/d;
L_0x8984b1ea0/d .functor NAND 1, L_0x8984aa440, L_0x8984aa4e0, C4<1>, C4<1>;
L_0x8984b1ea0 .delay 1 (1,1,1) L_0x8984b1ea0/d;
L_0x8984b1f10/d .functor NAND 1, L_0x8984aa440, L_0x8984aa580, C4<1>, C4<1>;
L_0x8984b1f10 .delay 1 (1,1,1) L_0x8984b1f10/d;
L_0x8984b1f80/d .functor NAND 1, L_0x8984aa4e0, L_0x8984aa580, C4<1>, C4<1>;
L_0x8984b1f80 .delay 1 (1,1,1) L_0x8984b1f80/d;
L_0x8984b1ff0/d .functor NAND 1, L_0x8984b1ea0, L_0x8984b1f10, L_0x8984b1f80, C4<1>;
L_0x8984b1ff0 .delay 1 (1,1,1) L_0x8984b1ff0/d;
v0x898b17660_0 .net "Cin", 0 0, L_0x8984aa580;  1 drivers
v0x898b17700_0 .net "Cout", 0 0, L_0x8984b1ff0;  1 drivers
v0x898b177a0_0 .net "P", 0 0, L_0x8984b1dc0;  1 drivers
v0x898b17840_0 .net "S", 0 0, L_0x8984b1e30;  1 drivers
v0x898b178e0_0 .net "a", 0 0, L_0x8984aa440;  1 drivers
v0x898b17980_0 .net "b", 0 0, L_0x8984aa4e0;  1 drivers
v0x898b17a20_0 .net "naCin", 0 0, L_0x8984b1f10;  1 drivers
v0x898b17ac0_0 .net "nab", 0 0, L_0x8984b1ea0;  1 drivers
v0x898b17b60_0 .net "nbCin", 0 0, L_0x8984b1f80;  1 drivers
S_0x898b19b00 .scope generate, "adder[14]" "adder[14]" 6 21, 6 21 0, S_0x898b0b180;
 .timescale -9 -9;
P_0x898b10540 .param/l "i" 1 6 21, +C4<01110>;
S_0x898b19c80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b19b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afd780 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afd7c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b2060/d .functor XOR 1, L_0x8984aa620, L_0x8984aa6c0, C4<0>, C4<0>;
L_0x8984b2060 .delay 1 (1,1,1) L_0x8984b2060/d;
L_0x8984b20d0/d .functor XOR 1, L_0x8984b2060, L_0x8984aa760, C4<0>, C4<0>;
L_0x8984b20d0 .delay 1 (1,1,1) L_0x8984b20d0/d;
L_0x8984b2140/d .functor NAND 1, L_0x8984aa620, L_0x8984aa6c0, C4<1>, C4<1>;
L_0x8984b2140 .delay 1 (1,1,1) L_0x8984b2140/d;
L_0x8984b21b0/d .functor NAND 1, L_0x8984aa620, L_0x8984aa760, C4<1>, C4<1>;
L_0x8984b21b0 .delay 1 (1,1,1) L_0x8984b21b0/d;
L_0x8984b2220/d .functor NAND 1, L_0x8984aa6c0, L_0x8984aa760, C4<1>, C4<1>;
L_0x8984b2220 .delay 1 (1,1,1) L_0x8984b2220/d;
L_0x8984b2290/d .functor NAND 1, L_0x8984b2140, L_0x8984b21b0, L_0x8984b2220, C4<1>;
L_0x8984b2290 .delay 1 (1,1,1) L_0x8984b2290/d;
v0x898b17c00_0 .net "Cin", 0 0, L_0x8984aa760;  1 drivers
v0x898b17ca0_0 .net "Cout", 0 0, L_0x8984b2290;  1 drivers
v0x898b17d40_0 .net "P", 0 0, L_0x8984b2060;  1 drivers
v0x898b17de0_0 .net "S", 0 0, L_0x8984b20d0;  1 drivers
v0x898b17e80_0 .net "a", 0 0, L_0x8984aa620;  1 drivers
v0x898b17f20_0 .net "b", 0 0, L_0x8984aa6c0;  1 drivers
v0x898b1c000_0 .net "naCin", 0 0, L_0x8984b21b0;  1 drivers
v0x898b1c0a0_0 .net "nab", 0 0, L_0x8984b2140;  1 drivers
v0x898b1c140_0 .net "nbCin", 0 0, L_0x8984b2220;  1 drivers
S_0x898b19e00 .scope generate, "adder[15]" "adder[15]" 6 21, 6 21 0, S_0x898b0b180;
 .timescale -9 -9;
P_0x898b10580 .param/l "i" 1 6 21, +C4<01111>;
S_0x898b19f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b19e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afd800 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afd840 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b2300/d .functor XOR 1, L_0x8984aa800, L_0x8984aa8a0, C4<0>, C4<0>;
L_0x8984b2300 .delay 1 (1,1,1) L_0x8984b2300/d;
L_0x8984b2370/d .functor XOR 1, L_0x8984b2300, L_0x8984aa940, C4<0>, C4<0>;
L_0x8984b2370 .delay 1 (1,1,1) L_0x8984b2370/d;
L_0x8984b23e0/d .functor NAND 1, L_0x8984aa800, L_0x8984aa8a0, C4<1>, C4<1>;
L_0x8984b23e0 .delay 1 (1,1,1) L_0x8984b23e0/d;
L_0x8984b2450/d .functor NAND 1, L_0x8984aa800, L_0x8984aa940, C4<1>, C4<1>;
L_0x8984b2450 .delay 1 (1,1,1) L_0x8984b2450/d;
L_0x8984b24c0/d .functor NAND 1, L_0x8984aa8a0, L_0x8984aa940, C4<1>, C4<1>;
L_0x8984b24c0 .delay 1 (1,1,1) L_0x8984b24c0/d;
L_0x8984b2530/d .functor NAND 1, L_0x8984b23e0, L_0x8984b2450, L_0x8984b24c0, C4<1>;
L_0x8984b2530 .delay 1 (1,1,1) L_0x8984b2530/d;
v0x898b1c1e0_0 .net "Cin", 0 0, L_0x8984aa940;  1 drivers
v0x898b1c280_0 .net "Cout", 0 0, L_0x8984b2530;  1 drivers
v0x898b1c320_0 .net "P", 0 0, L_0x8984b2300;  1 drivers
v0x898b1c3c0_0 .net "S", 0 0, L_0x8984b2370;  1 drivers
v0x898b1c460_0 .net "a", 0 0, L_0x8984aa800;  1 drivers
v0x898b1c500_0 .net "b", 0 0, L_0x8984aa8a0;  1 drivers
v0x898b1c5a0_0 .net "naCin", 0 0, L_0x8984b2450;  1 drivers
v0x898b1c640_0 .net "nab", 0 0, L_0x8984b23e0;  1 drivers
v0x898b1c6e0_0 .net "nbCin", 0 0, L_0x8984b24c0;  1 drivers
S_0x898b1a100 .scope generate, "adder[16]" "adder[16]" 6 21, 6 21 0, S_0x898b0b180;
 .timescale -9 -9;
P_0x898b105c0 .param/l "i" 1 6 21, +C4<010000>;
S_0x898b1a280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b1a100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afd880 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afd8c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b25a0/d .functor XOR 1, L_0x8984aa9e0, L_0x8984aaa80, C4<0>, C4<0>;
L_0x8984b25a0 .delay 1 (1,1,1) L_0x8984b25a0/d;
L_0x8984b2610/d .functor XOR 1, L_0x8984b25a0, L_0x8984aab20, C4<0>, C4<0>;
L_0x8984b2610 .delay 1 (1,1,1) L_0x8984b2610/d;
L_0x8984b2680/d .functor NAND 1, L_0x8984aa9e0, L_0x8984aaa80, C4<1>, C4<1>;
L_0x8984b2680 .delay 1 (1,1,1) L_0x8984b2680/d;
L_0x8984b26f0/d .functor NAND 1, L_0x8984aa9e0, L_0x8984aab20, C4<1>, C4<1>;
L_0x8984b26f0 .delay 1 (1,1,1) L_0x8984b26f0/d;
L_0x8984b2760/d .functor NAND 1, L_0x8984aaa80, L_0x8984aab20, C4<1>, C4<1>;
L_0x8984b2760 .delay 1 (1,1,1) L_0x8984b2760/d;
L_0x8984b27d0/d .functor NAND 1, L_0x8984b2680, L_0x8984b26f0, L_0x8984b2760, C4<1>;
L_0x8984b27d0 .delay 1 (1,1,1) L_0x8984b27d0/d;
v0x898b1c780_0 .net "Cin", 0 0, L_0x8984aab20;  1 drivers
v0x898b1c820_0 .net "Cout", 0 0, L_0x8984b27d0;  1 drivers
v0x898b1c8c0_0 .net "P", 0 0, L_0x8984b25a0;  1 drivers
v0x898b1c960_0 .net "S", 0 0, L_0x8984b2610;  1 drivers
v0x898b1ca00_0 .net "a", 0 0, L_0x8984aa9e0;  1 drivers
v0x898b1caa0_0 .net "b", 0 0, L_0x8984aaa80;  1 drivers
v0x898b1cb40_0 .net "naCin", 0 0, L_0x8984b26f0;  1 drivers
v0x898b1cbe0_0 .net "nab", 0 0, L_0x8984b2680;  1 drivers
v0x898b1cc80_0 .net "nbCin", 0 0, L_0x8984b2760;  1 drivers
S_0x898b1a400 .scope generate, "adder[17]" "adder[17]" 6 21, 6 21 0, S_0x898b0b180;
 .timescale -9 -9;
P_0x898b10600 .param/l "i" 1 6 21, +C4<010001>;
S_0x898b1a580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b1a400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afd480 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afd4c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b2840/d .functor XOR 1, L_0x8984aabc0, L_0x8984aac60, C4<0>, C4<0>;
L_0x8984b2840 .delay 1 (1,1,1) L_0x8984b2840/d;
L_0x8984b28b0/d .functor XOR 1, L_0x8984b2840, L_0x8984aad00, C4<0>, C4<0>;
L_0x8984b28b0 .delay 1 (1,1,1) L_0x8984b28b0/d;
L_0x8984b2920/d .functor NAND 1, L_0x8984aabc0, L_0x8984aac60, C4<1>, C4<1>;
L_0x8984b2920 .delay 1 (1,1,1) L_0x8984b2920/d;
L_0x8984b2990/d .functor NAND 1, L_0x8984aabc0, L_0x8984aad00, C4<1>, C4<1>;
L_0x8984b2990 .delay 1 (1,1,1) L_0x8984b2990/d;
L_0x8984b2a00/d .functor NAND 1, L_0x8984aac60, L_0x8984aad00, C4<1>, C4<1>;
L_0x8984b2a00 .delay 1 (1,1,1) L_0x8984b2a00/d;
L_0x8984b2a70/d .functor NAND 1, L_0x8984b2920, L_0x8984b2990, L_0x8984b2a00, C4<1>;
L_0x8984b2a70 .delay 1 (1,1,1) L_0x8984b2a70/d;
v0x898b1cd20_0 .net "Cin", 0 0, L_0x8984aad00;  1 drivers
v0x898b1cdc0_0 .net "Cout", 0 0, L_0x8984b2a70;  1 drivers
v0x898b1ce60_0 .net "P", 0 0, L_0x8984b2840;  1 drivers
v0x898b1cf00_0 .net "S", 0 0, L_0x8984b28b0;  1 drivers
v0x898b1cfa0_0 .net "a", 0 0, L_0x8984aabc0;  1 drivers
v0x898b1d040_0 .net "b", 0 0, L_0x8984aac60;  1 drivers
v0x898b1d0e0_0 .net "naCin", 0 0, L_0x8984b2990;  1 drivers
v0x898b1d180_0 .net "nab", 0 0, L_0x8984b2920;  1 drivers
v0x898b1d220_0 .net "nbCin", 0 0, L_0x8984b2a00;  1 drivers
S_0x898b1a700 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898b0b180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afd900 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afd940 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b2ae0/d .functor XOR 1, L_0x8984aada0, L_0x8984aae40, C4<0>, C4<0>;
L_0x8984b2ae0 .delay 1 (1,1,1) L_0x8984b2ae0/d;
L_0x8984b2b50/d .functor XOR 1, L_0x8984b2ae0, v0x898b1e620_0, C4<0>, C4<0>;
L_0x8984b2b50 .delay 1 (1,1,1) L_0x8984b2b50/d;
L_0x8984b2bc0/d .functor NAND 1, L_0x8984aada0, L_0x8984aae40, C4<1>, C4<1>;
L_0x8984b2bc0 .delay 1 (1,1,1) L_0x8984b2bc0/d;
L_0x8984b2c30/d .functor NAND 1, L_0x8984aada0, v0x898b1e620_0, C4<1>, C4<1>;
L_0x8984b2c30 .delay 1 (1,1,1) L_0x8984b2c30/d;
L_0x8984b2ca0/d .functor NAND 1, L_0x8984aae40, v0x898b1e620_0, C4<1>, C4<1>;
L_0x8984b2ca0 .delay 1 (1,1,1) L_0x8984b2ca0/d;
L_0x8984b2d10/d .functor NAND 1, L_0x8984b2bc0, L_0x8984b2c30, L_0x8984b2ca0, C4<1>;
L_0x8984b2d10 .delay 1 (1,1,1) L_0x8984b2d10/d;
v0x898b1d2c0_0 .net "Cin", 0 0, v0x898b1e620_0;  alias, 1 drivers
v0x898b1d360_0 .net "Cout", 0 0, L_0x8984b2d10;  1 drivers
v0x898b1d400_0 .net "P", 0 0, L_0x8984b2ae0;  1 drivers
v0x898b1d4a0_0 .net "S", 0 0, L_0x8984b2b50;  1 drivers
v0x898b1d540_0 .net "a", 0 0, L_0x8984aada0;  1 drivers
v0x898b1d5e0_0 .net "b", 0 0, L_0x8984aae40;  1 drivers
v0x898b1d680_0 .net "naCin", 0 0, L_0x8984b2c30;  1 drivers
v0x898b1d720_0 .net "nab", 0 0, L_0x8984b2bc0;  1 drivers
v0x898b1d7c0_0 .net "nbCin", 0 0, L_0x8984b2ca0;  1 drivers
S_0x898b1a880 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898b0ad00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 19 "in";
    .port_info 2 /OUTPUT 19 "out";
P_0x898b10140 .param/l "N" 0 8 4, +C4<00000000000000000000000000010011>;
v0x898b1e300_0 .net "clk", 0 0, v0x898b1e8a0_0;  alias, 1 drivers
v0x898b1e3a0_0 .net "in", 18 0, L_0x899187e80;  1 drivers
v0x898b1e440_0 .var "out", 18 0;
E_0x899701540 .event posedge, v0x898b1e1c0_0;
S_0x898b1aa00 .scope generate, "WIDTH_TEST[19]" "WIDTH_TEST[19]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898b10880 .param/l "w" 1 3 23, +C4<010011>;
v0x898b2e4e0_0 .var "A", 18 0;
v0x898b2e580_0 .var "B", 18 0;
v0x898b2e620_0 .var "Cin", 0 0;
v0x898b2e6c0_0 .net "Cout", 0 0, L_0x8984bd2c0;  1 drivers
v0x898b2e760_0 .net "P", 18 0, L_0x899794000;  1 drivers
v0x898b2e800_0 .net "S", 18 0, L_0x898a7f340;  1 drivers
v0x898b2e8a0_0 .var "clk", 0 0;
v0x898b2e940_0 .var "expected_sum", 19 0;
v0x898b2e9e0_0 .net "out", 19 0, v0x898b2e440_0;  1 drivers
L_0x899794140 .concat [ 19 1 0 0], L_0x898a7f340, L_0x8984bd2c0;
S_0x898b1ab80 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898b1aa00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 19 "A";
    .port_info 3 /INPUT 19 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 19 "P";
    .port_info 7 /OUTPUT 19 "S";
P_0x898b108c0 .param/l "N" 0 4 7, +C4<00000000000000000000000000010011>;
L_0x8984ba060 .functor NOT 1, v0x898b2e8a0_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x8984ba0d0 .functor AND 1, L_0x8984ba060, L_0x898cbc520, C4<1>, C4<1>;
v0x898b2dcc0_0 .net "A", 18 0, v0x898b2e4e0_0;  1 drivers
v0x898b2dd60_0 .net "B", 18 0, v0x898b2e580_0;  1 drivers
v0x898b2de00_0 .net "Cin", 0 0, v0x898b2e620_0;  1 drivers
v0x898b2dea0_0 .net "Cout", 0 0, L_0x8984bd2c0;  alias, 1 drivers
v0x898b2df40_0 .net "P", 18 0, L_0x899794000;  alias, 1 drivers
v0x898b2dfe0_0 .net "RCA_sum", 18 0, L_0x8997940a0;  1 drivers
v0x898b2e080_0 .net "S", 18 0, L_0x898a7f340;  alias, 1 drivers
v0x898b2e120_0 .net *"_ivl_0", 0 0, L_0x8984ba060;  1 drivers
v0x898b2e1c0_0 .net "clk", 0 0, v0x898b2e8a0_0;  1 drivers
v0x898b2e260_0 .net "enable", 0 0, L_0x898cbc520;  1 drivers
S_0x898b1ad00 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898b1ab80;
 .timescale -9 -9;
    .port_info 0 /INPUT 19 "in";
    .port_info 1 /OUTPUT 19 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898b10940 .param/l "N" 0 5 4, +C4<00000000000000000000000000010011>;
o0x898c45660 .functor BUFZ 19, c4<zzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898b1ea80_0 name=_ivl_0
v0x898b1eb20_0 .net "control", 0 0, L_0x8984ba0d0;  1 drivers
v0x898b1ebc0_0 .net "in", 18 0, L_0x8997940a0;  alias, 1 drivers
v0x898b1ec60_0 .net "out", 18 0, L_0x898a7f340;  alias, 1 drivers
L_0x898a7f340 .functor MUXZ 19, o0x898c45660, L_0x8997940a0, L_0x8984ba0d0, C4<>;
S_0x898b1ae80 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898b1ab80;
 .timescale -9 -9;
    .port_info 0 /INPUT 19 "A";
    .port_info 1 /INPUT 19 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 19 "P";
    .port_info 5 /OUTPUT 19 "S";
P_0x898b10980 .param/l "N" 0 6 4, +C4<00000000000000000000000000010011>;
v0x898b2d860_0 .net "A", 18 0, v0x898b2e4e0_0;  alias, 1 drivers
v0x898b2d900_0 .net "B", 18 0, v0x898b2e580_0;  alias, 1 drivers
v0x898b2d9a0_0 .net "C", 18 0, L_0x899187f20;  1 drivers
v0x898b2da40_0 .net "Cin", 0 0, v0x898b2e620_0;  alias, 1 drivers
v0x898b2dae0_0 .net "Cout", 0 0, L_0x8984bd2c0;  alias, 1 drivers
v0x898b2db80_0 .net "P", 18 0, L_0x899794000;  alias, 1 drivers
v0x898b2dc20_0 .net "S", 18 0, L_0x8997940a0;  alias, 1 drivers
L_0x8984aaf80 .part v0x898b2e4e0_0, 1, 1;
L_0x8984ab020 .part v0x898b2e580_0, 1, 1;
L_0x8984ab0c0 .part L_0x899187f20, 0, 1;
L_0x8984ab160 .part v0x898b2e4e0_0, 2, 1;
L_0x8984ab200 .part v0x898b2e580_0, 2, 1;
L_0x8984ab2a0 .part L_0x899187f20, 1, 1;
L_0x8984ab340 .part v0x898b2e4e0_0, 3, 1;
L_0x8984ab3e0 .part v0x898b2e580_0, 3, 1;
L_0x8984ab480 .part L_0x899187f20, 2, 1;
L_0x8984ab520 .part v0x898b2e4e0_0, 4, 1;
L_0x8984ab5c0 .part v0x898b2e580_0, 4, 1;
L_0x8984ab660 .part L_0x899187f20, 3, 1;
L_0x8984ab700 .part v0x898b2e4e0_0, 5, 1;
L_0x8984ab7a0 .part v0x898b2e580_0, 5, 1;
L_0x8984ab840 .part L_0x899187f20, 4, 1;
L_0x8984ab8e0 .part v0x898b2e4e0_0, 6, 1;
L_0x8984ab980 .part v0x898b2e580_0, 6, 1;
L_0x8984abac0 .part L_0x899187f20, 5, 1;
L_0x8984abb60 .part v0x898b2e4e0_0, 7, 1;
L_0x8984abc00 .part v0x898b2e580_0, 7, 1;
L_0x8984abca0 .part L_0x899187f20, 6, 1;
L_0x8984aba20 .part v0x898b2e4e0_0, 8, 1;
L_0x8984abd40 .part v0x898b2e580_0, 8, 1;
L_0x8984abde0 .part L_0x899187f20, 7, 1;
L_0x8984abe80 .part v0x898b2e4e0_0, 9, 1;
L_0x8984abf20 .part v0x898b2e580_0, 9, 1;
L_0x8984bc000 .part L_0x899187f20, 8, 1;
L_0x8984bc0a0 .part v0x898b2e4e0_0, 10, 1;
L_0x8984bc140 .part v0x898b2e580_0, 10, 1;
L_0x8984bc1e0 .part L_0x899187f20, 9, 1;
L_0x8984bc280 .part v0x898b2e4e0_0, 11, 1;
L_0x8984bc320 .part v0x898b2e580_0, 11, 1;
L_0x8984bc3c0 .part L_0x899187f20, 10, 1;
L_0x8984bc460 .part v0x898b2e4e0_0, 12, 1;
L_0x8984bc500 .part v0x898b2e580_0, 12, 1;
L_0x8984bc5a0 .part L_0x899187f20, 11, 1;
L_0x8984bc640 .part v0x898b2e4e0_0, 13, 1;
L_0x8984bc6e0 .part v0x898b2e580_0, 13, 1;
L_0x8984bc780 .part L_0x899187f20, 12, 1;
L_0x8984bc820 .part v0x898b2e4e0_0, 14, 1;
L_0x8984bc8c0 .part v0x898b2e580_0, 14, 1;
L_0x8984bc960 .part L_0x899187f20, 13, 1;
L_0x8984bca00 .part v0x898b2e4e0_0, 15, 1;
L_0x8984bcaa0 .part v0x898b2e580_0, 15, 1;
L_0x8984bcb40 .part L_0x899187f20, 14, 1;
L_0x8984bcbe0 .part v0x898b2e4e0_0, 16, 1;
L_0x8984bcc80 .part v0x898b2e580_0, 16, 1;
L_0x8984bcd20 .part L_0x899187f20, 15, 1;
L_0x8984bcdc0 .part v0x898b2e4e0_0, 17, 1;
L_0x8984bce60 .part v0x898b2e580_0, 17, 1;
L_0x8984bcf00 .part L_0x899187f20, 16, 1;
L_0x8984bcfa0 .part v0x898b2e4e0_0, 18, 1;
L_0x8984bd040 .part v0x898b2e580_0, 18, 1;
L_0x8984bd0e0 .part L_0x899187f20, 17, 1;
L_0x8984bd180 .part v0x898b2e4e0_0, 0, 1;
L_0x8984bd220 .part v0x898b2e580_0, 0, 1;
LS_0x899187f20_0_0 .concat8 [ 1 1 1 1], L_0x8984b9ff0, L_0x8984b3090, L_0x8984b3330, L_0x8984b35d0;
LS_0x899187f20_0_4 .concat8 [ 1 1 1 1], L_0x8984b3870, L_0x8984b3b10, L_0x8984b3db0, L_0x8984b8070;
LS_0x899187f20_0_8 .concat8 [ 1 1 1 1], L_0x8984b8310, L_0x8984b85b0, L_0x8984b8850, L_0x8984b8af0;
LS_0x899187f20_0_12 .concat8 [ 1 1 1 1], L_0x8984b8d90, L_0x8984b9030, L_0x8984b92d0, L_0x8984b9570;
LS_0x899187f20_0_16 .concat8 [ 1 1 1 0], L_0x8984b9810, L_0x8984b9ab0, L_0x8984b9d50;
LS_0x899187f20_1_0 .concat8 [ 4 4 4 4], LS_0x899187f20_0_0, LS_0x899187f20_0_4, LS_0x899187f20_0_8, LS_0x899187f20_0_12;
LS_0x899187f20_1_4 .concat8 [ 3 0 0 0], LS_0x899187f20_0_16;
L_0x899187f20 .concat8 [ 16 3 0 0], LS_0x899187f20_1_0, LS_0x899187f20_1_4;
LS_0x899794000_0_0 .concat8 [ 1 1 1 1], L_0x8984b9dc0, L_0x8984b2e60, L_0x8984b3100, L_0x8984b33a0;
LS_0x899794000_0_4 .concat8 [ 1 1 1 1], L_0x8984b3640, L_0x8984b38e0, L_0x8984b3b80, L_0x8984b3e20;
LS_0x899794000_0_8 .concat8 [ 1 1 1 1], L_0x8984b80e0, L_0x8984b8380, L_0x8984b8620, L_0x8984b88c0;
LS_0x899794000_0_12 .concat8 [ 1 1 1 1], L_0x8984b8b60, L_0x8984b8e00, L_0x8984b90a0, L_0x8984b9340;
LS_0x899794000_0_16 .concat8 [ 1 1 1 0], L_0x8984b95e0, L_0x8984b9880, L_0x8984b9b20;
LS_0x899794000_1_0 .concat8 [ 4 4 4 4], LS_0x899794000_0_0, LS_0x899794000_0_4, LS_0x899794000_0_8, LS_0x899794000_0_12;
LS_0x899794000_1_4 .concat8 [ 3 0 0 0], LS_0x899794000_0_16;
L_0x899794000 .concat8 [ 16 3 0 0], LS_0x899794000_1_0, LS_0x899794000_1_4;
LS_0x8997940a0_0_0 .concat8 [ 1 1 1 1], L_0x8984b9e30, L_0x8984b2ed0, L_0x8984b3170, L_0x8984b3410;
LS_0x8997940a0_0_4 .concat8 [ 1 1 1 1], L_0x8984b36b0, L_0x8984b3950, L_0x8984b3bf0, L_0x8984b3e90;
LS_0x8997940a0_0_8 .concat8 [ 1 1 1 1], L_0x8984b8150, L_0x8984b83f0, L_0x8984b8690, L_0x8984b8930;
LS_0x8997940a0_0_12 .concat8 [ 1 1 1 1], L_0x8984b8bd0, L_0x8984b8e70, L_0x8984b9110, L_0x8984b93b0;
LS_0x8997940a0_0_16 .concat8 [ 1 1 1 0], L_0x8984b9650, L_0x8984b98f0, L_0x8984b9b90;
LS_0x8997940a0_1_0 .concat8 [ 4 4 4 4], LS_0x8997940a0_0_0, LS_0x8997940a0_0_4, LS_0x8997940a0_0_8, LS_0x8997940a0_0_12;
LS_0x8997940a0_1_4 .concat8 [ 3 0 0 0], LS_0x8997940a0_0_16;
L_0x8997940a0 .concat8 [ 16 3 0 0], LS_0x8997940a0_1_0, LS_0x8997940a0_1_4;
L_0x8984bd2c0 .part L_0x899187f20, 18, 1;
S_0x898b1b000 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898b1ae80;
 .timescale -9 -9;
P_0x898b109c0 .param/l "i" 1 6 21, +C4<01>;
S_0x898b1b180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b1b000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afd980 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afd9c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b2e60/d .functor XOR 1, L_0x8984aaf80, L_0x8984ab020, C4<0>, C4<0>;
L_0x8984b2e60 .delay 1 (1,1,1) L_0x8984b2e60/d;
L_0x8984b2ed0/d .functor XOR 1, L_0x8984b2e60, L_0x8984ab0c0, C4<0>, C4<0>;
L_0x8984b2ed0 .delay 1 (1,1,1) L_0x8984b2ed0/d;
L_0x8984b2f40/d .functor NAND 1, L_0x8984aaf80, L_0x8984ab020, C4<1>, C4<1>;
L_0x8984b2f40 .delay 1 (1,1,1) L_0x8984b2f40/d;
L_0x8984b2fb0/d .functor NAND 1, L_0x8984aaf80, L_0x8984ab0c0, C4<1>, C4<1>;
L_0x8984b2fb0 .delay 1 (1,1,1) L_0x8984b2fb0/d;
L_0x8984b3020/d .functor NAND 1, L_0x8984ab020, L_0x8984ab0c0, C4<1>, C4<1>;
L_0x8984b3020 .delay 1 (1,1,1) L_0x8984b3020/d;
L_0x8984b3090/d .functor NAND 1, L_0x8984b2f40, L_0x8984b2fb0, L_0x8984b3020, C4<1>;
L_0x8984b3090 .delay 1 (1,1,1) L_0x8984b3090/d;
v0x898b1ed00_0 .net "Cin", 0 0, L_0x8984ab0c0;  1 drivers
v0x898b1eda0_0 .net "Cout", 0 0, L_0x8984b3090;  1 drivers
v0x898b1ee40_0 .net "P", 0 0, L_0x8984b2e60;  1 drivers
v0x898b1eee0_0 .net "S", 0 0, L_0x8984b2ed0;  1 drivers
v0x898b1ef80_0 .net "a", 0 0, L_0x8984aaf80;  1 drivers
v0x898b1f020_0 .net "b", 0 0, L_0x8984ab020;  1 drivers
v0x898b1f0c0_0 .net "naCin", 0 0, L_0x8984b2fb0;  1 drivers
v0x898b1f160_0 .net "nab", 0 0, L_0x8984b2f40;  1 drivers
v0x898b1f200_0 .net "nbCin", 0 0, L_0x8984b3020;  1 drivers
S_0x898b1b300 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898b1ae80;
 .timescale -9 -9;
P_0x898b10a00 .param/l "i" 1 6 21, +C4<010>;
S_0x898b1b480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b1b300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afda00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afda40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b3100/d .functor XOR 1, L_0x8984ab160, L_0x8984ab200, C4<0>, C4<0>;
L_0x8984b3100 .delay 1 (1,1,1) L_0x8984b3100/d;
L_0x8984b3170/d .functor XOR 1, L_0x8984b3100, L_0x8984ab2a0, C4<0>, C4<0>;
L_0x8984b3170 .delay 1 (1,1,1) L_0x8984b3170/d;
L_0x8984b31e0/d .functor NAND 1, L_0x8984ab160, L_0x8984ab200, C4<1>, C4<1>;
L_0x8984b31e0 .delay 1 (1,1,1) L_0x8984b31e0/d;
L_0x8984b3250/d .functor NAND 1, L_0x8984ab160, L_0x8984ab2a0, C4<1>, C4<1>;
L_0x8984b3250 .delay 1 (1,1,1) L_0x8984b3250/d;
L_0x8984b32c0/d .functor NAND 1, L_0x8984ab200, L_0x8984ab2a0, C4<1>, C4<1>;
L_0x8984b32c0 .delay 1 (1,1,1) L_0x8984b32c0/d;
L_0x8984b3330/d .functor NAND 1, L_0x8984b31e0, L_0x8984b3250, L_0x8984b32c0, C4<1>;
L_0x8984b3330 .delay 1 (1,1,1) L_0x8984b3330/d;
v0x898b1f2a0_0 .net "Cin", 0 0, L_0x8984ab2a0;  1 drivers
v0x898b1f340_0 .net "Cout", 0 0, L_0x8984b3330;  1 drivers
v0x898b1f3e0_0 .net "P", 0 0, L_0x8984b3100;  1 drivers
v0x898b1f480_0 .net "S", 0 0, L_0x8984b3170;  1 drivers
v0x898b1f520_0 .net "a", 0 0, L_0x8984ab160;  1 drivers
v0x898b1f5c0_0 .net "b", 0 0, L_0x8984ab200;  1 drivers
v0x898b1f660_0 .net "naCin", 0 0, L_0x8984b3250;  1 drivers
v0x898b1f700_0 .net "nab", 0 0, L_0x8984b31e0;  1 drivers
v0x898b1f7a0_0 .net "nbCin", 0 0, L_0x8984b32c0;  1 drivers
S_0x898b1b600 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898b1ae80;
 .timescale -9 -9;
P_0x898b10a40 .param/l "i" 1 6 21, +C4<011>;
S_0x898b1b780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b1b600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afda80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afdac0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b33a0/d .functor XOR 1, L_0x8984ab340, L_0x8984ab3e0, C4<0>, C4<0>;
L_0x8984b33a0 .delay 1 (1,1,1) L_0x8984b33a0/d;
L_0x8984b3410/d .functor XOR 1, L_0x8984b33a0, L_0x8984ab480, C4<0>, C4<0>;
L_0x8984b3410 .delay 1 (1,1,1) L_0x8984b3410/d;
L_0x8984b3480/d .functor NAND 1, L_0x8984ab340, L_0x8984ab3e0, C4<1>, C4<1>;
L_0x8984b3480 .delay 1 (1,1,1) L_0x8984b3480/d;
L_0x8984b34f0/d .functor NAND 1, L_0x8984ab340, L_0x8984ab480, C4<1>, C4<1>;
L_0x8984b34f0 .delay 1 (1,1,1) L_0x8984b34f0/d;
L_0x8984b3560/d .functor NAND 1, L_0x8984ab3e0, L_0x8984ab480, C4<1>, C4<1>;
L_0x8984b3560 .delay 1 (1,1,1) L_0x8984b3560/d;
L_0x8984b35d0/d .functor NAND 1, L_0x8984b3480, L_0x8984b34f0, L_0x8984b3560, C4<1>;
L_0x8984b35d0 .delay 1 (1,1,1) L_0x8984b35d0/d;
v0x898b1f840_0 .net "Cin", 0 0, L_0x8984ab480;  1 drivers
v0x898b1f8e0_0 .net "Cout", 0 0, L_0x8984b35d0;  1 drivers
v0x898b1f980_0 .net "P", 0 0, L_0x8984b33a0;  1 drivers
v0x898b1fa20_0 .net "S", 0 0, L_0x8984b3410;  1 drivers
v0x898b1fac0_0 .net "a", 0 0, L_0x8984ab340;  1 drivers
v0x898b1fb60_0 .net "b", 0 0, L_0x8984ab3e0;  1 drivers
v0x898b1fc00_0 .net "naCin", 0 0, L_0x8984b34f0;  1 drivers
v0x898b1fca0_0 .net "nab", 0 0, L_0x8984b3480;  1 drivers
v0x898b1fd40_0 .net "nbCin", 0 0, L_0x8984b3560;  1 drivers
S_0x898b1b900 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898b1ae80;
 .timescale -9 -9;
P_0x898b10a80 .param/l "i" 1 6 21, +C4<0100>;
S_0x898b1ba80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b1b900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afdb00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afdb40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b3640/d .functor XOR 1, L_0x8984ab520, L_0x8984ab5c0, C4<0>, C4<0>;
L_0x8984b3640 .delay 1 (1,1,1) L_0x8984b3640/d;
L_0x8984b36b0/d .functor XOR 1, L_0x8984b3640, L_0x8984ab660, C4<0>, C4<0>;
L_0x8984b36b0 .delay 1 (1,1,1) L_0x8984b36b0/d;
L_0x8984b3720/d .functor NAND 1, L_0x8984ab520, L_0x8984ab5c0, C4<1>, C4<1>;
L_0x8984b3720 .delay 1 (1,1,1) L_0x8984b3720/d;
L_0x8984b3790/d .functor NAND 1, L_0x8984ab520, L_0x8984ab660, C4<1>, C4<1>;
L_0x8984b3790 .delay 1 (1,1,1) L_0x8984b3790/d;
L_0x8984b3800/d .functor NAND 1, L_0x8984ab5c0, L_0x8984ab660, C4<1>, C4<1>;
L_0x8984b3800 .delay 1 (1,1,1) L_0x8984b3800/d;
L_0x8984b3870/d .functor NAND 1, L_0x8984b3720, L_0x8984b3790, L_0x8984b3800, C4<1>;
L_0x8984b3870 .delay 1 (1,1,1) L_0x8984b3870/d;
v0x898b1fde0_0 .net "Cin", 0 0, L_0x8984ab660;  1 drivers
v0x898b1fe80_0 .net "Cout", 0 0, L_0x8984b3870;  1 drivers
v0x898b1ff20_0 .net "P", 0 0, L_0x8984b3640;  1 drivers
v0x898b20000_0 .net "S", 0 0, L_0x8984b36b0;  1 drivers
v0x898b200a0_0 .net "a", 0 0, L_0x8984ab520;  1 drivers
v0x898b20140_0 .net "b", 0 0, L_0x8984ab5c0;  1 drivers
v0x898b201e0_0 .net "naCin", 0 0, L_0x8984b3790;  1 drivers
v0x898b20280_0 .net "nab", 0 0, L_0x8984b3720;  1 drivers
v0x898b20320_0 .net "nbCin", 0 0, L_0x8984b3800;  1 drivers
S_0x898b1bc00 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898b1ae80;
 .timescale -9 -9;
P_0x898b10b00 .param/l "i" 1 6 21, +C4<0101>;
S_0x898b1bd80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b1bc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afdb80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afdbc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b38e0/d .functor XOR 1, L_0x8984ab700, L_0x8984ab7a0, C4<0>, C4<0>;
L_0x8984b38e0 .delay 1 (1,1,1) L_0x8984b38e0/d;
L_0x8984b3950/d .functor XOR 1, L_0x8984b38e0, L_0x8984ab840, C4<0>, C4<0>;
L_0x8984b3950 .delay 1 (1,1,1) L_0x8984b3950/d;
L_0x8984b39c0/d .functor NAND 1, L_0x8984ab700, L_0x8984ab7a0, C4<1>, C4<1>;
L_0x8984b39c0 .delay 1 (1,1,1) L_0x8984b39c0/d;
L_0x8984b3a30/d .functor NAND 1, L_0x8984ab700, L_0x8984ab840, C4<1>, C4<1>;
L_0x8984b3a30 .delay 1 (1,1,1) L_0x8984b3a30/d;
L_0x8984b3aa0/d .functor NAND 1, L_0x8984ab7a0, L_0x8984ab840, C4<1>, C4<1>;
L_0x8984b3aa0 .delay 1 (1,1,1) L_0x8984b3aa0/d;
L_0x8984b3b10/d .functor NAND 1, L_0x8984b39c0, L_0x8984b3a30, L_0x8984b3aa0, C4<1>;
L_0x8984b3b10 .delay 1 (1,1,1) L_0x8984b3b10/d;
v0x898b203c0_0 .net "Cin", 0 0, L_0x8984ab840;  1 drivers
v0x898b20460_0 .net "Cout", 0 0, L_0x8984b3b10;  1 drivers
v0x898b20500_0 .net "P", 0 0, L_0x8984b38e0;  1 drivers
v0x898b205a0_0 .net "S", 0 0, L_0x8984b3950;  1 drivers
v0x898b20640_0 .net "a", 0 0, L_0x8984ab700;  1 drivers
v0x898b206e0_0 .net "b", 0 0, L_0x8984ab7a0;  1 drivers
v0x898b20780_0 .net "naCin", 0 0, L_0x8984b3a30;  1 drivers
v0x898b20820_0 .net "nab", 0 0, L_0x8984b39c0;  1 drivers
v0x898b208c0_0 .net "nbCin", 0 0, L_0x8984b3aa0;  1 drivers
S_0x898b24000 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898b1ae80;
 .timescale -9 -9;
P_0x898b10b40 .param/l "i" 1 6 21, +C4<0110>;
S_0x898b24180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b24000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afdc00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afdc40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b3b80/d .functor XOR 1, L_0x8984ab8e0, L_0x8984ab980, C4<0>, C4<0>;
L_0x8984b3b80 .delay 1 (1,1,1) L_0x8984b3b80/d;
L_0x8984b3bf0/d .functor XOR 1, L_0x8984b3b80, L_0x8984abac0, C4<0>, C4<0>;
L_0x8984b3bf0 .delay 1 (1,1,1) L_0x8984b3bf0/d;
L_0x8984b3c60/d .functor NAND 1, L_0x8984ab8e0, L_0x8984ab980, C4<1>, C4<1>;
L_0x8984b3c60 .delay 1 (1,1,1) L_0x8984b3c60/d;
L_0x8984b3cd0/d .functor NAND 1, L_0x8984ab8e0, L_0x8984abac0, C4<1>, C4<1>;
L_0x8984b3cd0 .delay 1 (1,1,1) L_0x8984b3cd0/d;
L_0x8984b3d40/d .functor NAND 1, L_0x8984ab980, L_0x8984abac0, C4<1>, C4<1>;
L_0x8984b3d40 .delay 1 (1,1,1) L_0x8984b3d40/d;
L_0x8984b3db0/d .functor NAND 1, L_0x8984b3c60, L_0x8984b3cd0, L_0x8984b3d40, C4<1>;
L_0x8984b3db0 .delay 1 (1,1,1) L_0x8984b3db0/d;
v0x898b20960_0 .net "Cin", 0 0, L_0x8984abac0;  1 drivers
v0x898b20a00_0 .net "Cout", 0 0, L_0x8984b3db0;  1 drivers
v0x898b20aa0_0 .net "P", 0 0, L_0x8984b3b80;  1 drivers
v0x898b20b40_0 .net "S", 0 0, L_0x8984b3bf0;  1 drivers
v0x898b20be0_0 .net "a", 0 0, L_0x8984ab8e0;  1 drivers
v0x898b20c80_0 .net "b", 0 0, L_0x8984ab980;  1 drivers
v0x898b20d20_0 .net "naCin", 0 0, L_0x8984b3cd0;  1 drivers
v0x898b20dc0_0 .net "nab", 0 0, L_0x8984b3c60;  1 drivers
v0x898b20e60_0 .net "nbCin", 0 0, L_0x8984b3d40;  1 drivers
S_0x898b24300 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898b1ae80;
 .timescale -9 -9;
P_0x898b10b80 .param/l "i" 1 6 21, +C4<0111>;
S_0x898b24480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b24300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afdc80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afdcc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b3e20/d .functor XOR 1, L_0x8984abb60, L_0x8984abc00, C4<0>, C4<0>;
L_0x8984b3e20 .delay 1 (1,1,1) L_0x8984b3e20/d;
L_0x8984b3e90/d .functor XOR 1, L_0x8984b3e20, L_0x8984abca0, C4<0>, C4<0>;
L_0x8984b3e90 .delay 1 (1,1,1) L_0x8984b3e90/d;
L_0x8984b3f00/d .functor NAND 1, L_0x8984abb60, L_0x8984abc00, C4<1>, C4<1>;
L_0x8984b3f00 .delay 1 (1,1,1) L_0x8984b3f00/d;
L_0x8984b3f70/d .functor NAND 1, L_0x8984abb60, L_0x8984abca0, C4<1>, C4<1>;
L_0x8984b3f70 .delay 1 (1,1,1) L_0x8984b3f70/d;
L_0x8984b8000/d .functor NAND 1, L_0x8984abc00, L_0x8984abca0, C4<1>, C4<1>;
L_0x8984b8000 .delay 1 (1,1,1) L_0x8984b8000/d;
L_0x8984b8070/d .functor NAND 1, L_0x8984b3f00, L_0x8984b3f70, L_0x8984b8000, C4<1>;
L_0x8984b8070 .delay 1 (1,1,1) L_0x8984b8070/d;
v0x898b20f00_0 .net "Cin", 0 0, L_0x8984abca0;  1 drivers
v0x898b20fa0_0 .net "Cout", 0 0, L_0x8984b8070;  1 drivers
v0x898b21040_0 .net "P", 0 0, L_0x8984b3e20;  1 drivers
v0x898b210e0_0 .net "S", 0 0, L_0x8984b3e90;  1 drivers
v0x898b21180_0 .net "a", 0 0, L_0x8984abb60;  1 drivers
v0x898b21220_0 .net "b", 0 0, L_0x8984abc00;  1 drivers
v0x898b212c0_0 .net "naCin", 0 0, L_0x8984b3f70;  1 drivers
v0x898b21360_0 .net "nab", 0 0, L_0x8984b3f00;  1 drivers
v0x898b21400_0 .net "nbCin", 0 0, L_0x8984b8000;  1 drivers
S_0x898b24600 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898b1ae80;
 .timescale -9 -9;
P_0x898b10bc0 .param/l "i" 1 6 21, +C4<01000>;
S_0x898b24780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b24600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afdd00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afdd40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b80e0/d .functor XOR 1, L_0x8984aba20, L_0x8984abd40, C4<0>, C4<0>;
L_0x8984b80e0 .delay 1 (1,1,1) L_0x8984b80e0/d;
L_0x8984b8150/d .functor XOR 1, L_0x8984b80e0, L_0x8984abde0, C4<0>, C4<0>;
L_0x8984b8150 .delay 1 (1,1,1) L_0x8984b8150/d;
L_0x8984b81c0/d .functor NAND 1, L_0x8984aba20, L_0x8984abd40, C4<1>, C4<1>;
L_0x8984b81c0 .delay 1 (1,1,1) L_0x8984b81c0/d;
L_0x8984b8230/d .functor NAND 1, L_0x8984aba20, L_0x8984abde0, C4<1>, C4<1>;
L_0x8984b8230 .delay 1 (1,1,1) L_0x8984b8230/d;
L_0x8984b82a0/d .functor NAND 1, L_0x8984abd40, L_0x8984abde0, C4<1>, C4<1>;
L_0x8984b82a0 .delay 1 (1,1,1) L_0x8984b82a0/d;
L_0x8984b8310/d .functor NAND 1, L_0x8984b81c0, L_0x8984b8230, L_0x8984b82a0, C4<1>;
L_0x8984b8310 .delay 1 (1,1,1) L_0x8984b8310/d;
v0x898b214a0_0 .net "Cin", 0 0, L_0x8984abde0;  1 drivers
v0x898b21540_0 .net "Cout", 0 0, L_0x8984b8310;  1 drivers
v0x898b215e0_0 .net "P", 0 0, L_0x8984b80e0;  1 drivers
v0x898b21680_0 .net "S", 0 0, L_0x8984b8150;  1 drivers
v0x898b21720_0 .net "a", 0 0, L_0x8984aba20;  1 drivers
v0x898b217c0_0 .net "b", 0 0, L_0x8984abd40;  1 drivers
v0x898b21860_0 .net "naCin", 0 0, L_0x8984b8230;  1 drivers
v0x898b21900_0 .net "nab", 0 0, L_0x8984b81c0;  1 drivers
v0x898b219a0_0 .net "nbCin", 0 0, L_0x8984b82a0;  1 drivers
S_0x898b24900 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898b1ae80;
 .timescale -9 -9;
P_0x898b10ac0 .param/l "i" 1 6 21, +C4<01001>;
S_0x898b24a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b24900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afde00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afde40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b8380/d .functor XOR 1, L_0x8984abe80, L_0x8984abf20, C4<0>, C4<0>;
L_0x8984b8380 .delay 1 (1,1,1) L_0x8984b8380/d;
L_0x8984b83f0/d .functor XOR 1, L_0x8984b8380, L_0x8984bc000, C4<0>, C4<0>;
L_0x8984b83f0 .delay 1 (1,1,1) L_0x8984b83f0/d;
L_0x8984b8460/d .functor NAND 1, L_0x8984abe80, L_0x8984abf20, C4<1>, C4<1>;
L_0x8984b8460 .delay 1 (1,1,1) L_0x8984b8460/d;
L_0x8984b84d0/d .functor NAND 1, L_0x8984abe80, L_0x8984bc000, C4<1>, C4<1>;
L_0x8984b84d0 .delay 1 (1,1,1) L_0x8984b84d0/d;
L_0x8984b8540/d .functor NAND 1, L_0x8984abf20, L_0x8984bc000, C4<1>, C4<1>;
L_0x8984b8540 .delay 1 (1,1,1) L_0x8984b8540/d;
L_0x8984b85b0/d .functor NAND 1, L_0x8984b8460, L_0x8984b84d0, L_0x8984b8540, C4<1>;
L_0x8984b85b0 .delay 1 (1,1,1) L_0x8984b85b0/d;
v0x898b21a40_0 .net "Cin", 0 0, L_0x8984bc000;  1 drivers
v0x898b21ae0_0 .net "Cout", 0 0, L_0x8984b85b0;  1 drivers
v0x898b21b80_0 .net "P", 0 0, L_0x8984b8380;  1 drivers
v0x898b21c20_0 .net "S", 0 0, L_0x8984b83f0;  1 drivers
v0x898b21cc0_0 .net "a", 0 0, L_0x8984abe80;  1 drivers
v0x898b21d60_0 .net "b", 0 0, L_0x8984abf20;  1 drivers
v0x898b21e00_0 .net "naCin", 0 0, L_0x8984b84d0;  1 drivers
v0x898b21ea0_0 .net "nab", 0 0, L_0x8984b8460;  1 drivers
v0x898b21f40_0 .net "nbCin", 0 0, L_0x8984b8540;  1 drivers
S_0x898b24c00 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898b1ae80;
 .timescale -9 -9;
P_0x898b10c00 .param/l "i" 1 6 21, +C4<01010>;
S_0x898b24d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b24c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afde80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afdec0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b8620/d .functor XOR 1, L_0x8984bc0a0, L_0x8984bc140, C4<0>, C4<0>;
L_0x8984b8620 .delay 1 (1,1,1) L_0x8984b8620/d;
L_0x8984b8690/d .functor XOR 1, L_0x8984b8620, L_0x8984bc1e0, C4<0>, C4<0>;
L_0x8984b8690 .delay 1 (1,1,1) L_0x8984b8690/d;
L_0x8984b8700/d .functor NAND 1, L_0x8984bc0a0, L_0x8984bc140, C4<1>, C4<1>;
L_0x8984b8700 .delay 1 (1,1,1) L_0x8984b8700/d;
L_0x8984b8770/d .functor NAND 1, L_0x8984bc0a0, L_0x8984bc1e0, C4<1>, C4<1>;
L_0x8984b8770 .delay 1 (1,1,1) L_0x8984b8770/d;
L_0x8984b87e0/d .functor NAND 1, L_0x8984bc140, L_0x8984bc1e0, C4<1>, C4<1>;
L_0x8984b87e0 .delay 1 (1,1,1) L_0x8984b87e0/d;
L_0x8984b8850/d .functor NAND 1, L_0x8984b8700, L_0x8984b8770, L_0x8984b87e0, C4<1>;
L_0x8984b8850 .delay 1 (1,1,1) L_0x8984b8850/d;
v0x898b21fe0_0 .net "Cin", 0 0, L_0x8984bc1e0;  1 drivers
v0x898b22080_0 .net "Cout", 0 0, L_0x8984b8850;  1 drivers
v0x898b22120_0 .net "P", 0 0, L_0x8984b8620;  1 drivers
v0x898b221c0_0 .net "S", 0 0, L_0x8984b8690;  1 drivers
v0x898b22260_0 .net "a", 0 0, L_0x8984bc0a0;  1 drivers
v0x898b22300_0 .net "b", 0 0, L_0x8984bc140;  1 drivers
v0x898b223a0_0 .net "naCin", 0 0, L_0x8984b8770;  1 drivers
v0x898b22440_0 .net "nab", 0 0, L_0x8984b8700;  1 drivers
v0x898b224e0_0 .net "nbCin", 0 0, L_0x8984b87e0;  1 drivers
S_0x898b24f00 .scope generate, "adder[11]" "adder[11]" 6 21, 6 21 0, S_0x898b1ae80;
 .timescale -9 -9;
P_0x898b10c40 .param/l "i" 1 6 21, +C4<01011>;
S_0x898b25080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b24f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afdf00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afdf40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b88c0/d .functor XOR 1, L_0x8984bc280, L_0x8984bc320, C4<0>, C4<0>;
L_0x8984b88c0 .delay 1 (1,1,1) L_0x8984b88c0/d;
L_0x8984b8930/d .functor XOR 1, L_0x8984b88c0, L_0x8984bc3c0, C4<0>, C4<0>;
L_0x8984b8930 .delay 1 (1,1,1) L_0x8984b8930/d;
L_0x8984b89a0/d .functor NAND 1, L_0x8984bc280, L_0x8984bc320, C4<1>, C4<1>;
L_0x8984b89a0 .delay 1 (1,1,1) L_0x8984b89a0/d;
L_0x8984b8a10/d .functor NAND 1, L_0x8984bc280, L_0x8984bc3c0, C4<1>, C4<1>;
L_0x8984b8a10 .delay 1 (1,1,1) L_0x8984b8a10/d;
L_0x8984b8a80/d .functor NAND 1, L_0x8984bc320, L_0x8984bc3c0, C4<1>, C4<1>;
L_0x8984b8a80 .delay 1 (1,1,1) L_0x8984b8a80/d;
L_0x8984b8af0/d .functor NAND 1, L_0x8984b89a0, L_0x8984b8a10, L_0x8984b8a80, C4<1>;
L_0x8984b8af0 .delay 1 (1,1,1) L_0x8984b8af0/d;
v0x898b22580_0 .net "Cin", 0 0, L_0x8984bc3c0;  1 drivers
v0x898b22620_0 .net "Cout", 0 0, L_0x8984b8af0;  1 drivers
v0x898b226c0_0 .net "P", 0 0, L_0x8984b88c0;  1 drivers
v0x898b22760_0 .net "S", 0 0, L_0x8984b8930;  1 drivers
v0x898b22800_0 .net "a", 0 0, L_0x8984bc280;  1 drivers
v0x898b228a0_0 .net "b", 0 0, L_0x8984bc320;  1 drivers
v0x898b22940_0 .net "naCin", 0 0, L_0x8984b8a10;  1 drivers
v0x898b229e0_0 .net "nab", 0 0, L_0x8984b89a0;  1 drivers
v0x898b22a80_0 .net "nbCin", 0 0, L_0x8984b8a80;  1 drivers
S_0x898b25200 .scope generate, "adder[12]" "adder[12]" 6 21, 6 21 0, S_0x898b1ae80;
 .timescale -9 -9;
P_0x898b10c80 .param/l "i" 1 6 21, +C4<01100>;
S_0x898b25380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b25200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afdf80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afdfc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b8b60/d .functor XOR 1, L_0x8984bc460, L_0x8984bc500, C4<0>, C4<0>;
L_0x8984b8b60 .delay 1 (1,1,1) L_0x8984b8b60/d;
L_0x8984b8bd0/d .functor XOR 1, L_0x8984b8b60, L_0x8984bc5a0, C4<0>, C4<0>;
L_0x8984b8bd0 .delay 1 (1,1,1) L_0x8984b8bd0/d;
L_0x8984b8c40/d .functor NAND 1, L_0x8984bc460, L_0x8984bc500, C4<1>, C4<1>;
L_0x8984b8c40 .delay 1 (1,1,1) L_0x8984b8c40/d;
L_0x8984b8cb0/d .functor NAND 1, L_0x8984bc460, L_0x8984bc5a0, C4<1>, C4<1>;
L_0x8984b8cb0 .delay 1 (1,1,1) L_0x8984b8cb0/d;
L_0x8984b8d20/d .functor NAND 1, L_0x8984bc500, L_0x8984bc5a0, C4<1>, C4<1>;
L_0x8984b8d20 .delay 1 (1,1,1) L_0x8984b8d20/d;
L_0x8984b8d90/d .functor NAND 1, L_0x8984b8c40, L_0x8984b8cb0, L_0x8984b8d20, C4<1>;
L_0x8984b8d90 .delay 1 (1,1,1) L_0x8984b8d90/d;
v0x898b22b20_0 .net "Cin", 0 0, L_0x8984bc5a0;  1 drivers
v0x898b22bc0_0 .net "Cout", 0 0, L_0x8984b8d90;  1 drivers
v0x898b22c60_0 .net "P", 0 0, L_0x8984b8b60;  1 drivers
v0x898b22d00_0 .net "S", 0 0, L_0x8984b8bd0;  1 drivers
v0x898b22da0_0 .net "a", 0 0, L_0x8984bc460;  1 drivers
v0x898b22e40_0 .net "b", 0 0, L_0x8984bc500;  1 drivers
v0x898b22ee0_0 .net "naCin", 0 0, L_0x8984b8cb0;  1 drivers
v0x898b22f80_0 .net "nab", 0 0, L_0x8984b8c40;  1 drivers
v0x898b23020_0 .net "nbCin", 0 0, L_0x8984b8d20;  1 drivers
S_0x898b25500 .scope generate, "adder[13]" "adder[13]" 6 21, 6 21 0, S_0x898b1ae80;
 .timescale -9 -9;
P_0x898b10cc0 .param/l "i" 1 6 21, +C4<01101>;
S_0x898b25680 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b25500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afe000 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afe040 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b8e00/d .functor XOR 1, L_0x8984bc640, L_0x8984bc6e0, C4<0>, C4<0>;
L_0x8984b8e00 .delay 1 (1,1,1) L_0x8984b8e00/d;
L_0x8984b8e70/d .functor XOR 1, L_0x8984b8e00, L_0x8984bc780, C4<0>, C4<0>;
L_0x8984b8e70 .delay 1 (1,1,1) L_0x8984b8e70/d;
L_0x8984b8ee0/d .functor NAND 1, L_0x8984bc640, L_0x8984bc6e0, C4<1>, C4<1>;
L_0x8984b8ee0 .delay 1 (1,1,1) L_0x8984b8ee0/d;
L_0x8984b8f50/d .functor NAND 1, L_0x8984bc640, L_0x8984bc780, C4<1>, C4<1>;
L_0x8984b8f50 .delay 1 (1,1,1) L_0x8984b8f50/d;
L_0x8984b8fc0/d .functor NAND 1, L_0x8984bc6e0, L_0x8984bc780, C4<1>, C4<1>;
L_0x8984b8fc0 .delay 1 (1,1,1) L_0x8984b8fc0/d;
L_0x8984b9030/d .functor NAND 1, L_0x8984b8ee0, L_0x8984b8f50, L_0x8984b8fc0, C4<1>;
L_0x8984b9030 .delay 1 (1,1,1) L_0x8984b9030/d;
v0x898b230c0_0 .net "Cin", 0 0, L_0x8984bc780;  1 drivers
v0x898b23160_0 .net "Cout", 0 0, L_0x8984b9030;  1 drivers
v0x898b23200_0 .net "P", 0 0, L_0x8984b8e00;  1 drivers
v0x898b232a0_0 .net "S", 0 0, L_0x8984b8e70;  1 drivers
v0x898b23340_0 .net "a", 0 0, L_0x8984bc640;  1 drivers
v0x898b233e0_0 .net "b", 0 0, L_0x8984bc6e0;  1 drivers
v0x898b23480_0 .net "naCin", 0 0, L_0x8984b8f50;  1 drivers
v0x898b23520_0 .net "nab", 0 0, L_0x8984b8ee0;  1 drivers
v0x898b235c0_0 .net "nbCin", 0 0, L_0x8984b8fc0;  1 drivers
S_0x898b25800 .scope generate, "adder[14]" "adder[14]" 6 21, 6 21 0, S_0x898b1ae80;
 .timescale -9 -9;
P_0x898b10d00 .param/l "i" 1 6 21, +C4<01110>;
S_0x898b25980 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b25800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afe080 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afe0c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b90a0/d .functor XOR 1, L_0x8984bc820, L_0x8984bc8c0, C4<0>, C4<0>;
L_0x8984b90a0 .delay 1 (1,1,1) L_0x8984b90a0/d;
L_0x8984b9110/d .functor XOR 1, L_0x8984b90a0, L_0x8984bc960, C4<0>, C4<0>;
L_0x8984b9110 .delay 1 (1,1,1) L_0x8984b9110/d;
L_0x8984b9180/d .functor NAND 1, L_0x8984bc820, L_0x8984bc8c0, C4<1>, C4<1>;
L_0x8984b9180 .delay 1 (1,1,1) L_0x8984b9180/d;
L_0x8984b91f0/d .functor NAND 1, L_0x8984bc820, L_0x8984bc960, C4<1>, C4<1>;
L_0x8984b91f0 .delay 1 (1,1,1) L_0x8984b91f0/d;
L_0x8984b9260/d .functor NAND 1, L_0x8984bc8c0, L_0x8984bc960, C4<1>, C4<1>;
L_0x8984b9260 .delay 1 (1,1,1) L_0x8984b9260/d;
L_0x8984b92d0/d .functor NAND 1, L_0x8984b9180, L_0x8984b91f0, L_0x8984b9260, C4<1>;
L_0x8984b92d0 .delay 1 (1,1,1) L_0x8984b92d0/d;
v0x898b23660_0 .net "Cin", 0 0, L_0x8984bc960;  1 drivers
v0x898b23700_0 .net "Cout", 0 0, L_0x8984b92d0;  1 drivers
v0x898b237a0_0 .net "P", 0 0, L_0x8984b90a0;  1 drivers
v0x898b23840_0 .net "S", 0 0, L_0x8984b9110;  1 drivers
v0x898b238e0_0 .net "a", 0 0, L_0x8984bc820;  1 drivers
v0x898b23980_0 .net "b", 0 0, L_0x8984bc8c0;  1 drivers
v0x898b23a20_0 .net "naCin", 0 0, L_0x8984b91f0;  1 drivers
v0x898b23ac0_0 .net "nab", 0 0, L_0x8984b9180;  1 drivers
v0x898b23b60_0 .net "nbCin", 0 0, L_0x8984b9260;  1 drivers
S_0x898b25b00 .scope generate, "adder[15]" "adder[15]" 6 21, 6 21 0, S_0x898b1ae80;
 .timescale -9 -9;
P_0x898b10d40 .param/l "i" 1 6 21, +C4<01111>;
S_0x898b25c80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b25b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afe100 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afe140 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b9340/d .functor XOR 1, L_0x8984bca00, L_0x8984bcaa0, C4<0>, C4<0>;
L_0x8984b9340 .delay 1 (1,1,1) L_0x8984b9340/d;
L_0x8984b93b0/d .functor XOR 1, L_0x8984b9340, L_0x8984bcb40, C4<0>, C4<0>;
L_0x8984b93b0 .delay 1 (1,1,1) L_0x8984b93b0/d;
L_0x8984b9420/d .functor NAND 1, L_0x8984bca00, L_0x8984bcaa0, C4<1>, C4<1>;
L_0x8984b9420 .delay 1 (1,1,1) L_0x8984b9420/d;
L_0x8984b9490/d .functor NAND 1, L_0x8984bca00, L_0x8984bcb40, C4<1>, C4<1>;
L_0x8984b9490 .delay 1 (1,1,1) L_0x8984b9490/d;
L_0x8984b9500/d .functor NAND 1, L_0x8984bcaa0, L_0x8984bcb40, C4<1>, C4<1>;
L_0x8984b9500 .delay 1 (1,1,1) L_0x8984b9500/d;
L_0x8984b9570/d .functor NAND 1, L_0x8984b9420, L_0x8984b9490, L_0x8984b9500, C4<1>;
L_0x8984b9570 .delay 1 (1,1,1) L_0x8984b9570/d;
v0x898b23c00_0 .net "Cin", 0 0, L_0x8984bcb40;  1 drivers
v0x898b23ca0_0 .net "Cout", 0 0, L_0x8984b9570;  1 drivers
v0x898b23d40_0 .net "P", 0 0, L_0x8984b9340;  1 drivers
v0x898b23de0_0 .net "S", 0 0, L_0x8984b93b0;  1 drivers
v0x898b23e80_0 .net "a", 0 0, L_0x8984bca00;  1 drivers
v0x898b23f20_0 .net "b", 0 0, L_0x8984bcaa0;  1 drivers
v0x898b2c000_0 .net "naCin", 0 0, L_0x8984b9490;  1 drivers
v0x898b2c0a0_0 .net "nab", 0 0, L_0x8984b9420;  1 drivers
v0x898b2c140_0 .net "nbCin", 0 0, L_0x8984b9500;  1 drivers
S_0x898b25e00 .scope generate, "adder[16]" "adder[16]" 6 21, 6 21 0, S_0x898b1ae80;
 .timescale -9 -9;
P_0x898b10d80 .param/l "i" 1 6 21, +C4<010000>;
S_0x898b25f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b25e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afe180 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afe1c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b95e0/d .functor XOR 1, L_0x8984bcbe0, L_0x8984bcc80, C4<0>, C4<0>;
L_0x8984b95e0 .delay 1 (1,1,1) L_0x8984b95e0/d;
L_0x8984b9650/d .functor XOR 1, L_0x8984b95e0, L_0x8984bcd20, C4<0>, C4<0>;
L_0x8984b9650 .delay 1 (1,1,1) L_0x8984b9650/d;
L_0x8984b96c0/d .functor NAND 1, L_0x8984bcbe0, L_0x8984bcc80, C4<1>, C4<1>;
L_0x8984b96c0 .delay 1 (1,1,1) L_0x8984b96c0/d;
L_0x8984b9730/d .functor NAND 1, L_0x8984bcbe0, L_0x8984bcd20, C4<1>, C4<1>;
L_0x8984b9730 .delay 1 (1,1,1) L_0x8984b9730/d;
L_0x8984b97a0/d .functor NAND 1, L_0x8984bcc80, L_0x8984bcd20, C4<1>, C4<1>;
L_0x8984b97a0 .delay 1 (1,1,1) L_0x8984b97a0/d;
L_0x8984b9810/d .functor NAND 1, L_0x8984b96c0, L_0x8984b9730, L_0x8984b97a0, C4<1>;
L_0x8984b9810 .delay 1 (1,1,1) L_0x8984b9810/d;
v0x898b2c1e0_0 .net "Cin", 0 0, L_0x8984bcd20;  1 drivers
v0x898b2c280_0 .net "Cout", 0 0, L_0x8984b9810;  1 drivers
v0x898b2c320_0 .net "P", 0 0, L_0x8984b95e0;  1 drivers
v0x898b2c3c0_0 .net "S", 0 0, L_0x8984b9650;  1 drivers
v0x898b2c460_0 .net "a", 0 0, L_0x8984bcbe0;  1 drivers
v0x898b2c500_0 .net "b", 0 0, L_0x8984bcc80;  1 drivers
v0x898b2c5a0_0 .net "naCin", 0 0, L_0x8984b9730;  1 drivers
v0x898b2c640_0 .net "nab", 0 0, L_0x8984b96c0;  1 drivers
v0x898b2c6e0_0 .net "nbCin", 0 0, L_0x8984b97a0;  1 drivers
S_0x898b26100 .scope generate, "adder[17]" "adder[17]" 6 21, 6 21 0, S_0x898b1ae80;
 .timescale -9 -9;
P_0x898b10dc0 .param/l "i" 1 6 21, +C4<010001>;
S_0x898b26280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b26100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afdd80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afddc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b9880/d .functor XOR 1, L_0x8984bcdc0, L_0x8984bce60, C4<0>, C4<0>;
L_0x8984b9880 .delay 1 (1,1,1) L_0x8984b9880/d;
L_0x8984b98f0/d .functor XOR 1, L_0x8984b9880, L_0x8984bcf00, C4<0>, C4<0>;
L_0x8984b98f0 .delay 1 (1,1,1) L_0x8984b98f0/d;
L_0x8984b9960/d .functor NAND 1, L_0x8984bcdc0, L_0x8984bce60, C4<1>, C4<1>;
L_0x8984b9960 .delay 1 (1,1,1) L_0x8984b9960/d;
L_0x8984b99d0/d .functor NAND 1, L_0x8984bcdc0, L_0x8984bcf00, C4<1>, C4<1>;
L_0x8984b99d0 .delay 1 (1,1,1) L_0x8984b99d0/d;
L_0x8984b9a40/d .functor NAND 1, L_0x8984bce60, L_0x8984bcf00, C4<1>, C4<1>;
L_0x8984b9a40 .delay 1 (1,1,1) L_0x8984b9a40/d;
L_0x8984b9ab0/d .functor NAND 1, L_0x8984b9960, L_0x8984b99d0, L_0x8984b9a40, C4<1>;
L_0x8984b9ab0 .delay 1 (1,1,1) L_0x8984b9ab0/d;
v0x898b2c780_0 .net "Cin", 0 0, L_0x8984bcf00;  1 drivers
v0x898b2c820_0 .net "Cout", 0 0, L_0x8984b9ab0;  1 drivers
v0x898b2c8c0_0 .net "P", 0 0, L_0x8984b9880;  1 drivers
v0x898b2c960_0 .net "S", 0 0, L_0x8984b98f0;  1 drivers
v0x898b2ca00_0 .net "a", 0 0, L_0x8984bcdc0;  1 drivers
v0x898b2caa0_0 .net "b", 0 0, L_0x8984bce60;  1 drivers
v0x898b2cb40_0 .net "naCin", 0 0, L_0x8984b99d0;  1 drivers
v0x898b2cbe0_0 .net "nab", 0 0, L_0x8984b9960;  1 drivers
v0x898b2cc80_0 .net "nbCin", 0 0, L_0x8984b9a40;  1 drivers
S_0x898b26400 .scope generate, "adder[18]" "adder[18]" 6 21, 6 21 0, S_0x898b1ae80;
 .timescale -9 -9;
P_0x898b10e00 .param/l "i" 1 6 21, +C4<010010>;
S_0x898b26580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b26400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afe200 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afe240 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b9b20/d .functor XOR 1, L_0x8984bcfa0, L_0x8984bd040, C4<0>, C4<0>;
L_0x8984b9b20 .delay 1 (1,1,1) L_0x8984b9b20/d;
L_0x8984b9b90/d .functor XOR 1, L_0x8984b9b20, L_0x8984bd0e0, C4<0>, C4<0>;
L_0x8984b9b90 .delay 1 (1,1,1) L_0x8984b9b90/d;
L_0x8984b9c00/d .functor NAND 1, L_0x8984bcfa0, L_0x8984bd040, C4<1>, C4<1>;
L_0x8984b9c00 .delay 1 (1,1,1) L_0x8984b9c00/d;
L_0x8984b9c70/d .functor NAND 1, L_0x8984bcfa0, L_0x8984bd0e0, C4<1>, C4<1>;
L_0x8984b9c70 .delay 1 (1,1,1) L_0x8984b9c70/d;
L_0x8984b9ce0/d .functor NAND 1, L_0x8984bd040, L_0x8984bd0e0, C4<1>, C4<1>;
L_0x8984b9ce0 .delay 1 (1,1,1) L_0x8984b9ce0/d;
L_0x8984b9d50/d .functor NAND 1, L_0x8984b9c00, L_0x8984b9c70, L_0x8984b9ce0, C4<1>;
L_0x8984b9d50 .delay 1 (1,1,1) L_0x8984b9d50/d;
v0x898b2cd20_0 .net "Cin", 0 0, L_0x8984bd0e0;  1 drivers
v0x898b2cdc0_0 .net "Cout", 0 0, L_0x8984b9d50;  1 drivers
v0x898b2ce60_0 .net "P", 0 0, L_0x8984b9b20;  1 drivers
v0x898b2cf00_0 .net "S", 0 0, L_0x8984b9b90;  1 drivers
v0x898b2cfa0_0 .net "a", 0 0, L_0x8984bcfa0;  1 drivers
v0x898b2d040_0 .net "b", 0 0, L_0x8984bd040;  1 drivers
v0x898b2d0e0_0 .net "naCin", 0 0, L_0x8984b9c70;  1 drivers
v0x898b2d180_0 .net "nab", 0 0, L_0x8984b9c00;  1 drivers
v0x898b2d220_0 .net "nbCin", 0 0, L_0x8984b9ce0;  1 drivers
S_0x898b26700 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898b1ae80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afe280 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afe2c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984b9dc0/d .functor XOR 1, L_0x8984bd180, L_0x8984bd220, C4<0>, C4<0>;
L_0x8984b9dc0 .delay 1 (1,1,1) L_0x8984b9dc0/d;
L_0x8984b9e30/d .functor XOR 1, L_0x8984b9dc0, v0x898b2e620_0, C4<0>, C4<0>;
L_0x8984b9e30 .delay 1 (1,1,1) L_0x8984b9e30/d;
L_0x8984b9ea0/d .functor NAND 1, L_0x8984bd180, L_0x8984bd220, C4<1>, C4<1>;
L_0x8984b9ea0 .delay 1 (1,1,1) L_0x8984b9ea0/d;
L_0x8984b9f10/d .functor NAND 1, L_0x8984bd180, v0x898b2e620_0, C4<1>, C4<1>;
L_0x8984b9f10 .delay 1 (1,1,1) L_0x8984b9f10/d;
L_0x8984b9f80/d .functor NAND 1, L_0x8984bd220, v0x898b2e620_0, C4<1>, C4<1>;
L_0x8984b9f80 .delay 1 (1,1,1) L_0x8984b9f80/d;
L_0x8984b9ff0/d .functor NAND 1, L_0x8984b9ea0, L_0x8984b9f10, L_0x8984b9f80, C4<1>;
L_0x8984b9ff0 .delay 1 (1,1,1) L_0x8984b9ff0/d;
v0x898b2d2c0_0 .net "Cin", 0 0, v0x898b2e620_0;  alias, 1 drivers
v0x898b2d360_0 .net "Cout", 0 0, L_0x8984b9ff0;  1 drivers
v0x898b2d400_0 .net "P", 0 0, L_0x8984b9dc0;  1 drivers
v0x898b2d4a0_0 .net "S", 0 0, L_0x8984b9e30;  1 drivers
v0x898b2d540_0 .net "a", 0 0, L_0x8984bd180;  1 drivers
v0x898b2d5e0_0 .net "b", 0 0, L_0x8984bd220;  1 drivers
v0x898b2d680_0 .net "naCin", 0 0, L_0x8984b9f10;  1 drivers
v0x898b2d720_0 .net "nab", 0 0, L_0x8984b9ea0;  1 drivers
v0x898b2d7c0_0 .net "nbCin", 0 0, L_0x8984b9f80;  1 drivers
S_0x898b26880 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898b1aa00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 20 "in";
    .port_info 2 /OUTPUT 20 "out";
P_0x898b10900 .param/l "N" 0 8 4, +C4<00000000000000000000000000010100>;
v0x898b2e300_0 .net "clk", 0 0, v0x898b2e8a0_0;  alias, 1 drivers
v0x898b2e3a0_0 .net "in", 19 0, L_0x899794140;  1 drivers
v0x898b2e440_0 .var "out", 19 0;
E_0x8997015c0 .event posedge, v0x898b2e1c0_0;
S_0x898b26a00 .scope generate, "WIDTH_TEST[20]" "WIDTH_TEST[20]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898b11080 .param/l "w" 1 3 23, +C4<010100>;
v0x898b3aa80_0 .var "A", 19 0;
v0x898b3ab20_0 .var "B", 19 0;
v0x898b3abc0_0 .var "Cin", 0 0;
v0x898b3ac60_0 .net "Cout", 0 0, L_0x8984bf840;  1 drivers
v0x898b3ad00_0 .net "P", 19 0, L_0x899794280;  1 drivers
v0x898b3ada0_0 .net "S", 19 0, L_0x898a7f3e0;  1 drivers
v0x898b3ae40_0 .var "clk", 0 0;
v0x898b3aee0_0 .var "expected_sum", 20 0;
v0x898b3af80_0 .net "out", 20 0, v0x898b3a9e0_0;  1 drivers
L_0x8997943c0 .concat [ 20 1 0 0], L_0x898a7f3e0, L_0x8984bf840;
S_0x898b26b80 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898b26a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 20 "A";
    .port_info 3 /INPUT 20 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 20 "P";
    .port_info 7 /OUTPUT 20 "S";
P_0x898b110c0 .param/l "N" 0 4 7, +C4<00000000000000000000000000010100>;
L_0x8984c95e0 .functor NOT 1, v0x898b3ae40_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x8984c9650 .functor AND 1, L_0x8984c95e0, L_0x898cbc568, C4<1>, C4<1>;
v0x898b3a260_0 .net "A", 19 0, v0x898b3aa80_0;  1 drivers
v0x898b3a300_0 .net "B", 19 0, v0x898b3ab20_0;  1 drivers
v0x898b3a3a0_0 .net "Cin", 0 0, v0x898b3abc0_0;  1 drivers
v0x898b3a440_0 .net "Cout", 0 0, L_0x8984bf840;  alias, 1 drivers
v0x898b3a4e0_0 .net "P", 19 0, L_0x899794280;  alias, 1 drivers
v0x898b3a580_0 .net "RCA_sum", 19 0, L_0x899794320;  1 drivers
v0x898b3a620_0 .net "S", 19 0, L_0x898a7f3e0;  alias, 1 drivers
v0x898b3a6c0_0 .net *"_ivl_0", 0 0, L_0x8984c95e0;  1 drivers
v0x898b3a760_0 .net "clk", 0 0, v0x898b3ae40_0;  1 drivers
v0x898b3a800_0 .net "enable", 0 0, L_0x898cbc568;  1 drivers
S_0x898b26d00 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898b26b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /OUTPUT 20 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898b11140 .param/l "N" 0 5 4, +C4<00000000000000000000000000010100>;
o0x898c49260 .functor BUFZ 20, c4<zzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898b2ea80_0 name=_ivl_0
v0x898b2eb20_0 .net "control", 0 0, L_0x8984c9650;  1 drivers
v0x898b2ebc0_0 .net "in", 19 0, L_0x899794320;  alias, 1 drivers
v0x898b2ec60_0 .net "out", 19 0, L_0x898a7f3e0;  alias, 1 drivers
L_0x898a7f3e0 .functor MUXZ 20, o0x898c49260, L_0x899794320, L_0x8984c9650, C4<>;
S_0x898b26e80 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898b26b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 20 "A";
    .port_info 1 /INPUT 20 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 20 "P";
    .port_info 5 /OUTPUT 20 "S";
P_0x898b11180 .param/l "N" 0 6 4, +C4<00000000000000000000000000010100>;
v0x898b39e00_0 .net "A", 19 0, v0x898b3aa80_0;  alias, 1 drivers
v0x898b39ea0_0 .net "B", 19 0, v0x898b3ab20_0;  alias, 1 drivers
v0x898b39f40_0 .net "C", 19 0, L_0x8997941e0;  1 drivers
v0x898b39fe0_0 .net "Cin", 0 0, v0x898b3abc0_0;  alias, 1 drivers
v0x898b3a080_0 .net "Cout", 0 0, L_0x8984bf840;  alias, 1 drivers
v0x898b3a120_0 .net "P", 19 0, L_0x899794280;  alias, 1 drivers
v0x898b3a1c0_0 .net "S", 19 0, L_0x899794320;  alias, 1 drivers
L_0x8984bd360 .part v0x898b3aa80_0, 1, 1;
L_0x8984bd400 .part v0x898b3ab20_0, 1, 1;
L_0x8984bd4a0 .part L_0x8997941e0, 0, 1;
L_0x8984bd540 .part v0x898b3aa80_0, 2, 1;
L_0x8984bd5e0 .part v0x898b3ab20_0, 2, 1;
L_0x8984bd680 .part L_0x8997941e0, 1, 1;
L_0x8984bd720 .part v0x898b3aa80_0, 3, 1;
L_0x8984bd7c0 .part v0x898b3ab20_0, 3, 1;
L_0x8984bd860 .part L_0x8997941e0, 2, 1;
L_0x8984bd900 .part v0x898b3aa80_0, 4, 1;
L_0x8984bd9a0 .part v0x898b3ab20_0, 4, 1;
L_0x8984bda40 .part L_0x8997941e0, 3, 1;
L_0x8984bdae0 .part v0x898b3aa80_0, 5, 1;
L_0x8984bdb80 .part v0x898b3ab20_0, 5, 1;
L_0x8984bdc20 .part L_0x8997941e0, 4, 1;
L_0x8984bdcc0 .part v0x898b3aa80_0, 6, 1;
L_0x8984bdd60 .part v0x898b3ab20_0, 6, 1;
L_0x8984bdea0 .part L_0x8997941e0, 5, 1;
L_0x8984bdf40 .part v0x898b3aa80_0, 7, 1;
L_0x8984bdfe0 .part v0x898b3ab20_0, 7, 1;
L_0x8984be080 .part L_0x8997941e0, 6, 1;
L_0x8984bde00 .part v0x898b3aa80_0, 8, 1;
L_0x8984be120 .part v0x898b3ab20_0, 8, 1;
L_0x8984be1c0 .part L_0x8997941e0, 7, 1;
L_0x8984be260 .part v0x898b3aa80_0, 9, 1;
L_0x8984be300 .part v0x898b3ab20_0, 9, 1;
L_0x8984be3a0 .part L_0x8997941e0, 8, 1;
L_0x8984be440 .part v0x898b3aa80_0, 10, 1;
L_0x8984be4e0 .part v0x898b3ab20_0, 10, 1;
L_0x8984be580 .part L_0x8997941e0, 9, 1;
L_0x8984be620 .part v0x898b3aa80_0, 11, 1;
L_0x8984be6c0 .part v0x898b3ab20_0, 11, 1;
L_0x8984be760 .part L_0x8997941e0, 10, 1;
L_0x8984be800 .part v0x898b3aa80_0, 12, 1;
L_0x8984be8a0 .part v0x898b3ab20_0, 12, 1;
L_0x8984be940 .part L_0x8997941e0, 11, 1;
L_0x8984be9e0 .part v0x898b3aa80_0, 13, 1;
L_0x8984bea80 .part v0x898b3ab20_0, 13, 1;
L_0x8984beb20 .part L_0x8997941e0, 12, 1;
L_0x8984bebc0 .part v0x898b3aa80_0, 14, 1;
L_0x8984bec60 .part v0x898b3ab20_0, 14, 1;
L_0x8984bed00 .part L_0x8997941e0, 13, 1;
L_0x8984beda0 .part v0x898b3aa80_0, 15, 1;
L_0x8984bee40 .part v0x898b3ab20_0, 15, 1;
L_0x8984beee0 .part L_0x8997941e0, 14, 1;
L_0x8984bef80 .part v0x898b3aa80_0, 16, 1;
L_0x8984bf020 .part v0x898b3ab20_0, 16, 1;
L_0x8984bf0c0 .part L_0x8997941e0, 15, 1;
L_0x8984bf160 .part v0x898b3aa80_0, 17, 1;
L_0x8984bf200 .part v0x898b3ab20_0, 17, 1;
L_0x8984bf2a0 .part L_0x8997941e0, 16, 1;
L_0x8984bf340 .part v0x898b3aa80_0, 18, 1;
L_0x8984bf3e0 .part v0x898b3ab20_0, 18, 1;
L_0x8984bf480 .part L_0x8997941e0, 17, 1;
L_0x8984bf520 .part v0x898b3aa80_0, 19, 1;
L_0x8984bf5c0 .part v0x898b3ab20_0, 19, 1;
L_0x8984bf660 .part L_0x8997941e0, 18, 1;
L_0x8984bf700 .part v0x898b3aa80_0, 0, 1;
L_0x8984bf7a0 .part v0x898b3ab20_0, 0, 1;
LS_0x8997941e0_0_0 .concat8 [ 1 1 1 1], L_0x8984c9570, L_0x8984ba370, L_0x8984ba610, L_0x8984ba8b0;
LS_0x8997941e0_0_4 .concat8 [ 1 1 1 1], L_0x8984bab50, L_0x8984badf0, L_0x8984bb090, L_0x8984bb330;
LS_0x8997941e0_0_8 .concat8 [ 1 1 1 1], L_0x8984bb5d0, L_0x8984bb870, L_0x8984bbb10, L_0x8984bbdb0;
LS_0x8997941e0_0_12 .concat8 [ 1 1 1 1], L_0x8984c8070, L_0x8984c8310, L_0x8984c85b0, L_0x8984c8850;
LS_0x8997941e0_0_16 .concat8 [ 1 1 1 1], L_0x8984c8af0, L_0x8984c8d90, L_0x8984c9030, L_0x8984c92d0;
LS_0x8997941e0_1_0 .concat8 [ 4 4 4 4], LS_0x8997941e0_0_0, LS_0x8997941e0_0_4, LS_0x8997941e0_0_8, LS_0x8997941e0_0_12;
LS_0x8997941e0_1_4 .concat8 [ 4 0 0 0], LS_0x8997941e0_0_16;
L_0x8997941e0 .concat8 [ 16 4 0 0], LS_0x8997941e0_1_0, LS_0x8997941e0_1_4;
LS_0x899794280_0_0 .concat8 [ 1 1 1 1], L_0x8984c9340, L_0x8984ba140, L_0x8984ba3e0, L_0x8984ba680;
LS_0x899794280_0_4 .concat8 [ 1 1 1 1], L_0x8984ba920, L_0x8984babc0, L_0x8984bae60, L_0x8984bb100;
LS_0x899794280_0_8 .concat8 [ 1 1 1 1], L_0x8984bb3a0, L_0x8984bb640, L_0x8984bb8e0, L_0x8984bbb80;
LS_0x899794280_0_12 .concat8 [ 1 1 1 1], L_0x8984bbe20, L_0x8984c80e0, L_0x8984c8380, L_0x8984c8620;
LS_0x899794280_0_16 .concat8 [ 1 1 1 1], L_0x8984c88c0, L_0x8984c8b60, L_0x8984c8e00, L_0x8984c90a0;
LS_0x899794280_1_0 .concat8 [ 4 4 4 4], LS_0x899794280_0_0, LS_0x899794280_0_4, LS_0x899794280_0_8, LS_0x899794280_0_12;
LS_0x899794280_1_4 .concat8 [ 4 0 0 0], LS_0x899794280_0_16;
L_0x899794280 .concat8 [ 16 4 0 0], LS_0x899794280_1_0, LS_0x899794280_1_4;
LS_0x899794320_0_0 .concat8 [ 1 1 1 1], L_0x8984c93b0, L_0x8984ba1b0, L_0x8984ba450, L_0x8984ba6f0;
LS_0x899794320_0_4 .concat8 [ 1 1 1 1], L_0x8984ba990, L_0x8984bac30, L_0x8984baed0, L_0x8984bb170;
LS_0x899794320_0_8 .concat8 [ 1 1 1 1], L_0x8984bb410, L_0x8984bb6b0, L_0x8984bb950, L_0x8984bbbf0;
LS_0x899794320_0_12 .concat8 [ 1 1 1 1], L_0x8984bbe90, L_0x8984c8150, L_0x8984c83f0, L_0x8984c8690;
LS_0x899794320_0_16 .concat8 [ 1 1 1 1], L_0x8984c8930, L_0x8984c8bd0, L_0x8984c8e70, L_0x8984c9110;
LS_0x899794320_1_0 .concat8 [ 4 4 4 4], LS_0x899794320_0_0, LS_0x899794320_0_4, LS_0x899794320_0_8, LS_0x899794320_0_12;
LS_0x899794320_1_4 .concat8 [ 4 0 0 0], LS_0x899794320_0_16;
L_0x899794320 .concat8 [ 16 4 0 0], LS_0x899794320_1_0, LS_0x899794320_1_4;
L_0x8984bf840 .part L_0x8997941e0, 19, 1;
S_0x898b27000 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898b26e80;
 .timescale -9 -9;
P_0x898b111c0 .param/l "i" 1 6 21, +C4<01>;
S_0x898b27180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b27000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afe300 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afe340 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984ba140/d .functor XOR 1, L_0x8984bd360, L_0x8984bd400, C4<0>, C4<0>;
L_0x8984ba140 .delay 1 (1,1,1) L_0x8984ba140/d;
L_0x8984ba1b0/d .functor XOR 1, L_0x8984ba140, L_0x8984bd4a0, C4<0>, C4<0>;
L_0x8984ba1b0 .delay 1 (1,1,1) L_0x8984ba1b0/d;
L_0x8984ba220/d .functor NAND 1, L_0x8984bd360, L_0x8984bd400, C4<1>, C4<1>;
L_0x8984ba220 .delay 1 (1,1,1) L_0x8984ba220/d;
L_0x8984ba290/d .functor NAND 1, L_0x8984bd360, L_0x8984bd4a0, C4<1>, C4<1>;
L_0x8984ba290 .delay 1 (1,1,1) L_0x8984ba290/d;
L_0x8984ba300/d .functor NAND 1, L_0x8984bd400, L_0x8984bd4a0, C4<1>, C4<1>;
L_0x8984ba300 .delay 1 (1,1,1) L_0x8984ba300/d;
L_0x8984ba370/d .functor NAND 1, L_0x8984ba220, L_0x8984ba290, L_0x8984ba300, C4<1>;
L_0x8984ba370 .delay 1 (1,1,1) L_0x8984ba370/d;
v0x898b2ed00_0 .net "Cin", 0 0, L_0x8984bd4a0;  1 drivers
v0x898b2eda0_0 .net "Cout", 0 0, L_0x8984ba370;  1 drivers
v0x898b2ee40_0 .net "P", 0 0, L_0x8984ba140;  1 drivers
v0x898b2eee0_0 .net "S", 0 0, L_0x8984ba1b0;  1 drivers
v0x898b2ef80_0 .net "a", 0 0, L_0x8984bd360;  1 drivers
v0x898b2f020_0 .net "b", 0 0, L_0x8984bd400;  1 drivers
v0x898b2f0c0_0 .net "naCin", 0 0, L_0x8984ba290;  1 drivers
v0x898b2f160_0 .net "nab", 0 0, L_0x8984ba220;  1 drivers
v0x898b2f200_0 .net "nbCin", 0 0, L_0x8984ba300;  1 drivers
S_0x898b27300 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898b26e80;
 .timescale -9 -9;
P_0x898b11200 .param/l "i" 1 6 21, +C4<010>;
S_0x898b27480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b27300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afe380 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afe3c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984ba3e0/d .functor XOR 1, L_0x8984bd540, L_0x8984bd5e0, C4<0>, C4<0>;
L_0x8984ba3e0 .delay 1 (1,1,1) L_0x8984ba3e0/d;
L_0x8984ba450/d .functor XOR 1, L_0x8984ba3e0, L_0x8984bd680, C4<0>, C4<0>;
L_0x8984ba450 .delay 1 (1,1,1) L_0x8984ba450/d;
L_0x8984ba4c0/d .functor NAND 1, L_0x8984bd540, L_0x8984bd5e0, C4<1>, C4<1>;
L_0x8984ba4c0 .delay 1 (1,1,1) L_0x8984ba4c0/d;
L_0x8984ba530/d .functor NAND 1, L_0x8984bd540, L_0x8984bd680, C4<1>, C4<1>;
L_0x8984ba530 .delay 1 (1,1,1) L_0x8984ba530/d;
L_0x8984ba5a0/d .functor NAND 1, L_0x8984bd5e0, L_0x8984bd680, C4<1>, C4<1>;
L_0x8984ba5a0 .delay 1 (1,1,1) L_0x8984ba5a0/d;
L_0x8984ba610/d .functor NAND 1, L_0x8984ba4c0, L_0x8984ba530, L_0x8984ba5a0, C4<1>;
L_0x8984ba610 .delay 1 (1,1,1) L_0x8984ba610/d;
v0x898b2f2a0_0 .net "Cin", 0 0, L_0x8984bd680;  1 drivers
v0x898b2f340_0 .net "Cout", 0 0, L_0x8984ba610;  1 drivers
v0x898b2f3e0_0 .net "P", 0 0, L_0x8984ba3e0;  1 drivers
v0x898b2f480_0 .net "S", 0 0, L_0x8984ba450;  1 drivers
v0x898b2f520_0 .net "a", 0 0, L_0x8984bd540;  1 drivers
v0x898b2f5c0_0 .net "b", 0 0, L_0x8984bd5e0;  1 drivers
v0x898b2f660_0 .net "naCin", 0 0, L_0x8984ba530;  1 drivers
v0x898b2f700_0 .net "nab", 0 0, L_0x8984ba4c0;  1 drivers
v0x898b2f7a0_0 .net "nbCin", 0 0, L_0x8984ba5a0;  1 drivers
S_0x898b27600 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898b26e80;
 .timescale -9 -9;
P_0x898b11240 .param/l "i" 1 6 21, +C4<011>;
S_0x898b27780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b27600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afe400 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afe440 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984ba680/d .functor XOR 1, L_0x8984bd720, L_0x8984bd7c0, C4<0>, C4<0>;
L_0x8984ba680 .delay 1 (1,1,1) L_0x8984ba680/d;
L_0x8984ba6f0/d .functor XOR 1, L_0x8984ba680, L_0x8984bd860, C4<0>, C4<0>;
L_0x8984ba6f0 .delay 1 (1,1,1) L_0x8984ba6f0/d;
L_0x8984ba760/d .functor NAND 1, L_0x8984bd720, L_0x8984bd7c0, C4<1>, C4<1>;
L_0x8984ba760 .delay 1 (1,1,1) L_0x8984ba760/d;
L_0x8984ba7d0/d .functor NAND 1, L_0x8984bd720, L_0x8984bd860, C4<1>, C4<1>;
L_0x8984ba7d0 .delay 1 (1,1,1) L_0x8984ba7d0/d;
L_0x8984ba840/d .functor NAND 1, L_0x8984bd7c0, L_0x8984bd860, C4<1>, C4<1>;
L_0x8984ba840 .delay 1 (1,1,1) L_0x8984ba840/d;
L_0x8984ba8b0/d .functor NAND 1, L_0x8984ba760, L_0x8984ba7d0, L_0x8984ba840, C4<1>;
L_0x8984ba8b0 .delay 1 (1,1,1) L_0x8984ba8b0/d;
v0x898b2f840_0 .net "Cin", 0 0, L_0x8984bd860;  1 drivers
v0x898b2f8e0_0 .net "Cout", 0 0, L_0x8984ba8b0;  1 drivers
v0x898b2f980_0 .net "P", 0 0, L_0x8984ba680;  1 drivers
v0x898b2fa20_0 .net "S", 0 0, L_0x8984ba6f0;  1 drivers
v0x898b2fac0_0 .net "a", 0 0, L_0x8984bd720;  1 drivers
v0x898b2fb60_0 .net "b", 0 0, L_0x8984bd7c0;  1 drivers
v0x898b2fc00_0 .net "naCin", 0 0, L_0x8984ba7d0;  1 drivers
v0x898b2fca0_0 .net "nab", 0 0, L_0x8984ba760;  1 drivers
v0x898b2fd40_0 .net "nbCin", 0 0, L_0x8984ba840;  1 drivers
S_0x898b27900 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898b26e80;
 .timescale -9 -9;
P_0x898b11280 .param/l "i" 1 6 21, +C4<0100>;
S_0x898b27a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b27900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afe480 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afe4c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984ba920/d .functor XOR 1, L_0x8984bd900, L_0x8984bd9a0, C4<0>, C4<0>;
L_0x8984ba920 .delay 1 (1,1,1) L_0x8984ba920/d;
L_0x8984ba990/d .functor XOR 1, L_0x8984ba920, L_0x8984bda40, C4<0>, C4<0>;
L_0x8984ba990 .delay 1 (1,1,1) L_0x8984ba990/d;
L_0x8984baa00/d .functor NAND 1, L_0x8984bd900, L_0x8984bd9a0, C4<1>, C4<1>;
L_0x8984baa00 .delay 1 (1,1,1) L_0x8984baa00/d;
L_0x8984baa70/d .functor NAND 1, L_0x8984bd900, L_0x8984bda40, C4<1>, C4<1>;
L_0x8984baa70 .delay 1 (1,1,1) L_0x8984baa70/d;
L_0x8984baae0/d .functor NAND 1, L_0x8984bd9a0, L_0x8984bda40, C4<1>, C4<1>;
L_0x8984baae0 .delay 1 (1,1,1) L_0x8984baae0/d;
L_0x8984bab50/d .functor NAND 1, L_0x8984baa00, L_0x8984baa70, L_0x8984baae0, C4<1>;
L_0x8984bab50 .delay 1 (1,1,1) L_0x8984bab50/d;
v0x898b2fde0_0 .net "Cin", 0 0, L_0x8984bda40;  1 drivers
v0x898b2fe80_0 .net "Cout", 0 0, L_0x8984bab50;  1 drivers
v0x898b2ff20_0 .net "P", 0 0, L_0x8984ba920;  1 drivers
v0x898b30000_0 .net "S", 0 0, L_0x8984ba990;  1 drivers
v0x898b300a0_0 .net "a", 0 0, L_0x8984bd900;  1 drivers
v0x898b30140_0 .net "b", 0 0, L_0x8984bd9a0;  1 drivers
v0x898b301e0_0 .net "naCin", 0 0, L_0x8984baa70;  1 drivers
v0x898b30280_0 .net "nab", 0 0, L_0x8984baa00;  1 drivers
v0x898b30320_0 .net "nbCin", 0 0, L_0x8984baae0;  1 drivers
S_0x898b27c00 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898b26e80;
 .timescale -9 -9;
P_0x898b11300 .param/l "i" 1 6 21, +C4<0101>;
S_0x898b27d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b27c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afe500 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afe540 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984babc0/d .functor XOR 1, L_0x8984bdae0, L_0x8984bdb80, C4<0>, C4<0>;
L_0x8984babc0 .delay 1 (1,1,1) L_0x8984babc0/d;
L_0x8984bac30/d .functor XOR 1, L_0x8984babc0, L_0x8984bdc20, C4<0>, C4<0>;
L_0x8984bac30 .delay 1 (1,1,1) L_0x8984bac30/d;
L_0x8984baca0/d .functor NAND 1, L_0x8984bdae0, L_0x8984bdb80, C4<1>, C4<1>;
L_0x8984baca0 .delay 1 (1,1,1) L_0x8984baca0/d;
L_0x8984bad10/d .functor NAND 1, L_0x8984bdae0, L_0x8984bdc20, C4<1>, C4<1>;
L_0x8984bad10 .delay 1 (1,1,1) L_0x8984bad10/d;
L_0x8984bad80/d .functor NAND 1, L_0x8984bdb80, L_0x8984bdc20, C4<1>, C4<1>;
L_0x8984bad80 .delay 1 (1,1,1) L_0x8984bad80/d;
L_0x8984badf0/d .functor NAND 1, L_0x8984baca0, L_0x8984bad10, L_0x8984bad80, C4<1>;
L_0x8984badf0 .delay 1 (1,1,1) L_0x8984badf0/d;
v0x898b303c0_0 .net "Cin", 0 0, L_0x8984bdc20;  1 drivers
v0x898b30460_0 .net "Cout", 0 0, L_0x8984badf0;  1 drivers
v0x898b30500_0 .net "P", 0 0, L_0x8984babc0;  1 drivers
v0x898b305a0_0 .net "S", 0 0, L_0x8984bac30;  1 drivers
v0x898b30640_0 .net "a", 0 0, L_0x8984bdae0;  1 drivers
v0x898b306e0_0 .net "b", 0 0, L_0x8984bdb80;  1 drivers
v0x898b30780_0 .net "naCin", 0 0, L_0x8984bad10;  1 drivers
v0x898b30820_0 .net "nab", 0 0, L_0x8984baca0;  1 drivers
v0x898b308c0_0 .net "nbCin", 0 0, L_0x8984bad80;  1 drivers
S_0x898b34000 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898b26e80;
 .timescale -9 -9;
P_0x898b11340 .param/l "i" 1 6 21, +C4<0110>;
S_0x898b34180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b34000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afe580 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afe5c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984bae60/d .functor XOR 1, L_0x8984bdcc0, L_0x8984bdd60, C4<0>, C4<0>;
L_0x8984bae60 .delay 1 (1,1,1) L_0x8984bae60/d;
L_0x8984baed0/d .functor XOR 1, L_0x8984bae60, L_0x8984bdea0, C4<0>, C4<0>;
L_0x8984baed0 .delay 1 (1,1,1) L_0x8984baed0/d;
L_0x8984baf40/d .functor NAND 1, L_0x8984bdcc0, L_0x8984bdd60, C4<1>, C4<1>;
L_0x8984baf40 .delay 1 (1,1,1) L_0x8984baf40/d;
L_0x8984bafb0/d .functor NAND 1, L_0x8984bdcc0, L_0x8984bdea0, C4<1>, C4<1>;
L_0x8984bafb0 .delay 1 (1,1,1) L_0x8984bafb0/d;
L_0x8984bb020/d .functor NAND 1, L_0x8984bdd60, L_0x8984bdea0, C4<1>, C4<1>;
L_0x8984bb020 .delay 1 (1,1,1) L_0x8984bb020/d;
L_0x8984bb090/d .functor NAND 1, L_0x8984baf40, L_0x8984bafb0, L_0x8984bb020, C4<1>;
L_0x8984bb090 .delay 1 (1,1,1) L_0x8984bb090/d;
v0x898b30960_0 .net "Cin", 0 0, L_0x8984bdea0;  1 drivers
v0x898b30a00_0 .net "Cout", 0 0, L_0x8984bb090;  1 drivers
v0x898b30aa0_0 .net "P", 0 0, L_0x8984bae60;  1 drivers
v0x898b30b40_0 .net "S", 0 0, L_0x8984baed0;  1 drivers
v0x898b30be0_0 .net "a", 0 0, L_0x8984bdcc0;  1 drivers
v0x898b30c80_0 .net "b", 0 0, L_0x8984bdd60;  1 drivers
v0x898b30d20_0 .net "naCin", 0 0, L_0x8984bafb0;  1 drivers
v0x898b30dc0_0 .net "nab", 0 0, L_0x8984baf40;  1 drivers
v0x898b30e60_0 .net "nbCin", 0 0, L_0x8984bb020;  1 drivers
S_0x898b34300 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898b26e80;
 .timescale -9 -9;
P_0x898b11380 .param/l "i" 1 6 21, +C4<0111>;
S_0x898b34480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b34300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afe600 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afe640 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984bb100/d .functor XOR 1, L_0x8984bdf40, L_0x8984bdfe0, C4<0>, C4<0>;
L_0x8984bb100 .delay 1 (1,1,1) L_0x8984bb100/d;
L_0x8984bb170/d .functor XOR 1, L_0x8984bb100, L_0x8984be080, C4<0>, C4<0>;
L_0x8984bb170 .delay 1 (1,1,1) L_0x8984bb170/d;
L_0x8984bb1e0/d .functor NAND 1, L_0x8984bdf40, L_0x8984bdfe0, C4<1>, C4<1>;
L_0x8984bb1e0 .delay 1 (1,1,1) L_0x8984bb1e0/d;
L_0x8984bb250/d .functor NAND 1, L_0x8984bdf40, L_0x8984be080, C4<1>, C4<1>;
L_0x8984bb250 .delay 1 (1,1,1) L_0x8984bb250/d;
L_0x8984bb2c0/d .functor NAND 1, L_0x8984bdfe0, L_0x8984be080, C4<1>, C4<1>;
L_0x8984bb2c0 .delay 1 (1,1,1) L_0x8984bb2c0/d;
L_0x8984bb330/d .functor NAND 1, L_0x8984bb1e0, L_0x8984bb250, L_0x8984bb2c0, C4<1>;
L_0x8984bb330 .delay 1 (1,1,1) L_0x8984bb330/d;
v0x898b30f00_0 .net "Cin", 0 0, L_0x8984be080;  1 drivers
v0x898b30fa0_0 .net "Cout", 0 0, L_0x8984bb330;  1 drivers
v0x898b31040_0 .net "P", 0 0, L_0x8984bb100;  1 drivers
v0x898b310e0_0 .net "S", 0 0, L_0x8984bb170;  1 drivers
v0x898b31180_0 .net "a", 0 0, L_0x8984bdf40;  1 drivers
v0x898b31220_0 .net "b", 0 0, L_0x8984bdfe0;  1 drivers
v0x898b312c0_0 .net "naCin", 0 0, L_0x8984bb250;  1 drivers
v0x898b31360_0 .net "nab", 0 0, L_0x8984bb1e0;  1 drivers
v0x898b31400_0 .net "nbCin", 0 0, L_0x8984bb2c0;  1 drivers
S_0x898b34600 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898b26e80;
 .timescale -9 -9;
P_0x898b113c0 .param/l "i" 1 6 21, +C4<01000>;
S_0x898b34780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b34600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afe680 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afe6c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984bb3a0/d .functor XOR 1, L_0x8984bde00, L_0x8984be120, C4<0>, C4<0>;
L_0x8984bb3a0 .delay 1 (1,1,1) L_0x8984bb3a0/d;
L_0x8984bb410/d .functor XOR 1, L_0x8984bb3a0, L_0x8984be1c0, C4<0>, C4<0>;
L_0x8984bb410 .delay 1 (1,1,1) L_0x8984bb410/d;
L_0x8984bb480/d .functor NAND 1, L_0x8984bde00, L_0x8984be120, C4<1>, C4<1>;
L_0x8984bb480 .delay 1 (1,1,1) L_0x8984bb480/d;
L_0x8984bb4f0/d .functor NAND 1, L_0x8984bde00, L_0x8984be1c0, C4<1>, C4<1>;
L_0x8984bb4f0 .delay 1 (1,1,1) L_0x8984bb4f0/d;
L_0x8984bb560/d .functor NAND 1, L_0x8984be120, L_0x8984be1c0, C4<1>, C4<1>;
L_0x8984bb560 .delay 1 (1,1,1) L_0x8984bb560/d;
L_0x8984bb5d0/d .functor NAND 1, L_0x8984bb480, L_0x8984bb4f0, L_0x8984bb560, C4<1>;
L_0x8984bb5d0 .delay 1 (1,1,1) L_0x8984bb5d0/d;
v0x898b314a0_0 .net "Cin", 0 0, L_0x8984be1c0;  1 drivers
v0x898b31540_0 .net "Cout", 0 0, L_0x8984bb5d0;  1 drivers
v0x898b315e0_0 .net "P", 0 0, L_0x8984bb3a0;  1 drivers
v0x898b31680_0 .net "S", 0 0, L_0x8984bb410;  1 drivers
v0x898b31720_0 .net "a", 0 0, L_0x8984bde00;  1 drivers
v0x898b317c0_0 .net "b", 0 0, L_0x8984be120;  1 drivers
v0x898b31860_0 .net "naCin", 0 0, L_0x8984bb4f0;  1 drivers
v0x898b31900_0 .net "nab", 0 0, L_0x8984bb480;  1 drivers
v0x898b319a0_0 .net "nbCin", 0 0, L_0x8984bb560;  1 drivers
S_0x898b34900 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898b26e80;
 .timescale -9 -9;
P_0x898b112c0 .param/l "i" 1 6 21, +C4<01001>;
S_0x898b34a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b34900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afe780 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afe7c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984bb640/d .functor XOR 1, L_0x8984be260, L_0x8984be300, C4<0>, C4<0>;
L_0x8984bb640 .delay 1 (1,1,1) L_0x8984bb640/d;
L_0x8984bb6b0/d .functor XOR 1, L_0x8984bb640, L_0x8984be3a0, C4<0>, C4<0>;
L_0x8984bb6b0 .delay 1 (1,1,1) L_0x8984bb6b0/d;
L_0x8984bb720/d .functor NAND 1, L_0x8984be260, L_0x8984be300, C4<1>, C4<1>;
L_0x8984bb720 .delay 1 (1,1,1) L_0x8984bb720/d;
L_0x8984bb790/d .functor NAND 1, L_0x8984be260, L_0x8984be3a0, C4<1>, C4<1>;
L_0x8984bb790 .delay 1 (1,1,1) L_0x8984bb790/d;
L_0x8984bb800/d .functor NAND 1, L_0x8984be300, L_0x8984be3a0, C4<1>, C4<1>;
L_0x8984bb800 .delay 1 (1,1,1) L_0x8984bb800/d;
L_0x8984bb870/d .functor NAND 1, L_0x8984bb720, L_0x8984bb790, L_0x8984bb800, C4<1>;
L_0x8984bb870 .delay 1 (1,1,1) L_0x8984bb870/d;
v0x898b31a40_0 .net "Cin", 0 0, L_0x8984be3a0;  1 drivers
v0x898b31ae0_0 .net "Cout", 0 0, L_0x8984bb870;  1 drivers
v0x898b31b80_0 .net "P", 0 0, L_0x8984bb640;  1 drivers
v0x898b31c20_0 .net "S", 0 0, L_0x8984bb6b0;  1 drivers
v0x898b31cc0_0 .net "a", 0 0, L_0x8984be260;  1 drivers
v0x898b31d60_0 .net "b", 0 0, L_0x8984be300;  1 drivers
v0x898b31e00_0 .net "naCin", 0 0, L_0x8984bb790;  1 drivers
v0x898b31ea0_0 .net "nab", 0 0, L_0x8984bb720;  1 drivers
v0x898b31f40_0 .net "nbCin", 0 0, L_0x8984bb800;  1 drivers
S_0x898b34c00 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898b26e80;
 .timescale -9 -9;
P_0x898b11400 .param/l "i" 1 6 21, +C4<01010>;
S_0x898b34d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b34c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afe800 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afe840 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984bb8e0/d .functor XOR 1, L_0x8984be440, L_0x8984be4e0, C4<0>, C4<0>;
L_0x8984bb8e0 .delay 1 (1,1,1) L_0x8984bb8e0/d;
L_0x8984bb950/d .functor XOR 1, L_0x8984bb8e0, L_0x8984be580, C4<0>, C4<0>;
L_0x8984bb950 .delay 1 (1,1,1) L_0x8984bb950/d;
L_0x8984bb9c0/d .functor NAND 1, L_0x8984be440, L_0x8984be4e0, C4<1>, C4<1>;
L_0x8984bb9c0 .delay 1 (1,1,1) L_0x8984bb9c0/d;
L_0x8984bba30/d .functor NAND 1, L_0x8984be440, L_0x8984be580, C4<1>, C4<1>;
L_0x8984bba30 .delay 1 (1,1,1) L_0x8984bba30/d;
L_0x8984bbaa0/d .functor NAND 1, L_0x8984be4e0, L_0x8984be580, C4<1>, C4<1>;
L_0x8984bbaa0 .delay 1 (1,1,1) L_0x8984bbaa0/d;
L_0x8984bbb10/d .functor NAND 1, L_0x8984bb9c0, L_0x8984bba30, L_0x8984bbaa0, C4<1>;
L_0x8984bbb10 .delay 1 (1,1,1) L_0x8984bbb10/d;
v0x898b31fe0_0 .net "Cin", 0 0, L_0x8984be580;  1 drivers
v0x898b32080_0 .net "Cout", 0 0, L_0x8984bbb10;  1 drivers
v0x898b32120_0 .net "P", 0 0, L_0x8984bb8e0;  1 drivers
v0x898b321c0_0 .net "S", 0 0, L_0x8984bb950;  1 drivers
v0x898b32260_0 .net "a", 0 0, L_0x8984be440;  1 drivers
v0x898b32300_0 .net "b", 0 0, L_0x8984be4e0;  1 drivers
v0x898b323a0_0 .net "naCin", 0 0, L_0x8984bba30;  1 drivers
v0x898b32440_0 .net "nab", 0 0, L_0x8984bb9c0;  1 drivers
v0x898b324e0_0 .net "nbCin", 0 0, L_0x8984bbaa0;  1 drivers
S_0x898b34f00 .scope generate, "adder[11]" "adder[11]" 6 21, 6 21 0, S_0x898b26e80;
 .timescale -9 -9;
P_0x898b11440 .param/l "i" 1 6 21, +C4<01011>;
S_0x898b35080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b34f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afe880 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afe8c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984bbb80/d .functor XOR 1, L_0x8984be620, L_0x8984be6c0, C4<0>, C4<0>;
L_0x8984bbb80 .delay 1 (1,1,1) L_0x8984bbb80/d;
L_0x8984bbbf0/d .functor XOR 1, L_0x8984bbb80, L_0x8984be760, C4<0>, C4<0>;
L_0x8984bbbf0 .delay 1 (1,1,1) L_0x8984bbbf0/d;
L_0x8984bbc60/d .functor NAND 1, L_0x8984be620, L_0x8984be6c0, C4<1>, C4<1>;
L_0x8984bbc60 .delay 1 (1,1,1) L_0x8984bbc60/d;
L_0x8984bbcd0/d .functor NAND 1, L_0x8984be620, L_0x8984be760, C4<1>, C4<1>;
L_0x8984bbcd0 .delay 1 (1,1,1) L_0x8984bbcd0/d;
L_0x8984bbd40/d .functor NAND 1, L_0x8984be6c0, L_0x8984be760, C4<1>, C4<1>;
L_0x8984bbd40 .delay 1 (1,1,1) L_0x8984bbd40/d;
L_0x8984bbdb0/d .functor NAND 1, L_0x8984bbc60, L_0x8984bbcd0, L_0x8984bbd40, C4<1>;
L_0x8984bbdb0 .delay 1 (1,1,1) L_0x8984bbdb0/d;
v0x898b32580_0 .net "Cin", 0 0, L_0x8984be760;  1 drivers
v0x898b32620_0 .net "Cout", 0 0, L_0x8984bbdb0;  1 drivers
v0x898b326c0_0 .net "P", 0 0, L_0x8984bbb80;  1 drivers
v0x898b32760_0 .net "S", 0 0, L_0x8984bbbf0;  1 drivers
v0x898b32800_0 .net "a", 0 0, L_0x8984be620;  1 drivers
v0x898b328a0_0 .net "b", 0 0, L_0x8984be6c0;  1 drivers
v0x898b32940_0 .net "naCin", 0 0, L_0x8984bbcd0;  1 drivers
v0x898b329e0_0 .net "nab", 0 0, L_0x8984bbc60;  1 drivers
v0x898b32a80_0 .net "nbCin", 0 0, L_0x8984bbd40;  1 drivers
S_0x898b35200 .scope generate, "adder[12]" "adder[12]" 6 21, 6 21 0, S_0x898b26e80;
 .timescale -9 -9;
P_0x898b11480 .param/l "i" 1 6 21, +C4<01100>;
S_0x898b35380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b35200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afe900 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afe940 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984bbe20/d .functor XOR 1, L_0x8984be800, L_0x8984be8a0, C4<0>, C4<0>;
L_0x8984bbe20 .delay 1 (1,1,1) L_0x8984bbe20/d;
L_0x8984bbe90/d .functor XOR 1, L_0x8984bbe20, L_0x8984be940, C4<0>, C4<0>;
L_0x8984bbe90 .delay 1 (1,1,1) L_0x8984bbe90/d;
L_0x8984bbf00/d .functor NAND 1, L_0x8984be800, L_0x8984be8a0, C4<1>, C4<1>;
L_0x8984bbf00 .delay 1 (1,1,1) L_0x8984bbf00/d;
L_0x8984bbf70/d .functor NAND 1, L_0x8984be800, L_0x8984be940, C4<1>, C4<1>;
L_0x8984bbf70 .delay 1 (1,1,1) L_0x8984bbf70/d;
L_0x8984c8000/d .functor NAND 1, L_0x8984be8a0, L_0x8984be940, C4<1>, C4<1>;
L_0x8984c8000 .delay 1 (1,1,1) L_0x8984c8000/d;
L_0x8984c8070/d .functor NAND 1, L_0x8984bbf00, L_0x8984bbf70, L_0x8984c8000, C4<1>;
L_0x8984c8070 .delay 1 (1,1,1) L_0x8984c8070/d;
v0x898b32b20_0 .net "Cin", 0 0, L_0x8984be940;  1 drivers
v0x898b32bc0_0 .net "Cout", 0 0, L_0x8984c8070;  1 drivers
v0x898b32c60_0 .net "P", 0 0, L_0x8984bbe20;  1 drivers
v0x898b32d00_0 .net "S", 0 0, L_0x8984bbe90;  1 drivers
v0x898b32da0_0 .net "a", 0 0, L_0x8984be800;  1 drivers
v0x898b32e40_0 .net "b", 0 0, L_0x8984be8a0;  1 drivers
v0x898b32ee0_0 .net "naCin", 0 0, L_0x8984bbf70;  1 drivers
v0x898b32f80_0 .net "nab", 0 0, L_0x8984bbf00;  1 drivers
v0x898b33020_0 .net "nbCin", 0 0, L_0x8984c8000;  1 drivers
S_0x898b35500 .scope generate, "adder[13]" "adder[13]" 6 21, 6 21 0, S_0x898b26e80;
 .timescale -9 -9;
P_0x898b114c0 .param/l "i" 1 6 21, +C4<01101>;
S_0x898b35680 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b35500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afe980 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afe9c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984c80e0/d .functor XOR 1, L_0x8984be9e0, L_0x8984bea80, C4<0>, C4<0>;
L_0x8984c80e0 .delay 1 (1,1,1) L_0x8984c80e0/d;
L_0x8984c8150/d .functor XOR 1, L_0x8984c80e0, L_0x8984beb20, C4<0>, C4<0>;
L_0x8984c8150 .delay 1 (1,1,1) L_0x8984c8150/d;
L_0x8984c81c0/d .functor NAND 1, L_0x8984be9e0, L_0x8984bea80, C4<1>, C4<1>;
L_0x8984c81c0 .delay 1 (1,1,1) L_0x8984c81c0/d;
L_0x8984c8230/d .functor NAND 1, L_0x8984be9e0, L_0x8984beb20, C4<1>, C4<1>;
L_0x8984c8230 .delay 1 (1,1,1) L_0x8984c8230/d;
L_0x8984c82a0/d .functor NAND 1, L_0x8984bea80, L_0x8984beb20, C4<1>, C4<1>;
L_0x8984c82a0 .delay 1 (1,1,1) L_0x8984c82a0/d;
L_0x8984c8310/d .functor NAND 1, L_0x8984c81c0, L_0x8984c8230, L_0x8984c82a0, C4<1>;
L_0x8984c8310 .delay 1 (1,1,1) L_0x8984c8310/d;
v0x898b330c0_0 .net "Cin", 0 0, L_0x8984beb20;  1 drivers
v0x898b33160_0 .net "Cout", 0 0, L_0x8984c8310;  1 drivers
v0x898b33200_0 .net "P", 0 0, L_0x8984c80e0;  1 drivers
v0x898b332a0_0 .net "S", 0 0, L_0x8984c8150;  1 drivers
v0x898b33340_0 .net "a", 0 0, L_0x8984be9e0;  1 drivers
v0x898b333e0_0 .net "b", 0 0, L_0x8984bea80;  1 drivers
v0x898b33480_0 .net "naCin", 0 0, L_0x8984c8230;  1 drivers
v0x898b33520_0 .net "nab", 0 0, L_0x8984c81c0;  1 drivers
v0x898b335c0_0 .net "nbCin", 0 0, L_0x8984c82a0;  1 drivers
S_0x898b35800 .scope generate, "adder[14]" "adder[14]" 6 21, 6 21 0, S_0x898b26e80;
 .timescale -9 -9;
P_0x898b11500 .param/l "i" 1 6 21, +C4<01110>;
S_0x898b35980 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b35800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afea00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afea40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984c8380/d .functor XOR 1, L_0x8984bebc0, L_0x8984bec60, C4<0>, C4<0>;
L_0x8984c8380 .delay 1 (1,1,1) L_0x8984c8380/d;
L_0x8984c83f0/d .functor XOR 1, L_0x8984c8380, L_0x8984bed00, C4<0>, C4<0>;
L_0x8984c83f0 .delay 1 (1,1,1) L_0x8984c83f0/d;
L_0x8984c8460/d .functor NAND 1, L_0x8984bebc0, L_0x8984bec60, C4<1>, C4<1>;
L_0x8984c8460 .delay 1 (1,1,1) L_0x8984c8460/d;
L_0x8984c84d0/d .functor NAND 1, L_0x8984bebc0, L_0x8984bed00, C4<1>, C4<1>;
L_0x8984c84d0 .delay 1 (1,1,1) L_0x8984c84d0/d;
L_0x8984c8540/d .functor NAND 1, L_0x8984bec60, L_0x8984bed00, C4<1>, C4<1>;
L_0x8984c8540 .delay 1 (1,1,1) L_0x8984c8540/d;
L_0x8984c85b0/d .functor NAND 1, L_0x8984c8460, L_0x8984c84d0, L_0x8984c8540, C4<1>;
L_0x8984c85b0 .delay 1 (1,1,1) L_0x8984c85b0/d;
v0x898b33660_0 .net "Cin", 0 0, L_0x8984bed00;  1 drivers
v0x898b33700_0 .net "Cout", 0 0, L_0x8984c85b0;  1 drivers
v0x898b337a0_0 .net "P", 0 0, L_0x8984c8380;  1 drivers
v0x898b33840_0 .net "S", 0 0, L_0x8984c83f0;  1 drivers
v0x898b338e0_0 .net "a", 0 0, L_0x8984bebc0;  1 drivers
v0x898b33980_0 .net "b", 0 0, L_0x8984bec60;  1 drivers
v0x898b33a20_0 .net "naCin", 0 0, L_0x8984c84d0;  1 drivers
v0x898b33ac0_0 .net "nab", 0 0, L_0x8984c8460;  1 drivers
v0x898b33b60_0 .net "nbCin", 0 0, L_0x8984c8540;  1 drivers
S_0x898b35b00 .scope generate, "adder[15]" "adder[15]" 6 21, 6 21 0, S_0x898b26e80;
 .timescale -9 -9;
P_0x898b11540 .param/l "i" 1 6 21, +C4<01111>;
S_0x898b35c80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b35b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afea80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afeac0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984c8620/d .functor XOR 1, L_0x8984beda0, L_0x8984bee40, C4<0>, C4<0>;
L_0x8984c8620 .delay 1 (1,1,1) L_0x8984c8620/d;
L_0x8984c8690/d .functor XOR 1, L_0x8984c8620, L_0x8984beee0, C4<0>, C4<0>;
L_0x8984c8690 .delay 1 (1,1,1) L_0x8984c8690/d;
L_0x8984c8700/d .functor NAND 1, L_0x8984beda0, L_0x8984bee40, C4<1>, C4<1>;
L_0x8984c8700 .delay 1 (1,1,1) L_0x8984c8700/d;
L_0x8984c8770/d .functor NAND 1, L_0x8984beda0, L_0x8984beee0, C4<1>, C4<1>;
L_0x8984c8770 .delay 1 (1,1,1) L_0x8984c8770/d;
L_0x8984c87e0/d .functor NAND 1, L_0x8984bee40, L_0x8984beee0, C4<1>, C4<1>;
L_0x8984c87e0 .delay 1 (1,1,1) L_0x8984c87e0/d;
L_0x8984c8850/d .functor NAND 1, L_0x8984c8700, L_0x8984c8770, L_0x8984c87e0, C4<1>;
L_0x8984c8850 .delay 1 (1,1,1) L_0x8984c8850/d;
v0x898b33c00_0 .net "Cin", 0 0, L_0x8984beee0;  1 drivers
v0x898b33ca0_0 .net "Cout", 0 0, L_0x8984c8850;  1 drivers
v0x898b33d40_0 .net "P", 0 0, L_0x8984c8620;  1 drivers
v0x898b33de0_0 .net "S", 0 0, L_0x8984c8690;  1 drivers
v0x898b33e80_0 .net "a", 0 0, L_0x8984beda0;  1 drivers
v0x898b33f20_0 .net "b", 0 0, L_0x8984bee40;  1 drivers
v0x898b38000_0 .net "naCin", 0 0, L_0x8984c8770;  1 drivers
v0x898b380a0_0 .net "nab", 0 0, L_0x8984c8700;  1 drivers
v0x898b38140_0 .net "nbCin", 0 0, L_0x8984c87e0;  1 drivers
S_0x898b35e00 .scope generate, "adder[16]" "adder[16]" 6 21, 6 21 0, S_0x898b26e80;
 .timescale -9 -9;
P_0x898b11580 .param/l "i" 1 6 21, +C4<010000>;
S_0x898b35f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b35e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afeb00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afeb40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984c88c0/d .functor XOR 1, L_0x8984bef80, L_0x8984bf020, C4<0>, C4<0>;
L_0x8984c88c0 .delay 1 (1,1,1) L_0x8984c88c0/d;
L_0x8984c8930/d .functor XOR 1, L_0x8984c88c0, L_0x8984bf0c0, C4<0>, C4<0>;
L_0x8984c8930 .delay 1 (1,1,1) L_0x8984c8930/d;
L_0x8984c89a0/d .functor NAND 1, L_0x8984bef80, L_0x8984bf020, C4<1>, C4<1>;
L_0x8984c89a0 .delay 1 (1,1,1) L_0x8984c89a0/d;
L_0x8984c8a10/d .functor NAND 1, L_0x8984bef80, L_0x8984bf0c0, C4<1>, C4<1>;
L_0x8984c8a10 .delay 1 (1,1,1) L_0x8984c8a10/d;
L_0x8984c8a80/d .functor NAND 1, L_0x8984bf020, L_0x8984bf0c0, C4<1>, C4<1>;
L_0x8984c8a80 .delay 1 (1,1,1) L_0x8984c8a80/d;
L_0x8984c8af0/d .functor NAND 1, L_0x8984c89a0, L_0x8984c8a10, L_0x8984c8a80, C4<1>;
L_0x8984c8af0 .delay 1 (1,1,1) L_0x8984c8af0/d;
v0x898b381e0_0 .net "Cin", 0 0, L_0x8984bf0c0;  1 drivers
v0x898b38280_0 .net "Cout", 0 0, L_0x8984c8af0;  1 drivers
v0x898b38320_0 .net "P", 0 0, L_0x8984c88c0;  1 drivers
v0x898b383c0_0 .net "S", 0 0, L_0x8984c8930;  1 drivers
v0x898b38460_0 .net "a", 0 0, L_0x8984bef80;  1 drivers
v0x898b38500_0 .net "b", 0 0, L_0x8984bf020;  1 drivers
v0x898b385a0_0 .net "naCin", 0 0, L_0x8984c8a10;  1 drivers
v0x898b38640_0 .net "nab", 0 0, L_0x8984c89a0;  1 drivers
v0x898b386e0_0 .net "nbCin", 0 0, L_0x8984c8a80;  1 drivers
S_0x898b36100 .scope generate, "adder[17]" "adder[17]" 6 21, 6 21 0, S_0x898b26e80;
 .timescale -9 -9;
P_0x898b115c0 .param/l "i" 1 6 21, +C4<010001>;
S_0x898b36280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b36100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afe700 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afe740 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984c8b60/d .functor XOR 1, L_0x8984bf160, L_0x8984bf200, C4<0>, C4<0>;
L_0x8984c8b60 .delay 1 (1,1,1) L_0x8984c8b60/d;
L_0x8984c8bd0/d .functor XOR 1, L_0x8984c8b60, L_0x8984bf2a0, C4<0>, C4<0>;
L_0x8984c8bd0 .delay 1 (1,1,1) L_0x8984c8bd0/d;
L_0x8984c8c40/d .functor NAND 1, L_0x8984bf160, L_0x8984bf200, C4<1>, C4<1>;
L_0x8984c8c40 .delay 1 (1,1,1) L_0x8984c8c40/d;
L_0x8984c8cb0/d .functor NAND 1, L_0x8984bf160, L_0x8984bf2a0, C4<1>, C4<1>;
L_0x8984c8cb0 .delay 1 (1,1,1) L_0x8984c8cb0/d;
L_0x8984c8d20/d .functor NAND 1, L_0x8984bf200, L_0x8984bf2a0, C4<1>, C4<1>;
L_0x8984c8d20 .delay 1 (1,1,1) L_0x8984c8d20/d;
L_0x8984c8d90/d .functor NAND 1, L_0x8984c8c40, L_0x8984c8cb0, L_0x8984c8d20, C4<1>;
L_0x8984c8d90 .delay 1 (1,1,1) L_0x8984c8d90/d;
v0x898b38780_0 .net "Cin", 0 0, L_0x8984bf2a0;  1 drivers
v0x898b38820_0 .net "Cout", 0 0, L_0x8984c8d90;  1 drivers
v0x898b388c0_0 .net "P", 0 0, L_0x8984c8b60;  1 drivers
v0x898b38960_0 .net "S", 0 0, L_0x8984c8bd0;  1 drivers
v0x898b38a00_0 .net "a", 0 0, L_0x8984bf160;  1 drivers
v0x898b38aa0_0 .net "b", 0 0, L_0x8984bf200;  1 drivers
v0x898b38b40_0 .net "naCin", 0 0, L_0x8984c8cb0;  1 drivers
v0x898b38be0_0 .net "nab", 0 0, L_0x8984c8c40;  1 drivers
v0x898b38c80_0 .net "nbCin", 0 0, L_0x8984c8d20;  1 drivers
S_0x898b36400 .scope generate, "adder[18]" "adder[18]" 6 21, 6 21 0, S_0x898b26e80;
 .timescale -9 -9;
P_0x898b11600 .param/l "i" 1 6 21, +C4<010010>;
S_0x898b36580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b36400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afeb80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afebc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984c8e00/d .functor XOR 1, L_0x8984bf340, L_0x8984bf3e0, C4<0>, C4<0>;
L_0x8984c8e00 .delay 1 (1,1,1) L_0x8984c8e00/d;
L_0x8984c8e70/d .functor XOR 1, L_0x8984c8e00, L_0x8984bf480, C4<0>, C4<0>;
L_0x8984c8e70 .delay 1 (1,1,1) L_0x8984c8e70/d;
L_0x8984c8ee0/d .functor NAND 1, L_0x8984bf340, L_0x8984bf3e0, C4<1>, C4<1>;
L_0x8984c8ee0 .delay 1 (1,1,1) L_0x8984c8ee0/d;
L_0x8984c8f50/d .functor NAND 1, L_0x8984bf340, L_0x8984bf480, C4<1>, C4<1>;
L_0x8984c8f50 .delay 1 (1,1,1) L_0x8984c8f50/d;
L_0x8984c8fc0/d .functor NAND 1, L_0x8984bf3e0, L_0x8984bf480, C4<1>, C4<1>;
L_0x8984c8fc0 .delay 1 (1,1,1) L_0x8984c8fc0/d;
L_0x8984c9030/d .functor NAND 1, L_0x8984c8ee0, L_0x8984c8f50, L_0x8984c8fc0, C4<1>;
L_0x8984c9030 .delay 1 (1,1,1) L_0x8984c9030/d;
v0x898b38d20_0 .net "Cin", 0 0, L_0x8984bf480;  1 drivers
v0x898b38dc0_0 .net "Cout", 0 0, L_0x8984c9030;  1 drivers
v0x898b38e60_0 .net "P", 0 0, L_0x8984c8e00;  1 drivers
v0x898b38f00_0 .net "S", 0 0, L_0x8984c8e70;  1 drivers
v0x898b38fa0_0 .net "a", 0 0, L_0x8984bf340;  1 drivers
v0x898b39040_0 .net "b", 0 0, L_0x8984bf3e0;  1 drivers
v0x898b390e0_0 .net "naCin", 0 0, L_0x8984c8f50;  1 drivers
v0x898b39180_0 .net "nab", 0 0, L_0x8984c8ee0;  1 drivers
v0x898b39220_0 .net "nbCin", 0 0, L_0x8984c8fc0;  1 drivers
S_0x898b36700 .scope generate, "adder[19]" "adder[19]" 6 21, 6 21 0, S_0x898b26e80;
 .timescale -9 -9;
P_0x898b11640 .param/l "i" 1 6 21, +C4<010011>;
S_0x898b36880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b36700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afec00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afec40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984c90a0/d .functor XOR 1, L_0x8984bf520, L_0x8984bf5c0, C4<0>, C4<0>;
L_0x8984c90a0 .delay 1 (1,1,1) L_0x8984c90a0/d;
L_0x8984c9110/d .functor XOR 1, L_0x8984c90a0, L_0x8984bf660, C4<0>, C4<0>;
L_0x8984c9110 .delay 1 (1,1,1) L_0x8984c9110/d;
L_0x8984c9180/d .functor NAND 1, L_0x8984bf520, L_0x8984bf5c0, C4<1>, C4<1>;
L_0x8984c9180 .delay 1 (1,1,1) L_0x8984c9180/d;
L_0x8984c91f0/d .functor NAND 1, L_0x8984bf520, L_0x8984bf660, C4<1>, C4<1>;
L_0x8984c91f0 .delay 1 (1,1,1) L_0x8984c91f0/d;
L_0x8984c9260/d .functor NAND 1, L_0x8984bf5c0, L_0x8984bf660, C4<1>, C4<1>;
L_0x8984c9260 .delay 1 (1,1,1) L_0x8984c9260/d;
L_0x8984c92d0/d .functor NAND 1, L_0x8984c9180, L_0x8984c91f0, L_0x8984c9260, C4<1>;
L_0x8984c92d0 .delay 1 (1,1,1) L_0x8984c92d0/d;
v0x898b392c0_0 .net "Cin", 0 0, L_0x8984bf660;  1 drivers
v0x898b39360_0 .net "Cout", 0 0, L_0x8984c92d0;  1 drivers
v0x898b39400_0 .net "P", 0 0, L_0x8984c90a0;  1 drivers
v0x898b394a0_0 .net "S", 0 0, L_0x8984c9110;  1 drivers
v0x898b39540_0 .net "a", 0 0, L_0x8984bf520;  1 drivers
v0x898b395e0_0 .net "b", 0 0, L_0x8984bf5c0;  1 drivers
v0x898b39680_0 .net "naCin", 0 0, L_0x8984c91f0;  1 drivers
v0x898b39720_0 .net "nab", 0 0, L_0x8984c9180;  1 drivers
v0x898b397c0_0 .net "nbCin", 0 0, L_0x8984c9260;  1 drivers
S_0x898b36a00 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898b26e80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afec80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afecc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984c9340/d .functor XOR 1, L_0x8984bf700, L_0x8984bf7a0, C4<0>, C4<0>;
L_0x8984c9340 .delay 1 (1,1,1) L_0x8984c9340/d;
L_0x8984c93b0/d .functor XOR 1, L_0x8984c9340, v0x898b3abc0_0, C4<0>, C4<0>;
L_0x8984c93b0 .delay 1 (1,1,1) L_0x8984c93b0/d;
L_0x8984c9420/d .functor NAND 1, L_0x8984bf700, L_0x8984bf7a0, C4<1>, C4<1>;
L_0x8984c9420 .delay 1 (1,1,1) L_0x8984c9420/d;
L_0x8984c9490/d .functor NAND 1, L_0x8984bf700, v0x898b3abc0_0, C4<1>, C4<1>;
L_0x8984c9490 .delay 1 (1,1,1) L_0x8984c9490/d;
L_0x8984c9500/d .functor NAND 1, L_0x8984bf7a0, v0x898b3abc0_0, C4<1>, C4<1>;
L_0x8984c9500 .delay 1 (1,1,1) L_0x8984c9500/d;
L_0x8984c9570/d .functor NAND 1, L_0x8984c9420, L_0x8984c9490, L_0x8984c9500, C4<1>;
L_0x8984c9570 .delay 1 (1,1,1) L_0x8984c9570/d;
v0x898b39860_0 .net "Cin", 0 0, v0x898b3abc0_0;  alias, 1 drivers
v0x898b39900_0 .net "Cout", 0 0, L_0x8984c9570;  1 drivers
v0x898b399a0_0 .net "P", 0 0, L_0x8984c9340;  1 drivers
v0x898b39a40_0 .net "S", 0 0, L_0x8984c93b0;  1 drivers
v0x898b39ae0_0 .net "a", 0 0, L_0x8984bf700;  1 drivers
v0x898b39b80_0 .net "b", 0 0, L_0x8984bf7a0;  1 drivers
v0x898b39c20_0 .net "naCin", 0 0, L_0x8984c9490;  1 drivers
v0x898b39cc0_0 .net "nab", 0 0, L_0x8984c9420;  1 drivers
v0x898b39d60_0 .net "nbCin", 0 0, L_0x8984c9500;  1 drivers
S_0x898b36b80 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898b26a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 21 "in";
    .port_info 2 /OUTPUT 21 "out";
P_0x898b11100 .param/l "N" 0 8 4, +C4<00000000000000000000000000010101>;
v0x898b3a8a0_0 .net "clk", 0 0, v0x898b3ae40_0;  alias, 1 drivers
v0x898b3a940_0 .net "in", 20 0, L_0x8997943c0;  1 drivers
v0x898b3a9e0_0 .var "out", 20 0;
E_0x899701640 .event posedge, v0x898b3a760_0;
S_0x898b36d00 .scope generate, "WIDTH_TEST[21]" "WIDTH_TEST[21]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898b118c0 .param/l "w" 1 3 23, +C4<010101>;
v0x898b4b5c0_0 .var "A", 20 0;
v0x898b4b660_0 .var "B", 20 0;
v0x898b4b700_0 .var "Cin", 0 0;
v0x898b4b7a0_0 .net "Cout", 0 0, L_0x8984d1fe0;  1 drivers
v0x898b4b840_0 .net "P", 20 0, L_0x899794500;  1 drivers
v0x898b4b8e0_0 .net "S", 20 0, L_0x898a7f480;  1 drivers
v0x898b4b980_0 .var "clk", 0 0;
v0x898b4ba20_0 .var "expected_sum", 21 0;
v0x898b4bac0_0 .net "out", 21 0, v0x898b4b520_0;  1 drivers
L_0x899794640 .concat [ 21 1 0 0], L_0x898a7f480, L_0x8984d1fe0;
S_0x898b36e80 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898b36d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 21 "A";
    .port_info 3 /INPUT 21 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 21 "P";
    .port_info 7 /OUTPUT 21 "S";
P_0x898b11900 .param/l "N" 0 4 7, +C4<00000000000000000000000000010101>;
L_0x8984d8e00 .functor NOT 1, v0x898b4b980_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc5b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x8984d8e70 .functor AND 1, L_0x8984d8e00, L_0x898cbc5b0, C4<1>, C4<1>;
v0x898b4ada0_0 .net "A", 20 0, v0x898b4b5c0_0;  1 drivers
v0x898b4ae40_0 .net "B", 20 0, v0x898b4b660_0;  1 drivers
v0x898b4aee0_0 .net "Cin", 0 0, v0x898b4b700_0;  1 drivers
v0x898b4af80_0 .net "Cout", 0 0, L_0x8984d1fe0;  alias, 1 drivers
v0x898b4b020_0 .net "P", 20 0, L_0x899794500;  alias, 1 drivers
v0x898b4b0c0_0 .net "RCA_sum", 20 0, L_0x8997945a0;  1 drivers
v0x898b4b160_0 .net "S", 20 0, L_0x898a7f480;  alias, 1 drivers
v0x898b4b200_0 .net *"_ivl_0", 0 0, L_0x8984d8e00;  1 drivers
v0x898b4b2a0_0 .net "clk", 0 0, v0x898b4b980_0;  1 drivers
v0x898b4b340_0 .net "enable", 0 0, L_0x898cbc5b0;  1 drivers
S_0x898b37000 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898b36e80;
 .timescale -9 -9;
    .port_info 0 /INPUT 21 "in";
    .port_info 1 /OUTPUT 21 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898b11980 .param/l "N" 0 5 4, +C4<00000000000000000000000000010101>;
o0x898c4d130 .functor BUFZ 21, c4<zzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898b3b020_0 name=_ivl_0
v0x898b3b0c0_0 .net "control", 0 0, L_0x8984d8e70;  1 drivers
v0x898b3b160_0 .net "in", 20 0, L_0x8997945a0;  alias, 1 drivers
v0x898b3b200_0 .net "out", 20 0, L_0x898a7f480;  alias, 1 drivers
L_0x898a7f480 .functor MUXZ 21, o0x898c4d130, L_0x8997945a0, L_0x8984d8e70, C4<>;
S_0x898b37180 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898b36e80;
 .timescale -9 -9;
    .port_info 0 /INPUT 21 "A";
    .port_info 1 /INPUT 21 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 21 "P";
    .port_info 5 /OUTPUT 21 "S";
P_0x898b119c0 .param/l "N" 0 6 4, +C4<00000000000000000000000000010101>;
v0x898b4a940_0 .net "A", 20 0, v0x898b4b5c0_0;  alias, 1 drivers
v0x898b4a9e0_0 .net "B", 20 0, v0x898b4b660_0;  alias, 1 drivers
v0x898b4aa80_0 .net "C", 20 0, L_0x899794460;  1 drivers
v0x898b4ab20_0 .net "Cin", 0 0, v0x898b4b700_0;  alias, 1 drivers
v0x898b4abc0_0 .net "Cout", 0 0, L_0x8984d1fe0;  alias, 1 drivers
v0x898b4ac60_0 .net "P", 20 0, L_0x899794500;  alias, 1 drivers
v0x898b4ad00_0 .net "S", 20 0, L_0x8997945a0;  alias, 1 drivers
L_0x8984bf8e0 .part v0x898b4b5c0_0, 1, 1;
L_0x8984bf980 .part v0x898b4b660_0, 1, 1;
L_0x8984bfa20 .part L_0x899794460, 0, 1;
L_0x8984bfac0 .part v0x898b4b5c0_0, 2, 1;
L_0x8984bfb60 .part v0x898b4b660_0, 2, 1;
L_0x8984bfc00 .part L_0x899794460, 1, 1;
L_0x8984bfca0 .part v0x898b4b5c0_0, 3, 1;
L_0x8984bfd40 .part v0x898b4b660_0, 3, 1;
L_0x8984bfde0 .part L_0x899794460, 2, 1;
L_0x8984bfe80 .part v0x898b4b5c0_0, 4, 1;
L_0x8984bff20 .part v0x898b4b660_0, 4, 1;
L_0x8984d0000 .part L_0x899794460, 3, 1;
L_0x8984d00a0 .part v0x898b4b5c0_0, 5, 1;
L_0x8984d0140 .part v0x898b4b660_0, 5, 1;
L_0x8984d01e0 .part L_0x899794460, 4, 1;
L_0x8984d0280 .part v0x898b4b5c0_0, 6, 1;
L_0x8984d0320 .part v0x898b4b660_0, 6, 1;
L_0x8984d0460 .part L_0x899794460, 5, 1;
L_0x8984d0500 .part v0x898b4b5c0_0, 7, 1;
L_0x8984d05a0 .part v0x898b4b660_0, 7, 1;
L_0x8984d0640 .part L_0x899794460, 6, 1;
L_0x8984d03c0 .part v0x898b4b5c0_0, 8, 1;
L_0x8984d06e0 .part v0x898b4b660_0, 8, 1;
L_0x8984d0780 .part L_0x899794460, 7, 1;
L_0x8984d0820 .part v0x898b4b5c0_0, 9, 1;
L_0x8984d08c0 .part v0x898b4b660_0, 9, 1;
L_0x8984d0960 .part L_0x899794460, 8, 1;
L_0x8984d0a00 .part v0x898b4b5c0_0, 10, 1;
L_0x8984d0aa0 .part v0x898b4b660_0, 10, 1;
L_0x8984d0b40 .part L_0x899794460, 9, 1;
L_0x8984d0be0 .part v0x898b4b5c0_0, 11, 1;
L_0x8984d0c80 .part v0x898b4b660_0, 11, 1;
L_0x8984d0d20 .part L_0x899794460, 10, 1;
L_0x8984d0dc0 .part v0x898b4b5c0_0, 12, 1;
L_0x8984d0e60 .part v0x898b4b660_0, 12, 1;
L_0x8984d0f00 .part L_0x899794460, 11, 1;
L_0x8984d0fa0 .part v0x898b4b5c0_0, 13, 1;
L_0x8984d1040 .part v0x898b4b660_0, 13, 1;
L_0x8984d10e0 .part L_0x899794460, 12, 1;
L_0x8984d1180 .part v0x898b4b5c0_0, 14, 1;
L_0x8984d1220 .part v0x898b4b660_0, 14, 1;
L_0x8984d12c0 .part L_0x899794460, 13, 1;
L_0x8984d1360 .part v0x898b4b5c0_0, 15, 1;
L_0x8984d1400 .part v0x898b4b660_0, 15, 1;
L_0x8984d14a0 .part L_0x899794460, 14, 1;
L_0x8984d1540 .part v0x898b4b5c0_0, 16, 1;
L_0x8984d15e0 .part v0x898b4b660_0, 16, 1;
L_0x8984d1680 .part L_0x899794460, 15, 1;
L_0x8984d1720 .part v0x898b4b5c0_0, 17, 1;
L_0x8984d17c0 .part v0x898b4b660_0, 17, 1;
L_0x8984d1860 .part L_0x899794460, 16, 1;
L_0x8984d1900 .part v0x898b4b5c0_0, 18, 1;
L_0x8984d19a0 .part v0x898b4b660_0, 18, 1;
L_0x8984d1a40 .part L_0x899794460, 17, 1;
L_0x8984d1ae0 .part v0x898b4b5c0_0, 19, 1;
L_0x8984d1b80 .part v0x898b4b660_0, 19, 1;
L_0x8984d1c20 .part L_0x899794460, 18, 1;
L_0x8984d1cc0 .part v0x898b4b5c0_0, 20, 1;
L_0x8984d1d60 .part v0x898b4b660_0, 20, 1;
L_0x8984d1e00 .part L_0x899794460, 19, 1;
L_0x8984d1ea0 .part v0x898b4b5c0_0, 0, 1;
L_0x8984d1f40 .part v0x898b4b660_0, 0, 1;
LS_0x899794460_0_0 .concat8 [ 1 1 1 1], L_0x8984d8d90, L_0x8984c98f0, L_0x8984c9b90, L_0x8984c9e30;
LS_0x899794460_0_4 .concat8 [ 1 1 1 1], L_0x8984ca0d0, L_0x8984ca370, L_0x8984ca610, L_0x8984ca8b0;
LS_0x899794460_0_8 .concat8 [ 1 1 1 1], L_0x8984cab50, L_0x8984cadf0, L_0x8984cb090, L_0x8984cb330;
LS_0x899794460_0_12 .concat8 [ 1 1 1 1], L_0x8984cb5d0, L_0x8984cb870, L_0x8984cbb10, L_0x8984cbdb0;
LS_0x899794460_0_16 .concat8 [ 1 1 1 1], L_0x8984d8070, L_0x8984d8310, L_0x8984d85b0, L_0x8984d8850;
LS_0x899794460_0_20 .concat8 [ 1 0 0 0], L_0x8984d8af0;
LS_0x899794460_1_0 .concat8 [ 4 4 4 4], LS_0x899794460_0_0, LS_0x899794460_0_4, LS_0x899794460_0_8, LS_0x899794460_0_12;
LS_0x899794460_1_4 .concat8 [ 4 1 0 0], LS_0x899794460_0_16, LS_0x899794460_0_20;
L_0x899794460 .concat8 [ 16 5 0 0], LS_0x899794460_1_0, LS_0x899794460_1_4;
LS_0x899794500_0_0 .concat8 [ 1 1 1 1], L_0x8984d8b60, L_0x8984c96c0, L_0x8984c9960, L_0x8984c9c00;
LS_0x899794500_0_4 .concat8 [ 1 1 1 1], L_0x8984c9ea0, L_0x8984ca140, L_0x8984ca3e0, L_0x8984ca680;
LS_0x899794500_0_8 .concat8 [ 1 1 1 1], L_0x8984ca920, L_0x8984cabc0, L_0x8984cae60, L_0x8984cb100;
LS_0x899794500_0_12 .concat8 [ 1 1 1 1], L_0x8984cb3a0, L_0x8984cb640, L_0x8984cb8e0, L_0x8984cbb80;
LS_0x899794500_0_16 .concat8 [ 1 1 1 1], L_0x8984cbe20, L_0x8984d80e0, L_0x8984d8380, L_0x8984d8620;
LS_0x899794500_0_20 .concat8 [ 1 0 0 0], L_0x8984d88c0;
LS_0x899794500_1_0 .concat8 [ 4 4 4 4], LS_0x899794500_0_0, LS_0x899794500_0_4, LS_0x899794500_0_8, LS_0x899794500_0_12;
LS_0x899794500_1_4 .concat8 [ 4 1 0 0], LS_0x899794500_0_16, LS_0x899794500_0_20;
L_0x899794500 .concat8 [ 16 5 0 0], LS_0x899794500_1_0, LS_0x899794500_1_4;
LS_0x8997945a0_0_0 .concat8 [ 1 1 1 1], L_0x8984d8bd0, L_0x8984c9730, L_0x8984c99d0, L_0x8984c9c70;
LS_0x8997945a0_0_4 .concat8 [ 1 1 1 1], L_0x8984c9f10, L_0x8984ca1b0, L_0x8984ca450, L_0x8984ca6f0;
LS_0x8997945a0_0_8 .concat8 [ 1 1 1 1], L_0x8984ca990, L_0x8984cac30, L_0x8984caed0, L_0x8984cb170;
LS_0x8997945a0_0_12 .concat8 [ 1 1 1 1], L_0x8984cb410, L_0x8984cb6b0, L_0x8984cb950, L_0x8984cbbf0;
LS_0x8997945a0_0_16 .concat8 [ 1 1 1 1], L_0x8984cbe90, L_0x8984d8150, L_0x8984d83f0, L_0x8984d8690;
LS_0x8997945a0_0_20 .concat8 [ 1 0 0 0], L_0x8984d8930;
LS_0x8997945a0_1_0 .concat8 [ 4 4 4 4], LS_0x8997945a0_0_0, LS_0x8997945a0_0_4, LS_0x8997945a0_0_8, LS_0x8997945a0_0_12;
LS_0x8997945a0_1_4 .concat8 [ 4 1 0 0], LS_0x8997945a0_0_16, LS_0x8997945a0_0_20;
L_0x8997945a0 .concat8 [ 16 5 0 0], LS_0x8997945a0_1_0, LS_0x8997945a0_1_4;
L_0x8984d1fe0 .part L_0x899794460, 20, 1;
S_0x898b37300 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898b37180;
 .timescale -9 -9;
P_0x898b11a00 .param/l "i" 1 6 21, +C4<01>;
S_0x898b37480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b37300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afed00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afed40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984c96c0/d .functor XOR 1, L_0x8984bf8e0, L_0x8984bf980, C4<0>, C4<0>;
L_0x8984c96c0 .delay 1 (1,1,1) L_0x8984c96c0/d;
L_0x8984c9730/d .functor XOR 1, L_0x8984c96c0, L_0x8984bfa20, C4<0>, C4<0>;
L_0x8984c9730 .delay 1 (1,1,1) L_0x8984c9730/d;
L_0x8984c97a0/d .functor NAND 1, L_0x8984bf8e0, L_0x8984bf980, C4<1>, C4<1>;
L_0x8984c97a0 .delay 1 (1,1,1) L_0x8984c97a0/d;
L_0x8984c9810/d .functor NAND 1, L_0x8984bf8e0, L_0x8984bfa20, C4<1>, C4<1>;
L_0x8984c9810 .delay 1 (1,1,1) L_0x8984c9810/d;
L_0x8984c9880/d .functor NAND 1, L_0x8984bf980, L_0x8984bfa20, C4<1>, C4<1>;
L_0x8984c9880 .delay 1 (1,1,1) L_0x8984c9880/d;
L_0x8984c98f0/d .functor NAND 1, L_0x8984c97a0, L_0x8984c9810, L_0x8984c9880, C4<1>;
L_0x8984c98f0 .delay 1 (1,1,1) L_0x8984c98f0/d;
v0x898b3b2a0_0 .net "Cin", 0 0, L_0x8984bfa20;  1 drivers
v0x898b3b340_0 .net "Cout", 0 0, L_0x8984c98f0;  1 drivers
v0x898b3b3e0_0 .net "P", 0 0, L_0x8984c96c0;  1 drivers
v0x898b3b480_0 .net "S", 0 0, L_0x8984c9730;  1 drivers
v0x898b3b520_0 .net "a", 0 0, L_0x8984bf8e0;  1 drivers
v0x898b3b5c0_0 .net "b", 0 0, L_0x8984bf980;  1 drivers
v0x898b3b660_0 .net "naCin", 0 0, L_0x8984c9810;  1 drivers
v0x898b3b700_0 .net "nab", 0 0, L_0x8984c97a0;  1 drivers
v0x898b3b7a0_0 .net "nbCin", 0 0, L_0x8984c9880;  1 drivers
S_0x898b37600 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898b37180;
 .timescale -9 -9;
P_0x898b11a40 .param/l "i" 1 6 21, +C4<010>;
S_0x898b37780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b37600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afed80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afedc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984c9960/d .functor XOR 1, L_0x8984bfac0, L_0x8984bfb60, C4<0>, C4<0>;
L_0x8984c9960 .delay 1 (1,1,1) L_0x8984c9960/d;
L_0x8984c99d0/d .functor XOR 1, L_0x8984c9960, L_0x8984bfc00, C4<0>, C4<0>;
L_0x8984c99d0 .delay 1 (1,1,1) L_0x8984c99d0/d;
L_0x8984c9a40/d .functor NAND 1, L_0x8984bfac0, L_0x8984bfb60, C4<1>, C4<1>;
L_0x8984c9a40 .delay 1 (1,1,1) L_0x8984c9a40/d;
L_0x8984c9ab0/d .functor NAND 1, L_0x8984bfac0, L_0x8984bfc00, C4<1>, C4<1>;
L_0x8984c9ab0 .delay 1 (1,1,1) L_0x8984c9ab0/d;
L_0x8984c9b20/d .functor NAND 1, L_0x8984bfb60, L_0x8984bfc00, C4<1>, C4<1>;
L_0x8984c9b20 .delay 1 (1,1,1) L_0x8984c9b20/d;
L_0x8984c9b90/d .functor NAND 1, L_0x8984c9a40, L_0x8984c9ab0, L_0x8984c9b20, C4<1>;
L_0x8984c9b90 .delay 1 (1,1,1) L_0x8984c9b90/d;
v0x898b3b840_0 .net "Cin", 0 0, L_0x8984bfc00;  1 drivers
v0x898b3b8e0_0 .net "Cout", 0 0, L_0x8984c9b90;  1 drivers
v0x898b3b980_0 .net "P", 0 0, L_0x8984c9960;  1 drivers
v0x898b3ba20_0 .net "S", 0 0, L_0x8984c99d0;  1 drivers
v0x898b3bac0_0 .net "a", 0 0, L_0x8984bfac0;  1 drivers
v0x898b3bb60_0 .net "b", 0 0, L_0x8984bfb60;  1 drivers
v0x898b3bc00_0 .net "naCin", 0 0, L_0x8984c9ab0;  1 drivers
v0x898b3bca0_0 .net "nab", 0 0, L_0x8984c9a40;  1 drivers
v0x898b3bd40_0 .net "nbCin", 0 0, L_0x8984c9b20;  1 drivers
S_0x898b37900 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898b37180;
 .timescale -9 -9;
P_0x898b11a80 .param/l "i" 1 6 21, +C4<011>;
S_0x898b37a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b37900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afee00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afee40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984c9c00/d .functor XOR 1, L_0x8984bfca0, L_0x8984bfd40, C4<0>, C4<0>;
L_0x8984c9c00 .delay 1 (1,1,1) L_0x8984c9c00/d;
L_0x8984c9c70/d .functor XOR 1, L_0x8984c9c00, L_0x8984bfde0, C4<0>, C4<0>;
L_0x8984c9c70 .delay 1 (1,1,1) L_0x8984c9c70/d;
L_0x8984c9ce0/d .functor NAND 1, L_0x8984bfca0, L_0x8984bfd40, C4<1>, C4<1>;
L_0x8984c9ce0 .delay 1 (1,1,1) L_0x8984c9ce0/d;
L_0x8984c9d50/d .functor NAND 1, L_0x8984bfca0, L_0x8984bfde0, C4<1>, C4<1>;
L_0x8984c9d50 .delay 1 (1,1,1) L_0x8984c9d50/d;
L_0x8984c9dc0/d .functor NAND 1, L_0x8984bfd40, L_0x8984bfde0, C4<1>, C4<1>;
L_0x8984c9dc0 .delay 1 (1,1,1) L_0x8984c9dc0/d;
L_0x8984c9e30/d .functor NAND 1, L_0x8984c9ce0, L_0x8984c9d50, L_0x8984c9dc0, C4<1>;
L_0x8984c9e30 .delay 1 (1,1,1) L_0x8984c9e30/d;
v0x898b3bde0_0 .net "Cin", 0 0, L_0x8984bfde0;  1 drivers
v0x898b3be80_0 .net "Cout", 0 0, L_0x8984c9e30;  1 drivers
v0x898b3bf20_0 .net "P", 0 0, L_0x8984c9c00;  1 drivers
v0x898b3c000_0 .net "S", 0 0, L_0x8984c9c70;  1 drivers
v0x898b3c0a0_0 .net "a", 0 0, L_0x8984bfca0;  1 drivers
v0x898b3c140_0 .net "b", 0 0, L_0x8984bfd40;  1 drivers
v0x898b3c1e0_0 .net "naCin", 0 0, L_0x8984c9d50;  1 drivers
v0x898b3c280_0 .net "nab", 0 0, L_0x8984c9ce0;  1 drivers
v0x898b3c320_0 .net "nbCin", 0 0, L_0x8984c9dc0;  1 drivers
S_0x898b37c00 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898b37180;
 .timescale -9 -9;
P_0x898b11ac0 .param/l "i" 1 6 21, +C4<0100>;
S_0x898b37d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b37c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afee80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afeec0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984c9ea0/d .functor XOR 1, L_0x8984bfe80, L_0x8984bff20, C4<0>, C4<0>;
L_0x8984c9ea0 .delay 1 (1,1,1) L_0x8984c9ea0/d;
L_0x8984c9f10/d .functor XOR 1, L_0x8984c9ea0, L_0x8984d0000, C4<0>, C4<0>;
L_0x8984c9f10 .delay 1 (1,1,1) L_0x8984c9f10/d;
L_0x8984c9f80/d .functor NAND 1, L_0x8984bfe80, L_0x8984bff20, C4<1>, C4<1>;
L_0x8984c9f80 .delay 1 (1,1,1) L_0x8984c9f80/d;
L_0x8984c9ff0/d .functor NAND 1, L_0x8984bfe80, L_0x8984d0000, C4<1>, C4<1>;
L_0x8984c9ff0 .delay 1 (1,1,1) L_0x8984c9ff0/d;
L_0x8984ca060/d .functor NAND 1, L_0x8984bff20, L_0x8984d0000, C4<1>, C4<1>;
L_0x8984ca060 .delay 1 (1,1,1) L_0x8984ca060/d;
L_0x8984ca0d0/d .functor NAND 1, L_0x8984c9f80, L_0x8984c9ff0, L_0x8984ca060, C4<1>;
L_0x8984ca0d0 .delay 1 (1,1,1) L_0x8984ca0d0/d;
v0x898b3c3c0_0 .net "Cin", 0 0, L_0x8984d0000;  1 drivers
v0x898b3c460_0 .net "Cout", 0 0, L_0x8984ca0d0;  1 drivers
v0x898b3c500_0 .net "P", 0 0, L_0x8984c9ea0;  1 drivers
v0x898b3c5a0_0 .net "S", 0 0, L_0x8984c9f10;  1 drivers
v0x898b3c640_0 .net "a", 0 0, L_0x8984bfe80;  1 drivers
v0x898b3c6e0_0 .net "b", 0 0, L_0x8984bff20;  1 drivers
v0x898b3c780_0 .net "naCin", 0 0, L_0x8984c9ff0;  1 drivers
v0x898b3c820_0 .net "nab", 0 0, L_0x8984c9f80;  1 drivers
v0x898b3c8c0_0 .net "nbCin", 0 0, L_0x8984ca060;  1 drivers
S_0x898b40000 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898b37180;
 .timescale -9 -9;
P_0x898b11b40 .param/l "i" 1 6 21, +C4<0101>;
S_0x898b40180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b40000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afef00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afef40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984ca140/d .functor XOR 1, L_0x8984d00a0, L_0x8984d0140, C4<0>, C4<0>;
L_0x8984ca140 .delay 1 (1,1,1) L_0x8984ca140/d;
L_0x8984ca1b0/d .functor XOR 1, L_0x8984ca140, L_0x8984d01e0, C4<0>, C4<0>;
L_0x8984ca1b0 .delay 1 (1,1,1) L_0x8984ca1b0/d;
L_0x8984ca220/d .functor NAND 1, L_0x8984d00a0, L_0x8984d0140, C4<1>, C4<1>;
L_0x8984ca220 .delay 1 (1,1,1) L_0x8984ca220/d;
L_0x8984ca290/d .functor NAND 1, L_0x8984d00a0, L_0x8984d01e0, C4<1>, C4<1>;
L_0x8984ca290 .delay 1 (1,1,1) L_0x8984ca290/d;
L_0x8984ca300/d .functor NAND 1, L_0x8984d0140, L_0x8984d01e0, C4<1>, C4<1>;
L_0x8984ca300 .delay 1 (1,1,1) L_0x8984ca300/d;
L_0x8984ca370/d .functor NAND 1, L_0x8984ca220, L_0x8984ca290, L_0x8984ca300, C4<1>;
L_0x8984ca370 .delay 1 (1,1,1) L_0x8984ca370/d;
v0x898b3c960_0 .net "Cin", 0 0, L_0x8984d01e0;  1 drivers
v0x898b3ca00_0 .net "Cout", 0 0, L_0x8984ca370;  1 drivers
v0x898b3caa0_0 .net "P", 0 0, L_0x8984ca140;  1 drivers
v0x898b3cb40_0 .net "S", 0 0, L_0x8984ca1b0;  1 drivers
v0x898b3cbe0_0 .net "a", 0 0, L_0x8984d00a0;  1 drivers
v0x898b3cc80_0 .net "b", 0 0, L_0x8984d0140;  1 drivers
v0x898b3cd20_0 .net "naCin", 0 0, L_0x8984ca290;  1 drivers
v0x898b3cdc0_0 .net "nab", 0 0, L_0x8984ca220;  1 drivers
v0x898b3ce60_0 .net "nbCin", 0 0, L_0x8984ca300;  1 drivers
S_0x898b40300 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898b37180;
 .timescale -9 -9;
P_0x898b11b80 .param/l "i" 1 6 21, +C4<0110>;
S_0x898b40480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b40300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afef80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afefc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984ca3e0/d .functor XOR 1, L_0x8984d0280, L_0x8984d0320, C4<0>, C4<0>;
L_0x8984ca3e0 .delay 1 (1,1,1) L_0x8984ca3e0/d;
L_0x8984ca450/d .functor XOR 1, L_0x8984ca3e0, L_0x8984d0460, C4<0>, C4<0>;
L_0x8984ca450 .delay 1 (1,1,1) L_0x8984ca450/d;
L_0x8984ca4c0/d .functor NAND 1, L_0x8984d0280, L_0x8984d0320, C4<1>, C4<1>;
L_0x8984ca4c0 .delay 1 (1,1,1) L_0x8984ca4c0/d;
L_0x8984ca530/d .functor NAND 1, L_0x8984d0280, L_0x8984d0460, C4<1>, C4<1>;
L_0x8984ca530 .delay 1 (1,1,1) L_0x8984ca530/d;
L_0x8984ca5a0/d .functor NAND 1, L_0x8984d0320, L_0x8984d0460, C4<1>, C4<1>;
L_0x8984ca5a0 .delay 1 (1,1,1) L_0x8984ca5a0/d;
L_0x8984ca610/d .functor NAND 1, L_0x8984ca4c0, L_0x8984ca530, L_0x8984ca5a0, C4<1>;
L_0x8984ca610 .delay 1 (1,1,1) L_0x8984ca610/d;
v0x898b3cf00_0 .net "Cin", 0 0, L_0x8984d0460;  1 drivers
v0x898b3cfa0_0 .net "Cout", 0 0, L_0x8984ca610;  1 drivers
v0x898b3d040_0 .net "P", 0 0, L_0x8984ca3e0;  1 drivers
v0x898b3d0e0_0 .net "S", 0 0, L_0x8984ca450;  1 drivers
v0x898b3d180_0 .net "a", 0 0, L_0x8984d0280;  1 drivers
v0x898b3d220_0 .net "b", 0 0, L_0x8984d0320;  1 drivers
v0x898b3d2c0_0 .net "naCin", 0 0, L_0x8984ca530;  1 drivers
v0x898b3d360_0 .net "nab", 0 0, L_0x8984ca4c0;  1 drivers
v0x898b3d400_0 .net "nbCin", 0 0, L_0x8984ca5a0;  1 drivers
S_0x898b40600 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898b37180;
 .timescale -9 -9;
P_0x898b11bc0 .param/l "i" 1 6 21, +C4<0111>;
S_0x898b40780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b40600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898aff000 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898aff040 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984ca680/d .functor XOR 1, L_0x8984d0500, L_0x8984d05a0, C4<0>, C4<0>;
L_0x8984ca680 .delay 1 (1,1,1) L_0x8984ca680/d;
L_0x8984ca6f0/d .functor XOR 1, L_0x8984ca680, L_0x8984d0640, C4<0>, C4<0>;
L_0x8984ca6f0 .delay 1 (1,1,1) L_0x8984ca6f0/d;
L_0x8984ca760/d .functor NAND 1, L_0x8984d0500, L_0x8984d05a0, C4<1>, C4<1>;
L_0x8984ca760 .delay 1 (1,1,1) L_0x8984ca760/d;
L_0x8984ca7d0/d .functor NAND 1, L_0x8984d0500, L_0x8984d0640, C4<1>, C4<1>;
L_0x8984ca7d0 .delay 1 (1,1,1) L_0x8984ca7d0/d;
L_0x8984ca840/d .functor NAND 1, L_0x8984d05a0, L_0x8984d0640, C4<1>, C4<1>;
L_0x8984ca840 .delay 1 (1,1,1) L_0x8984ca840/d;
L_0x8984ca8b0/d .functor NAND 1, L_0x8984ca760, L_0x8984ca7d0, L_0x8984ca840, C4<1>;
L_0x8984ca8b0 .delay 1 (1,1,1) L_0x8984ca8b0/d;
v0x898b3d4a0_0 .net "Cin", 0 0, L_0x8984d0640;  1 drivers
v0x898b3d540_0 .net "Cout", 0 0, L_0x8984ca8b0;  1 drivers
v0x898b3d5e0_0 .net "P", 0 0, L_0x8984ca680;  1 drivers
v0x898b3d680_0 .net "S", 0 0, L_0x8984ca6f0;  1 drivers
v0x898b3d720_0 .net "a", 0 0, L_0x8984d0500;  1 drivers
v0x898b3d7c0_0 .net "b", 0 0, L_0x8984d05a0;  1 drivers
v0x898b3d860_0 .net "naCin", 0 0, L_0x8984ca7d0;  1 drivers
v0x898b3d900_0 .net "nab", 0 0, L_0x8984ca760;  1 drivers
v0x898b3d9a0_0 .net "nbCin", 0 0, L_0x8984ca840;  1 drivers
S_0x898b40900 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898b37180;
 .timescale -9 -9;
P_0x898b11c00 .param/l "i" 1 6 21, +C4<01000>;
S_0x898b40a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b40900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898aff080 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898aff0c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984ca920/d .functor XOR 1, L_0x8984d03c0, L_0x8984d06e0, C4<0>, C4<0>;
L_0x8984ca920 .delay 1 (1,1,1) L_0x8984ca920/d;
L_0x8984ca990/d .functor XOR 1, L_0x8984ca920, L_0x8984d0780, C4<0>, C4<0>;
L_0x8984ca990 .delay 1 (1,1,1) L_0x8984ca990/d;
L_0x8984caa00/d .functor NAND 1, L_0x8984d03c0, L_0x8984d06e0, C4<1>, C4<1>;
L_0x8984caa00 .delay 1 (1,1,1) L_0x8984caa00/d;
L_0x8984caa70/d .functor NAND 1, L_0x8984d03c0, L_0x8984d0780, C4<1>, C4<1>;
L_0x8984caa70 .delay 1 (1,1,1) L_0x8984caa70/d;
L_0x8984caae0/d .functor NAND 1, L_0x8984d06e0, L_0x8984d0780, C4<1>, C4<1>;
L_0x8984caae0 .delay 1 (1,1,1) L_0x8984caae0/d;
L_0x8984cab50/d .functor NAND 1, L_0x8984caa00, L_0x8984caa70, L_0x8984caae0, C4<1>;
L_0x8984cab50 .delay 1 (1,1,1) L_0x8984cab50/d;
v0x898b3da40_0 .net "Cin", 0 0, L_0x8984d0780;  1 drivers
v0x898b3dae0_0 .net "Cout", 0 0, L_0x8984cab50;  1 drivers
v0x898b3db80_0 .net "P", 0 0, L_0x8984ca920;  1 drivers
v0x898b3dc20_0 .net "S", 0 0, L_0x8984ca990;  1 drivers
v0x898b3dcc0_0 .net "a", 0 0, L_0x8984d03c0;  1 drivers
v0x898b3dd60_0 .net "b", 0 0, L_0x8984d06e0;  1 drivers
v0x898b3de00_0 .net "naCin", 0 0, L_0x8984caa70;  1 drivers
v0x898b3dea0_0 .net "nab", 0 0, L_0x8984caa00;  1 drivers
v0x898b3df40_0 .net "nbCin", 0 0, L_0x8984caae0;  1 drivers
S_0x898b40c00 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898b37180;
 .timescale -9 -9;
P_0x898b11b00 .param/l "i" 1 6 21, +C4<01001>;
S_0x898b40d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b40c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898aff180 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898aff1c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984cabc0/d .functor XOR 1, L_0x8984d0820, L_0x8984d08c0, C4<0>, C4<0>;
L_0x8984cabc0 .delay 1 (1,1,1) L_0x8984cabc0/d;
L_0x8984cac30/d .functor XOR 1, L_0x8984cabc0, L_0x8984d0960, C4<0>, C4<0>;
L_0x8984cac30 .delay 1 (1,1,1) L_0x8984cac30/d;
L_0x8984caca0/d .functor NAND 1, L_0x8984d0820, L_0x8984d08c0, C4<1>, C4<1>;
L_0x8984caca0 .delay 1 (1,1,1) L_0x8984caca0/d;
L_0x8984cad10/d .functor NAND 1, L_0x8984d0820, L_0x8984d0960, C4<1>, C4<1>;
L_0x8984cad10 .delay 1 (1,1,1) L_0x8984cad10/d;
L_0x8984cad80/d .functor NAND 1, L_0x8984d08c0, L_0x8984d0960, C4<1>, C4<1>;
L_0x8984cad80 .delay 1 (1,1,1) L_0x8984cad80/d;
L_0x8984cadf0/d .functor NAND 1, L_0x8984caca0, L_0x8984cad10, L_0x8984cad80, C4<1>;
L_0x8984cadf0 .delay 1 (1,1,1) L_0x8984cadf0/d;
v0x898b3dfe0_0 .net "Cin", 0 0, L_0x8984d0960;  1 drivers
v0x898b3e080_0 .net "Cout", 0 0, L_0x8984cadf0;  1 drivers
v0x898b3e120_0 .net "P", 0 0, L_0x8984cabc0;  1 drivers
v0x898b3e1c0_0 .net "S", 0 0, L_0x8984cac30;  1 drivers
v0x898b3e260_0 .net "a", 0 0, L_0x8984d0820;  1 drivers
v0x898b3e300_0 .net "b", 0 0, L_0x8984d08c0;  1 drivers
v0x898b3e3a0_0 .net "naCin", 0 0, L_0x8984cad10;  1 drivers
v0x898b3e440_0 .net "nab", 0 0, L_0x8984caca0;  1 drivers
v0x898b3e4e0_0 .net "nbCin", 0 0, L_0x8984cad80;  1 drivers
S_0x898b40f00 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898b37180;
 .timescale -9 -9;
P_0x898b11c40 .param/l "i" 1 6 21, +C4<01010>;
S_0x898b41080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b40f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898aff200 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898aff240 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984cae60/d .functor XOR 1, L_0x8984d0a00, L_0x8984d0aa0, C4<0>, C4<0>;
L_0x8984cae60 .delay 1 (1,1,1) L_0x8984cae60/d;
L_0x8984caed0/d .functor XOR 1, L_0x8984cae60, L_0x8984d0b40, C4<0>, C4<0>;
L_0x8984caed0 .delay 1 (1,1,1) L_0x8984caed0/d;
L_0x8984caf40/d .functor NAND 1, L_0x8984d0a00, L_0x8984d0aa0, C4<1>, C4<1>;
L_0x8984caf40 .delay 1 (1,1,1) L_0x8984caf40/d;
L_0x8984cafb0/d .functor NAND 1, L_0x8984d0a00, L_0x8984d0b40, C4<1>, C4<1>;
L_0x8984cafb0 .delay 1 (1,1,1) L_0x8984cafb0/d;
L_0x8984cb020/d .functor NAND 1, L_0x8984d0aa0, L_0x8984d0b40, C4<1>, C4<1>;
L_0x8984cb020 .delay 1 (1,1,1) L_0x8984cb020/d;
L_0x8984cb090/d .functor NAND 1, L_0x8984caf40, L_0x8984cafb0, L_0x8984cb020, C4<1>;
L_0x8984cb090 .delay 1 (1,1,1) L_0x8984cb090/d;
v0x898b3e580_0 .net "Cin", 0 0, L_0x8984d0b40;  1 drivers
v0x898b3e620_0 .net "Cout", 0 0, L_0x8984cb090;  1 drivers
v0x898b3e6c0_0 .net "P", 0 0, L_0x8984cae60;  1 drivers
v0x898b3e760_0 .net "S", 0 0, L_0x8984caed0;  1 drivers
v0x898b3e800_0 .net "a", 0 0, L_0x8984d0a00;  1 drivers
v0x898b3e8a0_0 .net "b", 0 0, L_0x8984d0aa0;  1 drivers
v0x898b3e940_0 .net "naCin", 0 0, L_0x8984cafb0;  1 drivers
v0x898b3e9e0_0 .net "nab", 0 0, L_0x8984caf40;  1 drivers
v0x898b3ea80_0 .net "nbCin", 0 0, L_0x8984cb020;  1 drivers
S_0x898b41200 .scope generate, "adder[11]" "adder[11]" 6 21, 6 21 0, S_0x898b37180;
 .timescale -9 -9;
P_0x898b11c80 .param/l "i" 1 6 21, +C4<01011>;
S_0x898b41380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b41200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898aff280 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898aff2c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984cb100/d .functor XOR 1, L_0x8984d0be0, L_0x8984d0c80, C4<0>, C4<0>;
L_0x8984cb100 .delay 1 (1,1,1) L_0x8984cb100/d;
L_0x8984cb170/d .functor XOR 1, L_0x8984cb100, L_0x8984d0d20, C4<0>, C4<0>;
L_0x8984cb170 .delay 1 (1,1,1) L_0x8984cb170/d;
L_0x8984cb1e0/d .functor NAND 1, L_0x8984d0be0, L_0x8984d0c80, C4<1>, C4<1>;
L_0x8984cb1e0 .delay 1 (1,1,1) L_0x8984cb1e0/d;
L_0x8984cb250/d .functor NAND 1, L_0x8984d0be0, L_0x8984d0d20, C4<1>, C4<1>;
L_0x8984cb250 .delay 1 (1,1,1) L_0x8984cb250/d;
L_0x8984cb2c0/d .functor NAND 1, L_0x8984d0c80, L_0x8984d0d20, C4<1>, C4<1>;
L_0x8984cb2c0 .delay 1 (1,1,1) L_0x8984cb2c0/d;
L_0x8984cb330/d .functor NAND 1, L_0x8984cb1e0, L_0x8984cb250, L_0x8984cb2c0, C4<1>;
L_0x8984cb330 .delay 1 (1,1,1) L_0x8984cb330/d;
v0x898b3eb20_0 .net "Cin", 0 0, L_0x8984d0d20;  1 drivers
v0x898b3ebc0_0 .net "Cout", 0 0, L_0x8984cb330;  1 drivers
v0x898b3ec60_0 .net "P", 0 0, L_0x8984cb100;  1 drivers
v0x898b3ed00_0 .net "S", 0 0, L_0x8984cb170;  1 drivers
v0x898b3eda0_0 .net "a", 0 0, L_0x8984d0be0;  1 drivers
v0x898b3ee40_0 .net "b", 0 0, L_0x8984d0c80;  1 drivers
v0x898b3eee0_0 .net "naCin", 0 0, L_0x8984cb250;  1 drivers
v0x898b3ef80_0 .net "nab", 0 0, L_0x8984cb1e0;  1 drivers
v0x898b3f020_0 .net "nbCin", 0 0, L_0x8984cb2c0;  1 drivers
S_0x898b41500 .scope generate, "adder[12]" "adder[12]" 6 21, 6 21 0, S_0x898b37180;
 .timescale -9 -9;
P_0x898b11cc0 .param/l "i" 1 6 21, +C4<01100>;
S_0x898b41680 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b41500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898aff300 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898aff340 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984cb3a0/d .functor XOR 1, L_0x8984d0dc0, L_0x8984d0e60, C4<0>, C4<0>;
L_0x8984cb3a0 .delay 1 (1,1,1) L_0x8984cb3a0/d;
L_0x8984cb410/d .functor XOR 1, L_0x8984cb3a0, L_0x8984d0f00, C4<0>, C4<0>;
L_0x8984cb410 .delay 1 (1,1,1) L_0x8984cb410/d;
L_0x8984cb480/d .functor NAND 1, L_0x8984d0dc0, L_0x8984d0e60, C4<1>, C4<1>;
L_0x8984cb480 .delay 1 (1,1,1) L_0x8984cb480/d;
L_0x8984cb4f0/d .functor NAND 1, L_0x8984d0dc0, L_0x8984d0f00, C4<1>, C4<1>;
L_0x8984cb4f0 .delay 1 (1,1,1) L_0x8984cb4f0/d;
L_0x8984cb560/d .functor NAND 1, L_0x8984d0e60, L_0x8984d0f00, C4<1>, C4<1>;
L_0x8984cb560 .delay 1 (1,1,1) L_0x8984cb560/d;
L_0x8984cb5d0/d .functor NAND 1, L_0x8984cb480, L_0x8984cb4f0, L_0x8984cb560, C4<1>;
L_0x8984cb5d0 .delay 1 (1,1,1) L_0x8984cb5d0/d;
v0x898b3f0c0_0 .net "Cin", 0 0, L_0x8984d0f00;  1 drivers
v0x898b3f160_0 .net "Cout", 0 0, L_0x8984cb5d0;  1 drivers
v0x898b3f200_0 .net "P", 0 0, L_0x8984cb3a0;  1 drivers
v0x898b3f2a0_0 .net "S", 0 0, L_0x8984cb410;  1 drivers
v0x898b3f340_0 .net "a", 0 0, L_0x8984d0dc0;  1 drivers
v0x898b3f3e0_0 .net "b", 0 0, L_0x8984d0e60;  1 drivers
v0x898b3f480_0 .net "naCin", 0 0, L_0x8984cb4f0;  1 drivers
v0x898b3f520_0 .net "nab", 0 0, L_0x8984cb480;  1 drivers
v0x898b3f5c0_0 .net "nbCin", 0 0, L_0x8984cb560;  1 drivers
S_0x898b41800 .scope generate, "adder[13]" "adder[13]" 6 21, 6 21 0, S_0x898b37180;
 .timescale -9 -9;
P_0x898b11d00 .param/l "i" 1 6 21, +C4<01101>;
S_0x898b41980 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b41800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898aff380 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898aff3c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984cb640/d .functor XOR 1, L_0x8984d0fa0, L_0x8984d1040, C4<0>, C4<0>;
L_0x8984cb640 .delay 1 (1,1,1) L_0x8984cb640/d;
L_0x8984cb6b0/d .functor XOR 1, L_0x8984cb640, L_0x8984d10e0, C4<0>, C4<0>;
L_0x8984cb6b0 .delay 1 (1,1,1) L_0x8984cb6b0/d;
L_0x8984cb720/d .functor NAND 1, L_0x8984d0fa0, L_0x8984d1040, C4<1>, C4<1>;
L_0x8984cb720 .delay 1 (1,1,1) L_0x8984cb720/d;
L_0x8984cb790/d .functor NAND 1, L_0x8984d0fa0, L_0x8984d10e0, C4<1>, C4<1>;
L_0x8984cb790 .delay 1 (1,1,1) L_0x8984cb790/d;
L_0x8984cb800/d .functor NAND 1, L_0x8984d1040, L_0x8984d10e0, C4<1>, C4<1>;
L_0x8984cb800 .delay 1 (1,1,1) L_0x8984cb800/d;
L_0x8984cb870/d .functor NAND 1, L_0x8984cb720, L_0x8984cb790, L_0x8984cb800, C4<1>;
L_0x8984cb870 .delay 1 (1,1,1) L_0x8984cb870/d;
v0x898b3f660_0 .net "Cin", 0 0, L_0x8984d10e0;  1 drivers
v0x898b3f700_0 .net "Cout", 0 0, L_0x8984cb870;  1 drivers
v0x898b3f7a0_0 .net "P", 0 0, L_0x8984cb640;  1 drivers
v0x898b3f840_0 .net "S", 0 0, L_0x8984cb6b0;  1 drivers
v0x898b3f8e0_0 .net "a", 0 0, L_0x8984d0fa0;  1 drivers
v0x898b3f980_0 .net "b", 0 0, L_0x8984d1040;  1 drivers
v0x898b3fa20_0 .net "naCin", 0 0, L_0x8984cb790;  1 drivers
v0x898b3fac0_0 .net "nab", 0 0, L_0x8984cb720;  1 drivers
v0x898b3fb60_0 .net "nbCin", 0 0, L_0x8984cb800;  1 drivers
S_0x898b41b00 .scope generate, "adder[14]" "adder[14]" 6 21, 6 21 0, S_0x898b37180;
 .timescale -9 -9;
P_0x898b11d40 .param/l "i" 1 6 21, +C4<01110>;
S_0x898b41c80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b41b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898aff400 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898aff440 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984cb8e0/d .functor XOR 1, L_0x8984d1180, L_0x8984d1220, C4<0>, C4<0>;
L_0x8984cb8e0 .delay 1 (1,1,1) L_0x8984cb8e0/d;
L_0x8984cb950/d .functor XOR 1, L_0x8984cb8e0, L_0x8984d12c0, C4<0>, C4<0>;
L_0x8984cb950 .delay 1 (1,1,1) L_0x8984cb950/d;
L_0x8984cb9c0/d .functor NAND 1, L_0x8984d1180, L_0x8984d1220, C4<1>, C4<1>;
L_0x8984cb9c0 .delay 1 (1,1,1) L_0x8984cb9c0/d;
L_0x8984cba30/d .functor NAND 1, L_0x8984d1180, L_0x8984d12c0, C4<1>, C4<1>;
L_0x8984cba30 .delay 1 (1,1,1) L_0x8984cba30/d;
L_0x8984cbaa0/d .functor NAND 1, L_0x8984d1220, L_0x8984d12c0, C4<1>, C4<1>;
L_0x8984cbaa0 .delay 1 (1,1,1) L_0x8984cbaa0/d;
L_0x8984cbb10/d .functor NAND 1, L_0x8984cb9c0, L_0x8984cba30, L_0x8984cbaa0, C4<1>;
L_0x8984cbb10 .delay 1 (1,1,1) L_0x8984cbb10/d;
v0x898b3fc00_0 .net "Cin", 0 0, L_0x8984d12c0;  1 drivers
v0x898b3fca0_0 .net "Cout", 0 0, L_0x8984cbb10;  1 drivers
v0x898b3fd40_0 .net "P", 0 0, L_0x8984cb8e0;  1 drivers
v0x898b3fde0_0 .net "S", 0 0, L_0x8984cb950;  1 drivers
v0x898b3fe80_0 .net "a", 0 0, L_0x8984d1180;  1 drivers
v0x898b3ff20_0 .net "b", 0 0, L_0x8984d1220;  1 drivers
v0x898b48000_0 .net "naCin", 0 0, L_0x8984cba30;  1 drivers
v0x898b480a0_0 .net "nab", 0 0, L_0x8984cb9c0;  1 drivers
v0x898b48140_0 .net "nbCin", 0 0, L_0x8984cbaa0;  1 drivers
S_0x898b41e00 .scope generate, "adder[15]" "adder[15]" 6 21, 6 21 0, S_0x898b37180;
 .timescale -9 -9;
P_0x898b11d80 .param/l "i" 1 6 21, +C4<01111>;
S_0x898b41f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b41e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898aff480 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898aff4c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984cbb80/d .functor XOR 1, L_0x8984d1360, L_0x8984d1400, C4<0>, C4<0>;
L_0x8984cbb80 .delay 1 (1,1,1) L_0x8984cbb80/d;
L_0x8984cbbf0/d .functor XOR 1, L_0x8984cbb80, L_0x8984d14a0, C4<0>, C4<0>;
L_0x8984cbbf0 .delay 1 (1,1,1) L_0x8984cbbf0/d;
L_0x8984cbc60/d .functor NAND 1, L_0x8984d1360, L_0x8984d1400, C4<1>, C4<1>;
L_0x8984cbc60 .delay 1 (1,1,1) L_0x8984cbc60/d;
L_0x8984cbcd0/d .functor NAND 1, L_0x8984d1360, L_0x8984d14a0, C4<1>, C4<1>;
L_0x8984cbcd0 .delay 1 (1,1,1) L_0x8984cbcd0/d;
L_0x8984cbd40/d .functor NAND 1, L_0x8984d1400, L_0x8984d14a0, C4<1>, C4<1>;
L_0x8984cbd40 .delay 1 (1,1,1) L_0x8984cbd40/d;
L_0x8984cbdb0/d .functor NAND 1, L_0x8984cbc60, L_0x8984cbcd0, L_0x8984cbd40, C4<1>;
L_0x8984cbdb0 .delay 1 (1,1,1) L_0x8984cbdb0/d;
v0x898b481e0_0 .net "Cin", 0 0, L_0x8984d14a0;  1 drivers
v0x898b48280_0 .net "Cout", 0 0, L_0x8984cbdb0;  1 drivers
v0x898b48320_0 .net "P", 0 0, L_0x8984cbb80;  1 drivers
v0x898b483c0_0 .net "S", 0 0, L_0x8984cbbf0;  1 drivers
v0x898b48460_0 .net "a", 0 0, L_0x8984d1360;  1 drivers
v0x898b48500_0 .net "b", 0 0, L_0x8984d1400;  1 drivers
v0x898b485a0_0 .net "naCin", 0 0, L_0x8984cbcd0;  1 drivers
v0x898b48640_0 .net "nab", 0 0, L_0x8984cbc60;  1 drivers
v0x898b486e0_0 .net "nbCin", 0 0, L_0x8984cbd40;  1 drivers
S_0x898b42100 .scope generate, "adder[16]" "adder[16]" 6 21, 6 21 0, S_0x898b37180;
 .timescale -9 -9;
P_0x898b11dc0 .param/l "i" 1 6 21, +C4<010000>;
S_0x898b42280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b42100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898aff500 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898aff540 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984cbe20/d .functor XOR 1, L_0x8984d1540, L_0x8984d15e0, C4<0>, C4<0>;
L_0x8984cbe20 .delay 1 (1,1,1) L_0x8984cbe20/d;
L_0x8984cbe90/d .functor XOR 1, L_0x8984cbe20, L_0x8984d1680, C4<0>, C4<0>;
L_0x8984cbe90 .delay 1 (1,1,1) L_0x8984cbe90/d;
L_0x8984cbf00/d .functor NAND 1, L_0x8984d1540, L_0x8984d15e0, C4<1>, C4<1>;
L_0x8984cbf00 .delay 1 (1,1,1) L_0x8984cbf00/d;
L_0x8984cbf70/d .functor NAND 1, L_0x8984d1540, L_0x8984d1680, C4<1>, C4<1>;
L_0x8984cbf70 .delay 1 (1,1,1) L_0x8984cbf70/d;
L_0x8984d8000/d .functor NAND 1, L_0x8984d15e0, L_0x8984d1680, C4<1>, C4<1>;
L_0x8984d8000 .delay 1 (1,1,1) L_0x8984d8000/d;
L_0x8984d8070/d .functor NAND 1, L_0x8984cbf00, L_0x8984cbf70, L_0x8984d8000, C4<1>;
L_0x8984d8070 .delay 1 (1,1,1) L_0x8984d8070/d;
v0x898b48780_0 .net "Cin", 0 0, L_0x8984d1680;  1 drivers
v0x898b48820_0 .net "Cout", 0 0, L_0x8984d8070;  1 drivers
v0x898b488c0_0 .net "P", 0 0, L_0x8984cbe20;  1 drivers
v0x898b48960_0 .net "S", 0 0, L_0x8984cbe90;  1 drivers
v0x898b48a00_0 .net "a", 0 0, L_0x8984d1540;  1 drivers
v0x898b48aa0_0 .net "b", 0 0, L_0x8984d15e0;  1 drivers
v0x898b48b40_0 .net "naCin", 0 0, L_0x8984cbf70;  1 drivers
v0x898b48be0_0 .net "nab", 0 0, L_0x8984cbf00;  1 drivers
v0x898b48c80_0 .net "nbCin", 0 0, L_0x8984d8000;  1 drivers
S_0x898b42400 .scope generate, "adder[17]" "adder[17]" 6 21, 6 21 0, S_0x898b37180;
 .timescale -9 -9;
P_0x898b11e00 .param/l "i" 1 6 21, +C4<010001>;
S_0x898b42580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b42400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898aff100 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898aff140 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984d80e0/d .functor XOR 1, L_0x8984d1720, L_0x8984d17c0, C4<0>, C4<0>;
L_0x8984d80e0 .delay 1 (1,1,1) L_0x8984d80e0/d;
L_0x8984d8150/d .functor XOR 1, L_0x8984d80e0, L_0x8984d1860, C4<0>, C4<0>;
L_0x8984d8150 .delay 1 (1,1,1) L_0x8984d8150/d;
L_0x8984d81c0/d .functor NAND 1, L_0x8984d1720, L_0x8984d17c0, C4<1>, C4<1>;
L_0x8984d81c0 .delay 1 (1,1,1) L_0x8984d81c0/d;
L_0x8984d8230/d .functor NAND 1, L_0x8984d1720, L_0x8984d1860, C4<1>, C4<1>;
L_0x8984d8230 .delay 1 (1,1,1) L_0x8984d8230/d;
L_0x8984d82a0/d .functor NAND 1, L_0x8984d17c0, L_0x8984d1860, C4<1>, C4<1>;
L_0x8984d82a0 .delay 1 (1,1,1) L_0x8984d82a0/d;
L_0x8984d8310/d .functor NAND 1, L_0x8984d81c0, L_0x8984d8230, L_0x8984d82a0, C4<1>;
L_0x8984d8310 .delay 1 (1,1,1) L_0x8984d8310/d;
v0x898b48d20_0 .net "Cin", 0 0, L_0x8984d1860;  1 drivers
v0x898b48dc0_0 .net "Cout", 0 0, L_0x8984d8310;  1 drivers
v0x898b48e60_0 .net "P", 0 0, L_0x8984d80e0;  1 drivers
v0x898b48f00_0 .net "S", 0 0, L_0x8984d8150;  1 drivers
v0x898b48fa0_0 .net "a", 0 0, L_0x8984d1720;  1 drivers
v0x898b49040_0 .net "b", 0 0, L_0x8984d17c0;  1 drivers
v0x898b490e0_0 .net "naCin", 0 0, L_0x8984d8230;  1 drivers
v0x898b49180_0 .net "nab", 0 0, L_0x8984d81c0;  1 drivers
v0x898b49220_0 .net "nbCin", 0 0, L_0x8984d82a0;  1 drivers
S_0x898b42700 .scope generate, "adder[18]" "adder[18]" 6 21, 6 21 0, S_0x898b37180;
 .timescale -9 -9;
P_0x898b11e40 .param/l "i" 1 6 21, +C4<010010>;
S_0x898b42880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b42700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898aff580 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898aff5c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984d8380/d .functor XOR 1, L_0x8984d1900, L_0x8984d19a0, C4<0>, C4<0>;
L_0x8984d8380 .delay 1 (1,1,1) L_0x8984d8380/d;
L_0x8984d83f0/d .functor XOR 1, L_0x8984d8380, L_0x8984d1a40, C4<0>, C4<0>;
L_0x8984d83f0 .delay 1 (1,1,1) L_0x8984d83f0/d;
L_0x8984d8460/d .functor NAND 1, L_0x8984d1900, L_0x8984d19a0, C4<1>, C4<1>;
L_0x8984d8460 .delay 1 (1,1,1) L_0x8984d8460/d;
L_0x8984d84d0/d .functor NAND 1, L_0x8984d1900, L_0x8984d1a40, C4<1>, C4<1>;
L_0x8984d84d0 .delay 1 (1,1,1) L_0x8984d84d0/d;
L_0x8984d8540/d .functor NAND 1, L_0x8984d19a0, L_0x8984d1a40, C4<1>, C4<1>;
L_0x8984d8540 .delay 1 (1,1,1) L_0x8984d8540/d;
L_0x8984d85b0/d .functor NAND 1, L_0x8984d8460, L_0x8984d84d0, L_0x8984d8540, C4<1>;
L_0x8984d85b0 .delay 1 (1,1,1) L_0x8984d85b0/d;
v0x898b492c0_0 .net "Cin", 0 0, L_0x8984d1a40;  1 drivers
v0x898b49360_0 .net "Cout", 0 0, L_0x8984d85b0;  1 drivers
v0x898b49400_0 .net "P", 0 0, L_0x8984d8380;  1 drivers
v0x898b494a0_0 .net "S", 0 0, L_0x8984d83f0;  1 drivers
v0x898b49540_0 .net "a", 0 0, L_0x8984d1900;  1 drivers
v0x898b495e0_0 .net "b", 0 0, L_0x8984d19a0;  1 drivers
v0x898b49680_0 .net "naCin", 0 0, L_0x8984d84d0;  1 drivers
v0x898b49720_0 .net "nab", 0 0, L_0x8984d8460;  1 drivers
v0x898b497c0_0 .net "nbCin", 0 0, L_0x8984d8540;  1 drivers
S_0x898b42a00 .scope generate, "adder[19]" "adder[19]" 6 21, 6 21 0, S_0x898b37180;
 .timescale -9 -9;
P_0x898b11e80 .param/l "i" 1 6 21, +C4<010011>;
S_0x898b42b80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b42a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898aff600 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898aff640 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984d8620/d .functor XOR 1, L_0x8984d1ae0, L_0x8984d1b80, C4<0>, C4<0>;
L_0x8984d8620 .delay 1 (1,1,1) L_0x8984d8620/d;
L_0x8984d8690/d .functor XOR 1, L_0x8984d8620, L_0x8984d1c20, C4<0>, C4<0>;
L_0x8984d8690 .delay 1 (1,1,1) L_0x8984d8690/d;
L_0x8984d8700/d .functor NAND 1, L_0x8984d1ae0, L_0x8984d1b80, C4<1>, C4<1>;
L_0x8984d8700 .delay 1 (1,1,1) L_0x8984d8700/d;
L_0x8984d8770/d .functor NAND 1, L_0x8984d1ae0, L_0x8984d1c20, C4<1>, C4<1>;
L_0x8984d8770 .delay 1 (1,1,1) L_0x8984d8770/d;
L_0x8984d87e0/d .functor NAND 1, L_0x8984d1b80, L_0x8984d1c20, C4<1>, C4<1>;
L_0x8984d87e0 .delay 1 (1,1,1) L_0x8984d87e0/d;
L_0x8984d8850/d .functor NAND 1, L_0x8984d8700, L_0x8984d8770, L_0x8984d87e0, C4<1>;
L_0x8984d8850 .delay 1 (1,1,1) L_0x8984d8850/d;
v0x898b49860_0 .net "Cin", 0 0, L_0x8984d1c20;  1 drivers
v0x898b49900_0 .net "Cout", 0 0, L_0x8984d8850;  1 drivers
v0x898b499a0_0 .net "P", 0 0, L_0x8984d8620;  1 drivers
v0x898b49a40_0 .net "S", 0 0, L_0x8984d8690;  1 drivers
v0x898b49ae0_0 .net "a", 0 0, L_0x8984d1ae0;  1 drivers
v0x898b49b80_0 .net "b", 0 0, L_0x8984d1b80;  1 drivers
v0x898b49c20_0 .net "naCin", 0 0, L_0x8984d8770;  1 drivers
v0x898b49cc0_0 .net "nab", 0 0, L_0x8984d8700;  1 drivers
v0x898b49d60_0 .net "nbCin", 0 0, L_0x8984d87e0;  1 drivers
S_0x898b42d00 .scope generate, "adder[20]" "adder[20]" 6 21, 6 21 0, S_0x898b37180;
 .timescale -9 -9;
P_0x898b11ec0 .param/l "i" 1 6 21, +C4<010100>;
S_0x898b42e80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b42d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898aff680 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898aff6c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984d88c0/d .functor XOR 1, L_0x8984d1cc0, L_0x8984d1d60, C4<0>, C4<0>;
L_0x8984d88c0 .delay 1 (1,1,1) L_0x8984d88c0/d;
L_0x8984d8930/d .functor XOR 1, L_0x8984d88c0, L_0x8984d1e00, C4<0>, C4<0>;
L_0x8984d8930 .delay 1 (1,1,1) L_0x8984d8930/d;
L_0x8984d89a0/d .functor NAND 1, L_0x8984d1cc0, L_0x8984d1d60, C4<1>, C4<1>;
L_0x8984d89a0 .delay 1 (1,1,1) L_0x8984d89a0/d;
L_0x8984d8a10/d .functor NAND 1, L_0x8984d1cc0, L_0x8984d1e00, C4<1>, C4<1>;
L_0x8984d8a10 .delay 1 (1,1,1) L_0x8984d8a10/d;
L_0x8984d8a80/d .functor NAND 1, L_0x8984d1d60, L_0x8984d1e00, C4<1>, C4<1>;
L_0x8984d8a80 .delay 1 (1,1,1) L_0x8984d8a80/d;
L_0x8984d8af0/d .functor NAND 1, L_0x8984d89a0, L_0x8984d8a10, L_0x8984d8a80, C4<1>;
L_0x8984d8af0 .delay 1 (1,1,1) L_0x8984d8af0/d;
v0x898b49e00_0 .net "Cin", 0 0, L_0x8984d1e00;  1 drivers
v0x898b49ea0_0 .net "Cout", 0 0, L_0x8984d8af0;  1 drivers
v0x898b49f40_0 .net "P", 0 0, L_0x8984d88c0;  1 drivers
v0x898b49fe0_0 .net "S", 0 0, L_0x8984d8930;  1 drivers
v0x898b4a080_0 .net "a", 0 0, L_0x8984d1cc0;  1 drivers
v0x898b4a120_0 .net "b", 0 0, L_0x8984d1d60;  1 drivers
v0x898b4a1c0_0 .net "naCin", 0 0, L_0x8984d8a10;  1 drivers
v0x898b4a260_0 .net "nab", 0 0, L_0x8984d89a0;  1 drivers
v0x898b4a300_0 .net "nbCin", 0 0, L_0x8984d8a80;  1 drivers
S_0x898b43000 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898b37180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898aff700 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898aff740 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984d8b60/d .functor XOR 1, L_0x8984d1ea0, L_0x8984d1f40, C4<0>, C4<0>;
L_0x8984d8b60 .delay 1 (1,1,1) L_0x8984d8b60/d;
L_0x8984d8bd0/d .functor XOR 1, L_0x8984d8b60, v0x898b4b700_0, C4<0>, C4<0>;
L_0x8984d8bd0 .delay 1 (1,1,1) L_0x8984d8bd0/d;
L_0x8984d8c40/d .functor NAND 1, L_0x8984d1ea0, L_0x8984d1f40, C4<1>, C4<1>;
L_0x8984d8c40 .delay 1 (1,1,1) L_0x8984d8c40/d;
L_0x8984d8cb0/d .functor NAND 1, L_0x8984d1ea0, v0x898b4b700_0, C4<1>, C4<1>;
L_0x8984d8cb0 .delay 1 (1,1,1) L_0x8984d8cb0/d;
L_0x8984d8d20/d .functor NAND 1, L_0x8984d1f40, v0x898b4b700_0, C4<1>, C4<1>;
L_0x8984d8d20 .delay 1 (1,1,1) L_0x8984d8d20/d;
L_0x8984d8d90/d .functor NAND 1, L_0x8984d8c40, L_0x8984d8cb0, L_0x8984d8d20, C4<1>;
L_0x8984d8d90 .delay 1 (1,1,1) L_0x8984d8d90/d;
v0x898b4a3a0_0 .net "Cin", 0 0, v0x898b4b700_0;  alias, 1 drivers
v0x898b4a440_0 .net "Cout", 0 0, L_0x8984d8d90;  1 drivers
v0x898b4a4e0_0 .net "P", 0 0, L_0x8984d8b60;  1 drivers
v0x898b4a580_0 .net "S", 0 0, L_0x8984d8bd0;  1 drivers
v0x898b4a620_0 .net "a", 0 0, L_0x8984d1ea0;  1 drivers
v0x898b4a6c0_0 .net "b", 0 0, L_0x8984d1f40;  1 drivers
v0x898b4a760_0 .net "naCin", 0 0, L_0x8984d8cb0;  1 drivers
v0x898b4a800_0 .net "nab", 0 0, L_0x8984d8c40;  1 drivers
v0x898b4a8a0_0 .net "nbCin", 0 0, L_0x8984d8d20;  1 drivers
S_0x898b43180 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898b36d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 22 "in";
    .port_info 2 /OUTPUT 22 "out";
P_0x898b11940 .param/l "N" 0 8 4, +C4<00000000000000000000000000010110>;
v0x898b4b3e0_0 .net "clk", 0 0, v0x898b4b980_0;  alias, 1 drivers
v0x898b4b480_0 .net "in", 21 0, L_0x899794640;  1 drivers
v0x898b4b520_0 .var "out", 21 0;
E_0x8997016c0 .event posedge, v0x898b4b2a0_0;
S_0x898b43300 .scope generate, "WIDTH_TEST[22]" "WIDTH_TEST[22]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898b12140 .param/l "w" 1 3 23, +C4<010110>;
v0x898b6c6e0_0 .var "A", 21 0;
v0x898b6c780_0 .var "B", 21 0;
v0x898b6c820_0 .var "Cin", 0 0;
v0x898b6c8c0_0 .net "Cout", 0 0, L_0x8984e0960;  1 drivers
v0x898b6c960_0 .net "P", 21 0, L_0x899794780;  1 drivers
v0x898b6ca00_0 .net "S", 21 0, L_0x898a7f520;  1 drivers
v0x898b6caa0_0 .var "clk", 0 0;
v0x898b6cb40_0 .var "expected_sum", 22 0;
v0x898b6cbe0_0 .net "out", 22 0, v0x898b6c640_0;  1 drivers
L_0x8997948c0 .concat [ 22 1 0 0], L_0x898a7f520, L_0x8984e0960;
S_0x898b43480 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898b43300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 22 "A";
    .port_info 3 /INPUT 22 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 22 "P";
    .port_info 7 /OUTPUT 22 "S";
P_0x898b12180 .param/l "N" 0 4 7, +C4<00000000000000000000000000010110>;
L_0x8984e48c0 .functor NOT 1, v0x898b6caa0_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc5f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x8984e4930 .functor AND 1, L_0x8984e48c0, L_0x898cbc5f8, C4<1>, C4<1>;
v0x898b67e80_0 .net "A", 21 0, v0x898b6c6e0_0;  1 drivers
v0x898b67f20_0 .net "B", 21 0, v0x898b6c780_0;  1 drivers
v0x898b6c000_0 .net "Cin", 0 0, v0x898b6c820_0;  1 drivers
v0x898b6c0a0_0 .net "Cout", 0 0, L_0x8984e0960;  alias, 1 drivers
v0x898b6c140_0 .net "P", 21 0, L_0x899794780;  alias, 1 drivers
v0x898b6c1e0_0 .net "RCA_sum", 21 0, L_0x899794820;  1 drivers
v0x898b6c280_0 .net "S", 21 0, L_0x898a7f520;  alias, 1 drivers
v0x898b6c320_0 .net *"_ivl_0", 0 0, L_0x8984e48c0;  1 drivers
v0x898b6c3c0_0 .net "clk", 0 0, v0x898b6caa0_0;  1 drivers
v0x898b6c460_0 .net "enable", 0 0, L_0x898cbc5f8;  1 drivers
S_0x898b43600 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898b43480;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "in";
    .port_info 1 /OUTPUT 22 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898b12200 .param/l "N" 0 5 4, +C4<00000000000000000000000000010110>;
o0x898c552d0 .functor BUFZ 22, c4<zzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898b4bb60_0 name=_ivl_0
v0x898b4bc00_0 .net "control", 0 0, L_0x8984e4930;  1 drivers
v0x898b4bca0_0 .net "in", 21 0, L_0x899794820;  alias, 1 drivers
v0x898b4bd40_0 .net "out", 21 0, L_0x898a7f520;  alias, 1 drivers
L_0x898a7f520 .functor MUXZ 22, o0x898c552d0, L_0x899794820, L_0x8984e4930, C4<>;
S_0x898b43780 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898b43480;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "A";
    .port_info 1 /INPUT 22 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 22 "P";
    .port_info 5 /OUTPUT 22 "S";
P_0x898b12240 .param/l "N" 0 6 4, +C4<00000000000000000000000000010110>;
v0x898b67a20_0 .net "A", 21 0, v0x898b6c6e0_0;  alias, 1 drivers
v0x898b67ac0_0 .net "B", 21 0, v0x898b6c780_0;  alias, 1 drivers
v0x898b67b60_0 .net "C", 21 0, L_0x8997946e0;  1 drivers
v0x898b67c00_0 .net "Cin", 0 0, v0x898b6c820_0;  alias, 1 drivers
v0x898b67ca0_0 .net "Cout", 0 0, L_0x8984e0960;  alias, 1 drivers
v0x898b67d40_0 .net "P", 21 0, L_0x899794780;  alias, 1 drivers
v0x898b67de0_0 .net "S", 21 0, L_0x899794820;  alias, 1 drivers
L_0x8984d2080 .part v0x898b6c6e0_0, 1, 1;
L_0x8984d2120 .part v0x898b6c780_0, 1, 1;
L_0x8984d21c0 .part L_0x8997946e0, 0, 1;
L_0x8984d2260 .part v0x898b6c6e0_0, 2, 1;
L_0x8984d2300 .part v0x898b6c780_0, 2, 1;
L_0x8984d23a0 .part L_0x8997946e0, 1, 1;
L_0x8984d2440 .part v0x898b6c6e0_0, 3, 1;
L_0x8984d24e0 .part v0x898b6c780_0, 3, 1;
L_0x8984d2580 .part L_0x8997946e0, 2, 1;
L_0x8984d2620 .part v0x898b6c6e0_0, 4, 1;
L_0x8984d26c0 .part v0x898b6c780_0, 4, 1;
L_0x8984d2760 .part L_0x8997946e0, 3, 1;
L_0x8984d2800 .part v0x898b6c6e0_0, 5, 1;
L_0x8984d28a0 .part v0x898b6c780_0, 5, 1;
L_0x8984d2940 .part L_0x8997946e0, 4, 1;
L_0x8984d29e0 .part v0x898b6c6e0_0, 6, 1;
L_0x8984d2a80 .part v0x898b6c780_0, 6, 1;
L_0x8984d2bc0 .part L_0x8997946e0, 5, 1;
L_0x8984d2c60 .part v0x898b6c6e0_0, 7, 1;
L_0x8984d2d00 .part v0x898b6c780_0, 7, 1;
L_0x8984d2da0 .part L_0x8997946e0, 6, 1;
L_0x8984d2b20 .part v0x898b6c6e0_0, 8, 1;
L_0x8984d2e40 .part v0x898b6c780_0, 8, 1;
L_0x8984d2ee0 .part L_0x8997946e0, 7, 1;
L_0x8984d2f80 .part v0x898b6c6e0_0, 9, 1;
L_0x8984d3020 .part v0x898b6c780_0, 9, 1;
L_0x8984d30c0 .part L_0x8997946e0, 8, 1;
L_0x8984d3160 .part v0x898b6c6e0_0, 10, 1;
L_0x8984d3200 .part v0x898b6c780_0, 10, 1;
L_0x8984d32a0 .part L_0x8997946e0, 9, 1;
L_0x8984d3340 .part v0x898b6c6e0_0, 11, 1;
L_0x8984d33e0 .part v0x898b6c780_0, 11, 1;
L_0x8984d3480 .part L_0x8997946e0, 10, 1;
L_0x8984d3520 .part v0x898b6c6e0_0, 12, 1;
L_0x8984d35c0 .part v0x898b6c780_0, 12, 1;
L_0x8984d3660 .part L_0x8997946e0, 11, 1;
L_0x8984d3700 .part v0x898b6c6e0_0, 13, 1;
L_0x8984d37a0 .part v0x898b6c780_0, 13, 1;
L_0x8984d3840 .part L_0x8997946e0, 12, 1;
L_0x8984d38e0 .part v0x898b6c6e0_0, 14, 1;
L_0x8984d3980 .part v0x898b6c780_0, 14, 1;
L_0x8984d3a20 .part L_0x8997946e0, 13, 1;
L_0x8984d3ac0 .part v0x898b6c6e0_0, 15, 1;
L_0x8984d3b60 .part v0x898b6c780_0, 15, 1;
L_0x8984d3c00 .part L_0x8997946e0, 14, 1;
L_0x8984d3ca0 .part v0x898b6c6e0_0, 16, 1;
L_0x8984d3d40 .part v0x898b6c780_0, 16, 1;
L_0x8984d3de0 .part L_0x8997946e0, 15, 1;
L_0x8984d3e80 .part v0x898b6c6e0_0, 17, 1;
L_0x8984d3f20 .part v0x898b6c780_0, 17, 1;
L_0x8984e0000 .part L_0x8997946e0, 16, 1;
L_0x8984e00a0 .part v0x898b6c6e0_0, 18, 1;
L_0x8984e0140 .part v0x898b6c780_0, 18, 1;
L_0x8984e01e0 .part L_0x8997946e0, 17, 1;
L_0x8984e0280 .part v0x898b6c6e0_0, 19, 1;
L_0x8984e0320 .part v0x898b6c780_0, 19, 1;
L_0x8984e03c0 .part L_0x8997946e0, 18, 1;
L_0x8984e0460 .part v0x898b6c6e0_0, 20, 1;
L_0x8984e0500 .part v0x898b6c780_0, 20, 1;
L_0x8984e05a0 .part L_0x8997946e0, 19, 1;
L_0x8984e0640 .part v0x898b6c6e0_0, 21, 1;
L_0x8984e06e0 .part v0x898b6c780_0, 21, 1;
L_0x8984e0780 .part L_0x8997946e0, 20, 1;
L_0x8984e0820 .part v0x898b6c6e0_0, 0, 1;
L_0x8984e08c0 .part v0x898b6c780_0, 0, 1;
LS_0x8997946e0_0_0 .concat8 [ 1 1 1 1], L_0x8984e4850, L_0x8984d9110, L_0x8984d93b0, L_0x8984d9650;
LS_0x8997946e0_0_4 .concat8 [ 1 1 1 1], L_0x8984d98f0, L_0x8984d9b90, L_0x8984d9e30, L_0x8984da0d0;
LS_0x8997946e0_0_8 .concat8 [ 1 1 1 1], L_0x8984da370, L_0x8984da610, L_0x8984da8b0, L_0x8984dab50;
LS_0x8997946e0_0_12 .concat8 [ 1 1 1 1], L_0x8984dadf0, L_0x8984db090, L_0x8984db330, L_0x8984db5d0;
LS_0x8997946e0_0_16 .concat8 [ 1 1 1 1], L_0x8984db870, L_0x8984dbb10, L_0x8984dbdb0, L_0x8984e4070;
LS_0x8997946e0_0_20 .concat8 [ 1 1 0 0], L_0x8984e4310, L_0x8984e45b0;
LS_0x8997946e0_1_0 .concat8 [ 4 4 4 4], LS_0x8997946e0_0_0, LS_0x8997946e0_0_4, LS_0x8997946e0_0_8, LS_0x8997946e0_0_12;
LS_0x8997946e0_1_4 .concat8 [ 4 2 0 0], LS_0x8997946e0_0_16, LS_0x8997946e0_0_20;
L_0x8997946e0 .concat8 [ 16 6 0 0], LS_0x8997946e0_1_0, LS_0x8997946e0_1_4;
LS_0x899794780_0_0 .concat8 [ 1 1 1 1], L_0x8984e4620, L_0x8984d8ee0, L_0x8984d9180, L_0x8984d9420;
LS_0x899794780_0_4 .concat8 [ 1 1 1 1], L_0x8984d96c0, L_0x8984d9960, L_0x8984d9c00, L_0x8984d9ea0;
LS_0x899794780_0_8 .concat8 [ 1 1 1 1], L_0x8984da140, L_0x8984da3e0, L_0x8984da680, L_0x8984da920;
LS_0x899794780_0_12 .concat8 [ 1 1 1 1], L_0x8984dabc0, L_0x8984dae60, L_0x8984db100, L_0x8984db3a0;
LS_0x899794780_0_16 .concat8 [ 1 1 1 1], L_0x8984db640, L_0x8984db8e0, L_0x8984dbb80, L_0x8984dbe20;
LS_0x899794780_0_20 .concat8 [ 1 1 0 0], L_0x8984e40e0, L_0x8984e4380;
LS_0x899794780_1_0 .concat8 [ 4 4 4 4], LS_0x899794780_0_0, LS_0x899794780_0_4, LS_0x899794780_0_8, LS_0x899794780_0_12;
LS_0x899794780_1_4 .concat8 [ 4 2 0 0], LS_0x899794780_0_16, LS_0x899794780_0_20;
L_0x899794780 .concat8 [ 16 6 0 0], LS_0x899794780_1_0, LS_0x899794780_1_4;
LS_0x899794820_0_0 .concat8 [ 1 1 1 1], L_0x8984e4690, L_0x8984d8f50, L_0x8984d91f0, L_0x8984d9490;
LS_0x899794820_0_4 .concat8 [ 1 1 1 1], L_0x8984d9730, L_0x8984d99d0, L_0x8984d9c70, L_0x8984d9f10;
LS_0x899794820_0_8 .concat8 [ 1 1 1 1], L_0x8984da1b0, L_0x8984da450, L_0x8984da6f0, L_0x8984da990;
LS_0x899794820_0_12 .concat8 [ 1 1 1 1], L_0x8984dac30, L_0x8984daed0, L_0x8984db170, L_0x8984db410;
LS_0x899794820_0_16 .concat8 [ 1 1 1 1], L_0x8984db6b0, L_0x8984db950, L_0x8984dbbf0, L_0x8984dbe90;
LS_0x899794820_0_20 .concat8 [ 1 1 0 0], L_0x8984e4150, L_0x8984e43f0;
LS_0x899794820_1_0 .concat8 [ 4 4 4 4], LS_0x899794820_0_0, LS_0x899794820_0_4, LS_0x899794820_0_8, LS_0x899794820_0_12;
LS_0x899794820_1_4 .concat8 [ 4 2 0 0], LS_0x899794820_0_16, LS_0x899794820_0_20;
L_0x899794820 .concat8 [ 16 6 0 0], LS_0x899794820_1_0, LS_0x899794820_1_4;
L_0x8984e0960 .part L_0x8997946e0, 21, 1;
S_0x898b43900 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898b43780;
 .timescale -9 -9;
P_0x898b12280 .param/l "i" 1 6 21, +C4<01>;
S_0x898b43a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b43900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898aff780 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898aff7c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984d8ee0/d .functor XOR 1, L_0x8984d2080, L_0x8984d2120, C4<0>, C4<0>;
L_0x8984d8ee0 .delay 1 (1,1,1) L_0x8984d8ee0/d;
L_0x8984d8f50/d .functor XOR 1, L_0x8984d8ee0, L_0x8984d21c0, C4<0>, C4<0>;
L_0x8984d8f50 .delay 1 (1,1,1) L_0x8984d8f50/d;
L_0x8984d8fc0/d .functor NAND 1, L_0x8984d2080, L_0x8984d2120, C4<1>, C4<1>;
L_0x8984d8fc0 .delay 1 (1,1,1) L_0x8984d8fc0/d;
L_0x8984d9030/d .functor NAND 1, L_0x8984d2080, L_0x8984d21c0, C4<1>, C4<1>;
L_0x8984d9030 .delay 1 (1,1,1) L_0x8984d9030/d;
L_0x8984d90a0/d .functor NAND 1, L_0x8984d2120, L_0x8984d21c0, C4<1>, C4<1>;
L_0x8984d90a0 .delay 1 (1,1,1) L_0x8984d90a0/d;
L_0x8984d9110/d .functor NAND 1, L_0x8984d8fc0, L_0x8984d9030, L_0x8984d90a0, C4<1>;
L_0x8984d9110 .delay 1 (1,1,1) L_0x8984d9110/d;
v0x898b4bde0_0 .net "Cin", 0 0, L_0x8984d21c0;  1 drivers
v0x898b4be80_0 .net "Cout", 0 0, L_0x8984d9110;  1 drivers
v0x898b4bf20_0 .net "P", 0 0, L_0x8984d8ee0;  1 drivers
v0x898b5c000_0 .net "S", 0 0, L_0x8984d8f50;  1 drivers
v0x898b5c0a0_0 .net "a", 0 0, L_0x8984d2080;  1 drivers
v0x898b5c140_0 .net "b", 0 0, L_0x8984d2120;  1 drivers
v0x898b5c1e0_0 .net "naCin", 0 0, L_0x8984d9030;  1 drivers
v0x898b5c280_0 .net "nab", 0 0, L_0x8984d8fc0;  1 drivers
v0x898b5c320_0 .net "nbCin", 0 0, L_0x8984d90a0;  1 drivers
S_0x898b43c00 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898b43780;
 .timescale -9 -9;
P_0x898b122c0 .param/l "i" 1 6 21, +C4<010>;
S_0x898b43d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b43c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898aff800 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898aff840 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984d9180/d .functor XOR 1, L_0x8984d2260, L_0x8984d2300, C4<0>, C4<0>;
L_0x8984d9180 .delay 1 (1,1,1) L_0x8984d9180/d;
L_0x8984d91f0/d .functor XOR 1, L_0x8984d9180, L_0x8984d23a0, C4<0>, C4<0>;
L_0x8984d91f0 .delay 1 (1,1,1) L_0x8984d91f0/d;
L_0x8984d9260/d .functor NAND 1, L_0x8984d2260, L_0x8984d2300, C4<1>, C4<1>;
L_0x8984d9260 .delay 1 (1,1,1) L_0x8984d9260/d;
L_0x8984d92d0/d .functor NAND 1, L_0x8984d2260, L_0x8984d23a0, C4<1>, C4<1>;
L_0x8984d92d0 .delay 1 (1,1,1) L_0x8984d92d0/d;
L_0x8984d9340/d .functor NAND 1, L_0x8984d2300, L_0x8984d23a0, C4<1>, C4<1>;
L_0x8984d9340 .delay 1 (1,1,1) L_0x8984d9340/d;
L_0x8984d93b0/d .functor NAND 1, L_0x8984d9260, L_0x8984d92d0, L_0x8984d9340, C4<1>;
L_0x8984d93b0 .delay 1 (1,1,1) L_0x8984d93b0/d;
v0x898b5c3c0_0 .net "Cin", 0 0, L_0x8984d23a0;  1 drivers
v0x898b5c460_0 .net "Cout", 0 0, L_0x8984d93b0;  1 drivers
v0x898b5c500_0 .net "P", 0 0, L_0x8984d9180;  1 drivers
v0x898b5c5a0_0 .net "S", 0 0, L_0x8984d91f0;  1 drivers
v0x898b5c640_0 .net "a", 0 0, L_0x8984d2260;  1 drivers
v0x898b5c6e0_0 .net "b", 0 0, L_0x8984d2300;  1 drivers
v0x898b5c780_0 .net "naCin", 0 0, L_0x8984d92d0;  1 drivers
v0x898b5c820_0 .net "nab", 0 0, L_0x8984d9260;  1 drivers
v0x898b5c8c0_0 .net "nbCin", 0 0, L_0x8984d9340;  1 drivers
S_0x898b60000 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898b43780;
 .timescale -9 -9;
P_0x898b12300 .param/l "i" 1 6 21, +C4<011>;
S_0x898b60180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b60000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898aff880 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898aff8c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984d9420/d .functor XOR 1, L_0x8984d2440, L_0x8984d24e0, C4<0>, C4<0>;
L_0x8984d9420 .delay 1 (1,1,1) L_0x8984d9420/d;
L_0x8984d9490/d .functor XOR 1, L_0x8984d9420, L_0x8984d2580, C4<0>, C4<0>;
L_0x8984d9490 .delay 1 (1,1,1) L_0x8984d9490/d;
L_0x8984d9500/d .functor NAND 1, L_0x8984d2440, L_0x8984d24e0, C4<1>, C4<1>;
L_0x8984d9500 .delay 1 (1,1,1) L_0x8984d9500/d;
L_0x8984d9570/d .functor NAND 1, L_0x8984d2440, L_0x8984d2580, C4<1>, C4<1>;
L_0x8984d9570 .delay 1 (1,1,1) L_0x8984d9570/d;
L_0x8984d95e0/d .functor NAND 1, L_0x8984d24e0, L_0x8984d2580, C4<1>, C4<1>;
L_0x8984d95e0 .delay 1 (1,1,1) L_0x8984d95e0/d;
L_0x8984d9650/d .functor NAND 1, L_0x8984d9500, L_0x8984d9570, L_0x8984d95e0, C4<1>;
L_0x8984d9650 .delay 1 (1,1,1) L_0x8984d9650/d;
v0x898b5c960_0 .net "Cin", 0 0, L_0x8984d2580;  1 drivers
v0x898b5ca00_0 .net "Cout", 0 0, L_0x8984d9650;  1 drivers
v0x898b5caa0_0 .net "P", 0 0, L_0x8984d9420;  1 drivers
v0x898b5cb40_0 .net "S", 0 0, L_0x8984d9490;  1 drivers
v0x898b5cbe0_0 .net "a", 0 0, L_0x8984d2440;  1 drivers
v0x898b5cc80_0 .net "b", 0 0, L_0x8984d24e0;  1 drivers
v0x898b5cd20_0 .net "naCin", 0 0, L_0x8984d9570;  1 drivers
v0x898b5cdc0_0 .net "nab", 0 0, L_0x8984d9500;  1 drivers
v0x898b5ce60_0 .net "nbCin", 0 0, L_0x8984d95e0;  1 drivers
S_0x898b60300 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898b43780;
 .timescale -9 -9;
P_0x898b12340 .param/l "i" 1 6 21, +C4<0100>;
S_0x898b60480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b60300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898aff900 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898aff940 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984d96c0/d .functor XOR 1, L_0x8984d2620, L_0x8984d26c0, C4<0>, C4<0>;
L_0x8984d96c0 .delay 1 (1,1,1) L_0x8984d96c0/d;
L_0x8984d9730/d .functor XOR 1, L_0x8984d96c0, L_0x8984d2760, C4<0>, C4<0>;
L_0x8984d9730 .delay 1 (1,1,1) L_0x8984d9730/d;
L_0x8984d97a0/d .functor NAND 1, L_0x8984d2620, L_0x8984d26c0, C4<1>, C4<1>;
L_0x8984d97a0 .delay 1 (1,1,1) L_0x8984d97a0/d;
L_0x8984d9810/d .functor NAND 1, L_0x8984d2620, L_0x8984d2760, C4<1>, C4<1>;
L_0x8984d9810 .delay 1 (1,1,1) L_0x8984d9810/d;
L_0x8984d9880/d .functor NAND 1, L_0x8984d26c0, L_0x8984d2760, C4<1>, C4<1>;
L_0x8984d9880 .delay 1 (1,1,1) L_0x8984d9880/d;
L_0x8984d98f0/d .functor NAND 1, L_0x8984d97a0, L_0x8984d9810, L_0x8984d9880, C4<1>;
L_0x8984d98f0 .delay 1 (1,1,1) L_0x8984d98f0/d;
v0x898b5cf00_0 .net "Cin", 0 0, L_0x8984d2760;  1 drivers
v0x898b5cfa0_0 .net "Cout", 0 0, L_0x8984d98f0;  1 drivers
v0x898b5d040_0 .net "P", 0 0, L_0x8984d96c0;  1 drivers
v0x898b5d0e0_0 .net "S", 0 0, L_0x8984d9730;  1 drivers
v0x898b5d180_0 .net "a", 0 0, L_0x8984d2620;  1 drivers
v0x898b5d220_0 .net "b", 0 0, L_0x8984d26c0;  1 drivers
v0x898b5d2c0_0 .net "naCin", 0 0, L_0x8984d9810;  1 drivers
v0x898b5d360_0 .net "nab", 0 0, L_0x8984d97a0;  1 drivers
v0x898b5d400_0 .net "nbCin", 0 0, L_0x8984d9880;  1 drivers
S_0x898b60600 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898b43780;
 .timescale -9 -9;
P_0x898b123c0 .param/l "i" 1 6 21, +C4<0101>;
S_0x898b60780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b60600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898aff980 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898aff9c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984d9960/d .functor XOR 1, L_0x8984d2800, L_0x8984d28a0, C4<0>, C4<0>;
L_0x8984d9960 .delay 1 (1,1,1) L_0x8984d9960/d;
L_0x8984d99d0/d .functor XOR 1, L_0x8984d9960, L_0x8984d2940, C4<0>, C4<0>;
L_0x8984d99d0 .delay 1 (1,1,1) L_0x8984d99d0/d;
L_0x8984d9a40/d .functor NAND 1, L_0x8984d2800, L_0x8984d28a0, C4<1>, C4<1>;
L_0x8984d9a40 .delay 1 (1,1,1) L_0x8984d9a40/d;
L_0x8984d9ab0/d .functor NAND 1, L_0x8984d2800, L_0x8984d2940, C4<1>, C4<1>;
L_0x8984d9ab0 .delay 1 (1,1,1) L_0x8984d9ab0/d;
L_0x8984d9b20/d .functor NAND 1, L_0x8984d28a0, L_0x8984d2940, C4<1>, C4<1>;
L_0x8984d9b20 .delay 1 (1,1,1) L_0x8984d9b20/d;
L_0x8984d9b90/d .functor NAND 1, L_0x8984d9a40, L_0x8984d9ab0, L_0x8984d9b20, C4<1>;
L_0x8984d9b90 .delay 1 (1,1,1) L_0x8984d9b90/d;
v0x898b5d4a0_0 .net "Cin", 0 0, L_0x8984d2940;  1 drivers
v0x898b5d540_0 .net "Cout", 0 0, L_0x8984d9b90;  1 drivers
v0x898b5d5e0_0 .net "P", 0 0, L_0x8984d9960;  1 drivers
v0x898b5d680_0 .net "S", 0 0, L_0x8984d99d0;  1 drivers
v0x898b5d720_0 .net "a", 0 0, L_0x8984d2800;  1 drivers
v0x898b5d7c0_0 .net "b", 0 0, L_0x8984d28a0;  1 drivers
v0x898b5d860_0 .net "naCin", 0 0, L_0x8984d9ab0;  1 drivers
v0x898b5d900_0 .net "nab", 0 0, L_0x8984d9a40;  1 drivers
v0x898b5d9a0_0 .net "nbCin", 0 0, L_0x8984d9b20;  1 drivers
S_0x898b60900 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898b43780;
 .timescale -9 -9;
P_0x898b12400 .param/l "i" 1 6 21, +C4<0110>;
S_0x898b60a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b60900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898affa00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898affa40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984d9c00/d .functor XOR 1, L_0x8984d29e0, L_0x8984d2a80, C4<0>, C4<0>;
L_0x8984d9c00 .delay 1 (1,1,1) L_0x8984d9c00/d;
L_0x8984d9c70/d .functor XOR 1, L_0x8984d9c00, L_0x8984d2bc0, C4<0>, C4<0>;
L_0x8984d9c70 .delay 1 (1,1,1) L_0x8984d9c70/d;
L_0x8984d9ce0/d .functor NAND 1, L_0x8984d29e0, L_0x8984d2a80, C4<1>, C4<1>;
L_0x8984d9ce0 .delay 1 (1,1,1) L_0x8984d9ce0/d;
L_0x8984d9d50/d .functor NAND 1, L_0x8984d29e0, L_0x8984d2bc0, C4<1>, C4<1>;
L_0x8984d9d50 .delay 1 (1,1,1) L_0x8984d9d50/d;
L_0x8984d9dc0/d .functor NAND 1, L_0x8984d2a80, L_0x8984d2bc0, C4<1>, C4<1>;
L_0x8984d9dc0 .delay 1 (1,1,1) L_0x8984d9dc0/d;
L_0x8984d9e30/d .functor NAND 1, L_0x8984d9ce0, L_0x8984d9d50, L_0x8984d9dc0, C4<1>;
L_0x8984d9e30 .delay 1 (1,1,1) L_0x8984d9e30/d;
v0x898b5da40_0 .net "Cin", 0 0, L_0x8984d2bc0;  1 drivers
v0x898b5dae0_0 .net "Cout", 0 0, L_0x8984d9e30;  1 drivers
v0x898b5db80_0 .net "P", 0 0, L_0x8984d9c00;  1 drivers
v0x898b5dc20_0 .net "S", 0 0, L_0x8984d9c70;  1 drivers
v0x898b5dcc0_0 .net "a", 0 0, L_0x8984d29e0;  1 drivers
v0x898b5dd60_0 .net "b", 0 0, L_0x8984d2a80;  1 drivers
v0x898b5de00_0 .net "naCin", 0 0, L_0x8984d9d50;  1 drivers
v0x898b5dea0_0 .net "nab", 0 0, L_0x8984d9ce0;  1 drivers
v0x898b5df40_0 .net "nbCin", 0 0, L_0x8984d9dc0;  1 drivers
S_0x898b60c00 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898b43780;
 .timescale -9 -9;
P_0x898b12440 .param/l "i" 1 6 21, +C4<0111>;
S_0x898b60d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b60c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898affa80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898affac0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984d9ea0/d .functor XOR 1, L_0x8984d2c60, L_0x8984d2d00, C4<0>, C4<0>;
L_0x8984d9ea0 .delay 1 (1,1,1) L_0x8984d9ea0/d;
L_0x8984d9f10/d .functor XOR 1, L_0x8984d9ea0, L_0x8984d2da0, C4<0>, C4<0>;
L_0x8984d9f10 .delay 1 (1,1,1) L_0x8984d9f10/d;
L_0x8984d9f80/d .functor NAND 1, L_0x8984d2c60, L_0x8984d2d00, C4<1>, C4<1>;
L_0x8984d9f80 .delay 1 (1,1,1) L_0x8984d9f80/d;
L_0x8984d9ff0/d .functor NAND 1, L_0x8984d2c60, L_0x8984d2da0, C4<1>, C4<1>;
L_0x8984d9ff0 .delay 1 (1,1,1) L_0x8984d9ff0/d;
L_0x8984da060/d .functor NAND 1, L_0x8984d2d00, L_0x8984d2da0, C4<1>, C4<1>;
L_0x8984da060 .delay 1 (1,1,1) L_0x8984da060/d;
L_0x8984da0d0/d .functor NAND 1, L_0x8984d9f80, L_0x8984d9ff0, L_0x8984da060, C4<1>;
L_0x8984da0d0 .delay 1 (1,1,1) L_0x8984da0d0/d;
v0x898b5dfe0_0 .net "Cin", 0 0, L_0x8984d2da0;  1 drivers
v0x898b5e080_0 .net "Cout", 0 0, L_0x8984da0d0;  1 drivers
v0x898b5e120_0 .net "P", 0 0, L_0x8984d9ea0;  1 drivers
v0x898b5e1c0_0 .net "S", 0 0, L_0x8984d9f10;  1 drivers
v0x898b5e260_0 .net "a", 0 0, L_0x8984d2c60;  1 drivers
v0x898b5e300_0 .net "b", 0 0, L_0x8984d2d00;  1 drivers
v0x898b5e3a0_0 .net "naCin", 0 0, L_0x8984d9ff0;  1 drivers
v0x898b5e440_0 .net "nab", 0 0, L_0x8984d9f80;  1 drivers
v0x898b5e4e0_0 .net "nbCin", 0 0, L_0x8984da060;  1 drivers
S_0x898b60f00 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898b43780;
 .timescale -9 -9;
P_0x898b12480 .param/l "i" 1 6 21, +C4<01000>;
S_0x898b61080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b60f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898affb00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898affb40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984da140/d .functor XOR 1, L_0x8984d2b20, L_0x8984d2e40, C4<0>, C4<0>;
L_0x8984da140 .delay 1 (1,1,1) L_0x8984da140/d;
L_0x8984da1b0/d .functor XOR 1, L_0x8984da140, L_0x8984d2ee0, C4<0>, C4<0>;
L_0x8984da1b0 .delay 1 (1,1,1) L_0x8984da1b0/d;
L_0x8984da220/d .functor NAND 1, L_0x8984d2b20, L_0x8984d2e40, C4<1>, C4<1>;
L_0x8984da220 .delay 1 (1,1,1) L_0x8984da220/d;
L_0x8984da290/d .functor NAND 1, L_0x8984d2b20, L_0x8984d2ee0, C4<1>, C4<1>;
L_0x8984da290 .delay 1 (1,1,1) L_0x8984da290/d;
L_0x8984da300/d .functor NAND 1, L_0x8984d2e40, L_0x8984d2ee0, C4<1>, C4<1>;
L_0x8984da300 .delay 1 (1,1,1) L_0x8984da300/d;
L_0x8984da370/d .functor NAND 1, L_0x8984da220, L_0x8984da290, L_0x8984da300, C4<1>;
L_0x8984da370 .delay 1 (1,1,1) L_0x8984da370/d;
v0x898b5e580_0 .net "Cin", 0 0, L_0x8984d2ee0;  1 drivers
v0x898b5e620_0 .net "Cout", 0 0, L_0x8984da370;  1 drivers
v0x898b5e6c0_0 .net "P", 0 0, L_0x8984da140;  1 drivers
v0x898b5e760_0 .net "S", 0 0, L_0x8984da1b0;  1 drivers
v0x898b5e800_0 .net "a", 0 0, L_0x8984d2b20;  1 drivers
v0x898b5e8a0_0 .net "b", 0 0, L_0x8984d2e40;  1 drivers
v0x898b5e940_0 .net "naCin", 0 0, L_0x8984da290;  1 drivers
v0x898b5e9e0_0 .net "nab", 0 0, L_0x8984da220;  1 drivers
v0x898b5ea80_0 .net "nbCin", 0 0, L_0x8984da300;  1 drivers
S_0x898b61200 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898b43780;
 .timescale -9 -9;
P_0x898b12380 .param/l "i" 1 6 21, +C4<01001>;
S_0x898b61380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b61200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898affc00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898affc40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984da3e0/d .functor XOR 1, L_0x8984d2f80, L_0x8984d3020, C4<0>, C4<0>;
L_0x8984da3e0 .delay 1 (1,1,1) L_0x8984da3e0/d;
L_0x8984da450/d .functor XOR 1, L_0x8984da3e0, L_0x8984d30c0, C4<0>, C4<0>;
L_0x8984da450 .delay 1 (1,1,1) L_0x8984da450/d;
L_0x8984da4c0/d .functor NAND 1, L_0x8984d2f80, L_0x8984d3020, C4<1>, C4<1>;
L_0x8984da4c0 .delay 1 (1,1,1) L_0x8984da4c0/d;
L_0x8984da530/d .functor NAND 1, L_0x8984d2f80, L_0x8984d30c0, C4<1>, C4<1>;
L_0x8984da530 .delay 1 (1,1,1) L_0x8984da530/d;
L_0x8984da5a0/d .functor NAND 1, L_0x8984d3020, L_0x8984d30c0, C4<1>, C4<1>;
L_0x8984da5a0 .delay 1 (1,1,1) L_0x8984da5a0/d;
L_0x8984da610/d .functor NAND 1, L_0x8984da4c0, L_0x8984da530, L_0x8984da5a0, C4<1>;
L_0x8984da610 .delay 1 (1,1,1) L_0x8984da610/d;
v0x898b5eb20_0 .net "Cin", 0 0, L_0x8984d30c0;  1 drivers
v0x898b5ebc0_0 .net "Cout", 0 0, L_0x8984da610;  1 drivers
v0x898b5ec60_0 .net "P", 0 0, L_0x8984da3e0;  1 drivers
v0x898b5ed00_0 .net "S", 0 0, L_0x8984da450;  1 drivers
v0x898b5eda0_0 .net "a", 0 0, L_0x8984d2f80;  1 drivers
v0x898b5ee40_0 .net "b", 0 0, L_0x8984d3020;  1 drivers
v0x898b5eee0_0 .net "naCin", 0 0, L_0x8984da530;  1 drivers
v0x898b5ef80_0 .net "nab", 0 0, L_0x8984da4c0;  1 drivers
v0x898b5f020_0 .net "nbCin", 0 0, L_0x8984da5a0;  1 drivers
S_0x898b61500 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898b43780;
 .timescale -9 -9;
P_0x898b124c0 .param/l "i" 1 6 21, +C4<01010>;
S_0x898b61680 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b61500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898affc80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898affcc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984da680/d .functor XOR 1, L_0x8984d3160, L_0x8984d3200, C4<0>, C4<0>;
L_0x8984da680 .delay 1 (1,1,1) L_0x8984da680/d;
L_0x8984da6f0/d .functor XOR 1, L_0x8984da680, L_0x8984d32a0, C4<0>, C4<0>;
L_0x8984da6f0 .delay 1 (1,1,1) L_0x8984da6f0/d;
L_0x8984da760/d .functor NAND 1, L_0x8984d3160, L_0x8984d3200, C4<1>, C4<1>;
L_0x8984da760 .delay 1 (1,1,1) L_0x8984da760/d;
L_0x8984da7d0/d .functor NAND 1, L_0x8984d3160, L_0x8984d32a0, C4<1>, C4<1>;
L_0x8984da7d0 .delay 1 (1,1,1) L_0x8984da7d0/d;
L_0x8984da840/d .functor NAND 1, L_0x8984d3200, L_0x8984d32a0, C4<1>, C4<1>;
L_0x8984da840 .delay 1 (1,1,1) L_0x8984da840/d;
L_0x8984da8b0/d .functor NAND 1, L_0x8984da760, L_0x8984da7d0, L_0x8984da840, C4<1>;
L_0x8984da8b0 .delay 1 (1,1,1) L_0x8984da8b0/d;
v0x898b5f0c0_0 .net "Cin", 0 0, L_0x8984d32a0;  1 drivers
v0x898b5f160_0 .net "Cout", 0 0, L_0x8984da8b0;  1 drivers
v0x898b5f200_0 .net "P", 0 0, L_0x8984da680;  1 drivers
v0x898b5f2a0_0 .net "S", 0 0, L_0x8984da6f0;  1 drivers
v0x898b5f340_0 .net "a", 0 0, L_0x8984d3160;  1 drivers
v0x898b5f3e0_0 .net "b", 0 0, L_0x8984d3200;  1 drivers
v0x898b5f480_0 .net "naCin", 0 0, L_0x8984da7d0;  1 drivers
v0x898b5f520_0 .net "nab", 0 0, L_0x8984da760;  1 drivers
v0x898b5f5c0_0 .net "nbCin", 0 0, L_0x8984da840;  1 drivers
S_0x898b61800 .scope generate, "adder[11]" "adder[11]" 6 21, 6 21 0, S_0x898b43780;
 .timescale -9 -9;
P_0x898b12500 .param/l "i" 1 6 21, +C4<01011>;
S_0x898b61980 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b61800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898affd00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898affd40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984da920/d .functor XOR 1, L_0x8984d3340, L_0x8984d33e0, C4<0>, C4<0>;
L_0x8984da920 .delay 1 (1,1,1) L_0x8984da920/d;
L_0x8984da990/d .functor XOR 1, L_0x8984da920, L_0x8984d3480, C4<0>, C4<0>;
L_0x8984da990 .delay 1 (1,1,1) L_0x8984da990/d;
L_0x8984daa00/d .functor NAND 1, L_0x8984d3340, L_0x8984d33e0, C4<1>, C4<1>;
L_0x8984daa00 .delay 1 (1,1,1) L_0x8984daa00/d;
L_0x8984daa70/d .functor NAND 1, L_0x8984d3340, L_0x8984d3480, C4<1>, C4<1>;
L_0x8984daa70 .delay 1 (1,1,1) L_0x8984daa70/d;
L_0x8984daae0/d .functor NAND 1, L_0x8984d33e0, L_0x8984d3480, C4<1>, C4<1>;
L_0x8984daae0 .delay 1 (1,1,1) L_0x8984daae0/d;
L_0x8984dab50/d .functor NAND 1, L_0x8984daa00, L_0x8984daa70, L_0x8984daae0, C4<1>;
L_0x8984dab50 .delay 1 (1,1,1) L_0x8984dab50/d;
v0x898b5f660_0 .net "Cin", 0 0, L_0x8984d3480;  1 drivers
v0x898b5f700_0 .net "Cout", 0 0, L_0x8984dab50;  1 drivers
v0x898b5f7a0_0 .net "P", 0 0, L_0x8984da920;  1 drivers
v0x898b5f840_0 .net "S", 0 0, L_0x8984da990;  1 drivers
v0x898b5f8e0_0 .net "a", 0 0, L_0x8984d3340;  1 drivers
v0x898b5f980_0 .net "b", 0 0, L_0x8984d33e0;  1 drivers
v0x898b5fa20_0 .net "naCin", 0 0, L_0x8984daa70;  1 drivers
v0x898b5fac0_0 .net "nab", 0 0, L_0x8984daa00;  1 drivers
v0x898b5fb60_0 .net "nbCin", 0 0, L_0x8984daae0;  1 drivers
S_0x898b61b00 .scope generate, "adder[12]" "adder[12]" 6 21, 6 21 0, S_0x898b43780;
 .timescale -9 -9;
P_0x898b12540 .param/l "i" 1 6 21, +C4<01100>;
S_0x898b61c80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b61b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898affd80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898affdc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984dabc0/d .functor XOR 1, L_0x8984d3520, L_0x8984d35c0, C4<0>, C4<0>;
L_0x8984dabc0 .delay 1 (1,1,1) L_0x8984dabc0/d;
L_0x8984dac30/d .functor XOR 1, L_0x8984dabc0, L_0x8984d3660, C4<0>, C4<0>;
L_0x8984dac30 .delay 1 (1,1,1) L_0x8984dac30/d;
L_0x8984daca0/d .functor NAND 1, L_0x8984d3520, L_0x8984d35c0, C4<1>, C4<1>;
L_0x8984daca0 .delay 1 (1,1,1) L_0x8984daca0/d;
L_0x8984dad10/d .functor NAND 1, L_0x8984d3520, L_0x8984d3660, C4<1>, C4<1>;
L_0x8984dad10 .delay 1 (1,1,1) L_0x8984dad10/d;
L_0x8984dad80/d .functor NAND 1, L_0x8984d35c0, L_0x8984d3660, C4<1>, C4<1>;
L_0x8984dad80 .delay 1 (1,1,1) L_0x8984dad80/d;
L_0x8984dadf0/d .functor NAND 1, L_0x8984daca0, L_0x8984dad10, L_0x8984dad80, C4<1>;
L_0x8984dadf0 .delay 1 (1,1,1) L_0x8984dadf0/d;
v0x898b5fc00_0 .net "Cin", 0 0, L_0x8984d3660;  1 drivers
v0x898b5fca0_0 .net "Cout", 0 0, L_0x8984dadf0;  1 drivers
v0x898b5fd40_0 .net "P", 0 0, L_0x8984dabc0;  1 drivers
v0x898b5fde0_0 .net "S", 0 0, L_0x8984dac30;  1 drivers
v0x898b5fe80_0 .net "a", 0 0, L_0x8984d3520;  1 drivers
v0x898b5ff20_0 .net "b", 0 0, L_0x8984d35c0;  1 drivers
v0x898b64000_0 .net "naCin", 0 0, L_0x8984dad10;  1 drivers
v0x898b640a0_0 .net "nab", 0 0, L_0x8984daca0;  1 drivers
v0x898b64140_0 .net "nbCin", 0 0, L_0x8984dad80;  1 drivers
S_0x898b61e00 .scope generate, "adder[13]" "adder[13]" 6 21, 6 21 0, S_0x898b43780;
 .timescale -9 -9;
P_0x898b12580 .param/l "i" 1 6 21, +C4<01101>;
S_0x898b61f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b61e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898affe00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898affe40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984dae60/d .functor XOR 1, L_0x8984d3700, L_0x8984d37a0, C4<0>, C4<0>;
L_0x8984dae60 .delay 1 (1,1,1) L_0x8984dae60/d;
L_0x8984daed0/d .functor XOR 1, L_0x8984dae60, L_0x8984d3840, C4<0>, C4<0>;
L_0x8984daed0 .delay 1 (1,1,1) L_0x8984daed0/d;
L_0x8984daf40/d .functor NAND 1, L_0x8984d3700, L_0x8984d37a0, C4<1>, C4<1>;
L_0x8984daf40 .delay 1 (1,1,1) L_0x8984daf40/d;
L_0x8984dafb0/d .functor NAND 1, L_0x8984d3700, L_0x8984d3840, C4<1>, C4<1>;
L_0x8984dafb0 .delay 1 (1,1,1) L_0x8984dafb0/d;
L_0x8984db020/d .functor NAND 1, L_0x8984d37a0, L_0x8984d3840, C4<1>, C4<1>;
L_0x8984db020 .delay 1 (1,1,1) L_0x8984db020/d;
L_0x8984db090/d .functor NAND 1, L_0x8984daf40, L_0x8984dafb0, L_0x8984db020, C4<1>;
L_0x8984db090 .delay 1 (1,1,1) L_0x8984db090/d;
v0x898b641e0_0 .net "Cin", 0 0, L_0x8984d3840;  1 drivers
v0x898b64280_0 .net "Cout", 0 0, L_0x8984db090;  1 drivers
v0x898b64320_0 .net "P", 0 0, L_0x8984dae60;  1 drivers
v0x898b643c0_0 .net "S", 0 0, L_0x8984daed0;  1 drivers
v0x898b64460_0 .net "a", 0 0, L_0x8984d3700;  1 drivers
v0x898b64500_0 .net "b", 0 0, L_0x8984d37a0;  1 drivers
v0x898b645a0_0 .net "naCin", 0 0, L_0x8984dafb0;  1 drivers
v0x898b64640_0 .net "nab", 0 0, L_0x8984daf40;  1 drivers
v0x898b646e0_0 .net "nbCin", 0 0, L_0x8984db020;  1 drivers
S_0x898b62100 .scope generate, "adder[14]" "adder[14]" 6 21, 6 21 0, S_0x898b43780;
 .timescale -9 -9;
P_0x898b125c0 .param/l "i" 1 6 21, +C4<01110>;
S_0x898b62280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b62100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898affe80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898affec0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984db100/d .functor XOR 1, L_0x8984d38e0, L_0x8984d3980, C4<0>, C4<0>;
L_0x8984db100 .delay 1 (1,1,1) L_0x8984db100/d;
L_0x8984db170/d .functor XOR 1, L_0x8984db100, L_0x8984d3a20, C4<0>, C4<0>;
L_0x8984db170 .delay 1 (1,1,1) L_0x8984db170/d;
L_0x8984db1e0/d .functor NAND 1, L_0x8984d38e0, L_0x8984d3980, C4<1>, C4<1>;
L_0x8984db1e0 .delay 1 (1,1,1) L_0x8984db1e0/d;
L_0x8984db250/d .functor NAND 1, L_0x8984d38e0, L_0x8984d3a20, C4<1>, C4<1>;
L_0x8984db250 .delay 1 (1,1,1) L_0x8984db250/d;
L_0x8984db2c0/d .functor NAND 1, L_0x8984d3980, L_0x8984d3a20, C4<1>, C4<1>;
L_0x8984db2c0 .delay 1 (1,1,1) L_0x8984db2c0/d;
L_0x8984db330/d .functor NAND 1, L_0x8984db1e0, L_0x8984db250, L_0x8984db2c0, C4<1>;
L_0x8984db330 .delay 1 (1,1,1) L_0x8984db330/d;
v0x898b64780_0 .net "Cin", 0 0, L_0x8984d3a20;  1 drivers
v0x898b64820_0 .net "Cout", 0 0, L_0x8984db330;  1 drivers
v0x898b648c0_0 .net "P", 0 0, L_0x8984db100;  1 drivers
v0x898b64960_0 .net "S", 0 0, L_0x8984db170;  1 drivers
v0x898b64a00_0 .net "a", 0 0, L_0x8984d38e0;  1 drivers
v0x898b64aa0_0 .net "b", 0 0, L_0x8984d3980;  1 drivers
v0x898b64b40_0 .net "naCin", 0 0, L_0x8984db250;  1 drivers
v0x898b64be0_0 .net "nab", 0 0, L_0x8984db1e0;  1 drivers
v0x898b64c80_0 .net "nbCin", 0 0, L_0x8984db2c0;  1 drivers
S_0x898b62400 .scope generate, "adder[15]" "adder[15]" 6 21, 6 21 0, S_0x898b43780;
 .timescale -9 -9;
P_0x898b12600 .param/l "i" 1 6 21, +C4<01111>;
S_0x898b62580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b62400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afff00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afff40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984db3a0/d .functor XOR 1, L_0x8984d3ac0, L_0x8984d3b60, C4<0>, C4<0>;
L_0x8984db3a0 .delay 1 (1,1,1) L_0x8984db3a0/d;
L_0x8984db410/d .functor XOR 1, L_0x8984db3a0, L_0x8984d3c00, C4<0>, C4<0>;
L_0x8984db410 .delay 1 (1,1,1) L_0x8984db410/d;
L_0x8984db480/d .functor NAND 1, L_0x8984d3ac0, L_0x8984d3b60, C4<1>, C4<1>;
L_0x8984db480 .delay 1 (1,1,1) L_0x8984db480/d;
L_0x8984db4f0/d .functor NAND 1, L_0x8984d3ac0, L_0x8984d3c00, C4<1>, C4<1>;
L_0x8984db4f0 .delay 1 (1,1,1) L_0x8984db4f0/d;
L_0x8984db560/d .functor NAND 1, L_0x8984d3b60, L_0x8984d3c00, C4<1>, C4<1>;
L_0x8984db560 .delay 1 (1,1,1) L_0x8984db560/d;
L_0x8984db5d0/d .functor NAND 1, L_0x8984db480, L_0x8984db4f0, L_0x8984db560, C4<1>;
L_0x8984db5d0 .delay 1 (1,1,1) L_0x8984db5d0/d;
v0x898b64d20_0 .net "Cin", 0 0, L_0x8984d3c00;  1 drivers
v0x898b64dc0_0 .net "Cout", 0 0, L_0x8984db5d0;  1 drivers
v0x898b64e60_0 .net "P", 0 0, L_0x8984db3a0;  1 drivers
v0x898b64f00_0 .net "S", 0 0, L_0x8984db410;  1 drivers
v0x898b64fa0_0 .net "a", 0 0, L_0x8984d3ac0;  1 drivers
v0x898b65040_0 .net "b", 0 0, L_0x8984d3b60;  1 drivers
v0x898b650e0_0 .net "naCin", 0 0, L_0x8984db4f0;  1 drivers
v0x898b65180_0 .net "nab", 0 0, L_0x8984db480;  1 drivers
v0x898b65220_0 .net "nbCin", 0 0, L_0x8984db560;  1 drivers
S_0x898b62700 .scope generate, "adder[16]" "adder[16]" 6 21, 6 21 0, S_0x898b43780;
 .timescale -9 -9;
P_0x898b12640 .param/l "i" 1 6 21, +C4<010000>;
S_0x898b62880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b62700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898afff80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898afffc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984db640/d .functor XOR 1, L_0x8984d3ca0, L_0x8984d3d40, C4<0>, C4<0>;
L_0x8984db640 .delay 1 (1,1,1) L_0x8984db640/d;
L_0x8984db6b0/d .functor XOR 1, L_0x8984db640, L_0x8984d3de0, C4<0>, C4<0>;
L_0x8984db6b0 .delay 1 (1,1,1) L_0x8984db6b0/d;
L_0x8984db720/d .functor NAND 1, L_0x8984d3ca0, L_0x8984d3d40, C4<1>, C4<1>;
L_0x8984db720 .delay 1 (1,1,1) L_0x8984db720/d;
L_0x8984db790/d .functor NAND 1, L_0x8984d3ca0, L_0x8984d3de0, C4<1>, C4<1>;
L_0x8984db790 .delay 1 (1,1,1) L_0x8984db790/d;
L_0x8984db800/d .functor NAND 1, L_0x8984d3d40, L_0x8984d3de0, C4<1>, C4<1>;
L_0x8984db800 .delay 1 (1,1,1) L_0x8984db800/d;
L_0x8984db870/d .functor NAND 1, L_0x8984db720, L_0x8984db790, L_0x8984db800, C4<1>;
L_0x8984db870 .delay 1 (1,1,1) L_0x8984db870/d;
v0x898b652c0_0 .net "Cin", 0 0, L_0x8984d3de0;  1 drivers
v0x898b65360_0 .net "Cout", 0 0, L_0x8984db870;  1 drivers
v0x898b65400_0 .net "P", 0 0, L_0x8984db640;  1 drivers
v0x898b654a0_0 .net "S", 0 0, L_0x8984db6b0;  1 drivers
v0x898b65540_0 .net "a", 0 0, L_0x8984d3ca0;  1 drivers
v0x898b655e0_0 .net "b", 0 0, L_0x8984d3d40;  1 drivers
v0x898b65680_0 .net "naCin", 0 0, L_0x8984db790;  1 drivers
v0x898b65720_0 .net "nab", 0 0, L_0x8984db720;  1 drivers
v0x898b657c0_0 .net "nbCin", 0 0, L_0x8984db800;  1 drivers
S_0x898b62a00 .scope generate, "adder[17]" "adder[17]" 6 21, 6 21 0, S_0x898b43780;
 .timescale -9 -9;
P_0x898b12680 .param/l "i" 1 6 21, +C4<010001>;
S_0x898b62b80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b62a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898affb80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898affbc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984db8e0/d .functor XOR 1, L_0x8984d3e80, L_0x8984d3f20, C4<0>, C4<0>;
L_0x8984db8e0 .delay 1 (1,1,1) L_0x8984db8e0/d;
L_0x8984db950/d .functor XOR 1, L_0x8984db8e0, L_0x8984e0000, C4<0>, C4<0>;
L_0x8984db950 .delay 1 (1,1,1) L_0x8984db950/d;
L_0x8984db9c0/d .functor NAND 1, L_0x8984d3e80, L_0x8984d3f20, C4<1>, C4<1>;
L_0x8984db9c0 .delay 1 (1,1,1) L_0x8984db9c0/d;
L_0x8984dba30/d .functor NAND 1, L_0x8984d3e80, L_0x8984e0000, C4<1>, C4<1>;
L_0x8984dba30 .delay 1 (1,1,1) L_0x8984dba30/d;
L_0x8984dbaa0/d .functor NAND 1, L_0x8984d3f20, L_0x8984e0000, C4<1>, C4<1>;
L_0x8984dbaa0 .delay 1 (1,1,1) L_0x8984dbaa0/d;
L_0x8984dbb10/d .functor NAND 1, L_0x8984db9c0, L_0x8984dba30, L_0x8984dbaa0, C4<1>;
L_0x8984dbb10 .delay 1 (1,1,1) L_0x8984dbb10/d;
v0x898b65860_0 .net "Cin", 0 0, L_0x8984e0000;  1 drivers
v0x898b65900_0 .net "Cout", 0 0, L_0x8984dbb10;  1 drivers
v0x898b659a0_0 .net "P", 0 0, L_0x8984db8e0;  1 drivers
v0x898b65a40_0 .net "S", 0 0, L_0x8984db950;  1 drivers
v0x898b65ae0_0 .net "a", 0 0, L_0x8984d3e80;  1 drivers
v0x898b65b80_0 .net "b", 0 0, L_0x8984d3f20;  1 drivers
v0x898b65c20_0 .net "naCin", 0 0, L_0x8984dba30;  1 drivers
v0x898b65cc0_0 .net "nab", 0 0, L_0x8984db9c0;  1 drivers
v0x898b65d60_0 .net "nbCin", 0 0, L_0x8984dbaa0;  1 drivers
S_0x898b62d00 .scope generate, "adder[18]" "adder[18]" 6 21, 6 21 0, S_0x898b43780;
 .timescale -9 -9;
P_0x898b126c0 .param/l "i" 1 6 21, +C4<010010>;
S_0x898b62e80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b62d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68000 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68040 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984dbb80/d .functor XOR 1, L_0x8984e00a0, L_0x8984e0140, C4<0>, C4<0>;
L_0x8984dbb80 .delay 1 (1,1,1) L_0x8984dbb80/d;
L_0x8984dbbf0/d .functor XOR 1, L_0x8984dbb80, L_0x8984e01e0, C4<0>, C4<0>;
L_0x8984dbbf0 .delay 1 (1,1,1) L_0x8984dbbf0/d;
L_0x8984dbc60/d .functor NAND 1, L_0x8984e00a0, L_0x8984e0140, C4<1>, C4<1>;
L_0x8984dbc60 .delay 1 (1,1,1) L_0x8984dbc60/d;
L_0x8984dbcd0/d .functor NAND 1, L_0x8984e00a0, L_0x8984e01e0, C4<1>, C4<1>;
L_0x8984dbcd0 .delay 1 (1,1,1) L_0x8984dbcd0/d;
L_0x8984dbd40/d .functor NAND 1, L_0x8984e0140, L_0x8984e01e0, C4<1>, C4<1>;
L_0x8984dbd40 .delay 1 (1,1,1) L_0x8984dbd40/d;
L_0x8984dbdb0/d .functor NAND 1, L_0x8984dbc60, L_0x8984dbcd0, L_0x8984dbd40, C4<1>;
L_0x8984dbdb0 .delay 1 (1,1,1) L_0x8984dbdb0/d;
v0x898b65e00_0 .net "Cin", 0 0, L_0x8984e01e0;  1 drivers
v0x898b65ea0_0 .net "Cout", 0 0, L_0x8984dbdb0;  1 drivers
v0x898b65f40_0 .net "P", 0 0, L_0x8984dbb80;  1 drivers
v0x898b65fe0_0 .net "S", 0 0, L_0x8984dbbf0;  1 drivers
v0x898b66080_0 .net "a", 0 0, L_0x8984e00a0;  1 drivers
v0x898b66120_0 .net "b", 0 0, L_0x8984e0140;  1 drivers
v0x898b661c0_0 .net "naCin", 0 0, L_0x8984dbcd0;  1 drivers
v0x898b66260_0 .net "nab", 0 0, L_0x8984dbc60;  1 drivers
v0x898b66300_0 .net "nbCin", 0 0, L_0x8984dbd40;  1 drivers
S_0x898b63000 .scope generate, "adder[19]" "adder[19]" 6 21, 6 21 0, S_0x898b43780;
 .timescale -9 -9;
P_0x898b12700 .param/l "i" 1 6 21, +C4<010011>;
S_0x898b63180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b63000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68080 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b680c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984dbe20/d .functor XOR 1, L_0x8984e0280, L_0x8984e0320, C4<0>, C4<0>;
L_0x8984dbe20 .delay 1 (1,1,1) L_0x8984dbe20/d;
L_0x8984dbe90/d .functor XOR 1, L_0x8984dbe20, L_0x8984e03c0, C4<0>, C4<0>;
L_0x8984dbe90 .delay 1 (1,1,1) L_0x8984dbe90/d;
L_0x8984dbf00/d .functor NAND 1, L_0x8984e0280, L_0x8984e0320, C4<1>, C4<1>;
L_0x8984dbf00 .delay 1 (1,1,1) L_0x8984dbf00/d;
L_0x8984dbf70/d .functor NAND 1, L_0x8984e0280, L_0x8984e03c0, C4<1>, C4<1>;
L_0x8984dbf70 .delay 1 (1,1,1) L_0x8984dbf70/d;
L_0x8984e4000/d .functor NAND 1, L_0x8984e0320, L_0x8984e03c0, C4<1>, C4<1>;
L_0x8984e4000 .delay 1 (1,1,1) L_0x8984e4000/d;
L_0x8984e4070/d .functor NAND 1, L_0x8984dbf00, L_0x8984dbf70, L_0x8984e4000, C4<1>;
L_0x8984e4070 .delay 1 (1,1,1) L_0x8984e4070/d;
v0x898b663a0_0 .net "Cin", 0 0, L_0x8984e03c0;  1 drivers
v0x898b66440_0 .net "Cout", 0 0, L_0x8984e4070;  1 drivers
v0x898b664e0_0 .net "P", 0 0, L_0x8984dbe20;  1 drivers
v0x898b66580_0 .net "S", 0 0, L_0x8984dbe90;  1 drivers
v0x898b66620_0 .net "a", 0 0, L_0x8984e0280;  1 drivers
v0x898b666c0_0 .net "b", 0 0, L_0x8984e0320;  1 drivers
v0x898b66760_0 .net "naCin", 0 0, L_0x8984dbf70;  1 drivers
v0x898b66800_0 .net "nab", 0 0, L_0x8984dbf00;  1 drivers
v0x898b668a0_0 .net "nbCin", 0 0, L_0x8984e4000;  1 drivers
S_0x898b63300 .scope generate, "adder[20]" "adder[20]" 6 21, 6 21 0, S_0x898b43780;
 .timescale -9 -9;
P_0x898b12740 .param/l "i" 1 6 21, +C4<010100>;
S_0x898b63480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b63300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68100 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68140 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e40e0/d .functor XOR 1, L_0x8984e0460, L_0x8984e0500, C4<0>, C4<0>;
L_0x8984e40e0 .delay 1 (1,1,1) L_0x8984e40e0/d;
L_0x8984e4150/d .functor XOR 1, L_0x8984e40e0, L_0x8984e05a0, C4<0>, C4<0>;
L_0x8984e4150 .delay 1 (1,1,1) L_0x8984e4150/d;
L_0x8984e41c0/d .functor NAND 1, L_0x8984e0460, L_0x8984e0500, C4<1>, C4<1>;
L_0x8984e41c0 .delay 1 (1,1,1) L_0x8984e41c0/d;
L_0x8984e4230/d .functor NAND 1, L_0x8984e0460, L_0x8984e05a0, C4<1>, C4<1>;
L_0x8984e4230 .delay 1 (1,1,1) L_0x8984e4230/d;
L_0x8984e42a0/d .functor NAND 1, L_0x8984e0500, L_0x8984e05a0, C4<1>, C4<1>;
L_0x8984e42a0 .delay 1 (1,1,1) L_0x8984e42a0/d;
L_0x8984e4310/d .functor NAND 1, L_0x8984e41c0, L_0x8984e4230, L_0x8984e42a0, C4<1>;
L_0x8984e4310 .delay 1 (1,1,1) L_0x8984e4310/d;
v0x898b66940_0 .net "Cin", 0 0, L_0x8984e05a0;  1 drivers
v0x898b669e0_0 .net "Cout", 0 0, L_0x8984e4310;  1 drivers
v0x898b66a80_0 .net "P", 0 0, L_0x8984e40e0;  1 drivers
v0x898b66b20_0 .net "S", 0 0, L_0x8984e4150;  1 drivers
v0x898b66bc0_0 .net "a", 0 0, L_0x8984e0460;  1 drivers
v0x898b66c60_0 .net "b", 0 0, L_0x8984e0500;  1 drivers
v0x898b66d00_0 .net "naCin", 0 0, L_0x8984e4230;  1 drivers
v0x898b66da0_0 .net "nab", 0 0, L_0x8984e41c0;  1 drivers
v0x898b66e40_0 .net "nbCin", 0 0, L_0x8984e42a0;  1 drivers
S_0x898b63600 .scope generate, "adder[21]" "adder[21]" 6 21, 6 21 0, S_0x898b43780;
 .timescale -9 -9;
P_0x898b12780 .param/l "i" 1 6 21, +C4<010101>;
S_0x898b63780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b63600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68180 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b681c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e4380/d .functor XOR 1, L_0x8984e0640, L_0x8984e06e0, C4<0>, C4<0>;
L_0x8984e4380 .delay 1 (1,1,1) L_0x8984e4380/d;
L_0x8984e43f0/d .functor XOR 1, L_0x8984e4380, L_0x8984e0780, C4<0>, C4<0>;
L_0x8984e43f0 .delay 1 (1,1,1) L_0x8984e43f0/d;
L_0x8984e4460/d .functor NAND 1, L_0x8984e0640, L_0x8984e06e0, C4<1>, C4<1>;
L_0x8984e4460 .delay 1 (1,1,1) L_0x8984e4460/d;
L_0x8984e44d0/d .functor NAND 1, L_0x8984e0640, L_0x8984e0780, C4<1>, C4<1>;
L_0x8984e44d0 .delay 1 (1,1,1) L_0x8984e44d0/d;
L_0x8984e4540/d .functor NAND 1, L_0x8984e06e0, L_0x8984e0780, C4<1>, C4<1>;
L_0x8984e4540 .delay 1 (1,1,1) L_0x8984e4540/d;
L_0x8984e45b0/d .functor NAND 1, L_0x8984e4460, L_0x8984e44d0, L_0x8984e4540, C4<1>;
L_0x8984e45b0 .delay 1 (1,1,1) L_0x8984e45b0/d;
v0x898b66ee0_0 .net "Cin", 0 0, L_0x8984e0780;  1 drivers
v0x898b66f80_0 .net "Cout", 0 0, L_0x8984e45b0;  1 drivers
v0x898b67020_0 .net "P", 0 0, L_0x8984e4380;  1 drivers
v0x898b670c0_0 .net "S", 0 0, L_0x8984e43f0;  1 drivers
v0x898b67160_0 .net "a", 0 0, L_0x8984e0640;  1 drivers
v0x898b67200_0 .net "b", 0 0, L_0x8984e06e0;  1 drivers
v0x898b672a0_0 .net "naCin", 0 0, L_0x8984e44d0;  1 drivers
v0x898b67340_0 .net "nab", 0 0, L_0x8984e4460;  1 drivers
v0x898b673e0_0 .net "nbCin", 0 0, L_0x8984e4540;  1 drivers
S_0x898b63900 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898b43780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68200 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68240 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e4620/d .functor XOR 1, L_0x8984e0820, L_0x8984e08c0, C4<0>, C4<0>;
L_0x8984e4620 .delay 1 (1,1,1) L_0x8984e4620/d;
L_0x8984e4690/d .functor XOR 1, L_0x8984e4620, v0x898b6c820_0, C4<0>, C4<0>;
L_0x8984e4690 .delay 1 (1,1,1) L_0x8984e4690/d;
L_0x8984e4700/d .functor NAND 1, L_0x8984e0820, L_0x8984e08c0, C4<1>, C4<1>;
L_0x8984e4700 .delay 1 (1,1,1) L_0x8984e4700/d;
L_0x8984e4770/d .functor NAND 1, L_0x8984e0820, v0x898b6c820_0, C4<1>, C4<1>;
L_0x8984e4770 .delay 1 (1,1,1) L_0x8984e4770/d;
L_0x8984e47e0/d .functor NAND 1, L_0x8984e08c0, v0x898b6c820_0, C4<1>, C4<1>;
L_0x8984e47e0 .delay 1 (1,1,1) L_0x8984e47e0/d;
L_0x8984e4850/d .functor NAND 1, L_0x8984e4700, L_0x8984e4770, L_0x8984e47e0, C4<1>;
L_0x8984e4850 .delay 1 (1,1,1) L_0x8984e4850/d;
v0x898b67480_0 .net "Cin", 0 0, v0x898b6c820_0;  alias, 1 drivers
v0x898b67520_0 .net "Cout", 0 0, L_0x8984e4850;  1 drivers
v0x898b675c0_0 .net "P", 0 0, L_0x8984e4620;  1 drivers
v0x898b67660_0 .net "S", 0 0, L_0x8984e4690;  1 drivers
v0x898b67700_0 .net "a", 0 0, L_0x8984e0820;  1 drivers
v0x898b677a0_0 .net "b", 0 0, L_0x8984e08c0;  1 drivers
v0x898b67840_0 .net "naCin", 0 0, L_0x8984e4770;  1 drivers
v0x898b678e0_0 .net "nab", 0 0, L_0x8984e4700;  1 drivers
v0x898b67980_0 .net "nbCin", 0 0, L_0x8984e47e0;  1 drivers
S_0x898b63a80 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898b43300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 23 "in";
    .port_info 2 /OUTPUT 23 "out";
P_0x898b121c0 .param/l "N" 0 8 4, +C4<00000000000000000000000000010111>;
v0x898b6c500_0 .net "clk", 0 0, v0x898b6caa0_0;  alias, 1 drivers
v0x898b6c5a0_0 .net "in", 22 0, L_0x8997948c0;  1 drivers
v0x898b6c640_0 .var "out", 22 0;
E_0x899701740 .event posedge, v0x898b6c3c0_0;
S_0x898b63c00 .scope generate, "WIDTH_TEST[23]" "WIDTH_TEST[23]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898b12a00 .param/l "w" 1 3 23, +C4<010111>;
v0x898b7dd60_0 .var "A", 22 0;
v0x898b7de00_0 .var "B", 22 0;
v0x898b7dea0_0 .var "Cin", 0 0;
v0x898b7df40_0 .net "Cout", 0 0, L_0x8984e3480;  1 drivers
v0x898b7dfe0_0 .net "P", 22 0, L_0x899794a00;  1 drivers
v0x898b7e080_0 .net "S", 22 0, L_0x898a7f5c0;  1 drivers
v0x898b7e120_0 .var "clk", 0 0;
v0x898b7e1c0_0 .var "expected_sum", 23 0;
v0x898b7e260_0 .net "out", 23 0, v0x898b7dcc0_0;  1 drivers
L_0x899794b40 .concat [ 23 1 0 0], L_0x898a7f5c0, L_0x8984e3480;
S_0x898b63d80 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898b63c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 23 "A";
    .port_info 3 /INPUT 23 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 23 "P";
    .port_info 7 /OUTPUT 23 "S";
P_0x898b12a40 .param/l "N" 0 4 7, +C4<00000000000000000000000000010111>;
L_0x8984f0620 .functor NOT 1, v0x898b7e120_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x8984f0690 .functor AND 1, L_0x8984f0620, L_0x898cbc640, C4<1>, C4<1>;
v0x898b7d540_0 .net "A", 22 0, v0x898b7dd60_0;  1 drivers
v0x898b7d5e0_0 .net "B", 22 0, v0x898b7de00_0;  1 drivers
v0x898b7d680_0 .net "Cin", 0 0, v0x898b7dea0_0;  1 drivers
v0x898b7d720_0 .net "Cout", 0 0, L_0x8984e3480;  alias, 1 drivers
v0x898b7d7c0_0 .net "P", 22 0, L_0x899794a00;  alias, 1 drivers
v0x898b7d860_0 .net "RCA_sum", 22 0, L_0x899794aa0;  1 drivers
v0x898b7d900_0 .net "S", 22 0, L_0x898a7f5c0;  alias, 1 drivers
v0x898b7d9a0_0 .net *"_ivl_0", 0 0, L_0x8984f0620;  1 drivers
v0x898b7da40_0 .net "clk", 0 0, v0x898b7e120_0;  1 drivers
v0x898b7dae0_0 .net "enable", 0 0, L_0x898cbc640;  1 drivers
S_0x898b70000 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898b63d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "in";
    .port_info 1 /OUTPUT 23 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898b12ac0 .param/l "N" 0 5 4, +C4<00000000000000000000000000010111>;
o0x898c59740 .functor BUFZ 23, c4<zzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898b6cc80_0 name=_ivl_0
v0x898b6cd20_0 .net "control", 0 0, L_0x8984f0690;  1 drivers
v0x898b6cdc0_0 .net "in", 22 0, L_0x899794aa0;  alias, 1 drivers
v0x898b6ce60_0 .net "out", 22 0, L_0x898a7f5c0;  alias, 1 drivers
L_0x898a7f5c0 .functor MUXZ 23, o0x898c59740, L_0x899794aa0, L_0x8984f0690, C4<>;
S_0x898b70180 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898b63d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "A";
    .port_info 1 /INPUT 23 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 23 "P";
    .port_info 5 /OUTPUT 23 "S";
P_0x898b12b00 .param/l "N" 0 6 4, +C4<00000000000000000000000000010111>;
v0x898b7d0e0_0 .net "A", 22 0, v0x898b7dd60_0;  alias, 1 drivers
v0x898b7d180_0 .net "B", 22 0, v0x898b7de00_0;  alias, 1 drivers
v0x898b7d220_0 .net "C", 22 0, L_0x899794960;  1 drivers
v0x898b7d2c0_0 .net "Cin", 0 0, v0x898b7dea0_0;  alias, 1 drivers
v0x898b7d360_0 .net "Cout", 0 0, L_0x8984e3480;  alias, 1 drivers
v0x898b7d400_0 .net "P", 22 0, L_0x899794a00;  alias, 1 drivers
v0x898b7d4a0_0 .net "S", 22 0, L_0x899794aa0;  alias, 1 drivers
L_0x8984e0a00 .part v0x898b7dd60_0, 1, 1;
L_0x8984e0aa0 .part v0x898b7de00_0, 1, 1;
L_0x8984e0b40 .part L_0x899794960, 0, 1;
L_0x8984e0be0 .part v0x898b7dd60_0, 2, 1;
L_0x8984e0c80 .part v0x898b7de00_0, 2, 1;
L_0x8984e0d20 .part L_0x899794960, 1, 1;
L_0x8984e0dc0 .part v0x898b7dd60_0, 3, 1;
L_0x8984e0e60 .part v0x898b7de00_0, 3, 1;
L_0x8984e0f00 .part L_0x899794960, 2, 1;
L_0x8984e0fa0 .part v0x898b7dd60_0, 4, 1;
L_0x8984e1040 .part v0x898b7de00_0, 4, 1;
L_0x8984e10e0 .part L_0x899794960, 3, 1;
L_0x8984e1180 .part v0x898b7dd60_0, 5, 1;
L_0x8984e1220 .part v0x898b7de00_0, 5, 1;
L_0x8984e12c0 .part L_0x899794960, 4, 1;
L_0x8984e1360 .part v0x898b7dd60_0, 6, 1;
L_0x8984e1400 .part v0x898b7de00_0, 6, 1;
L_0x8984e1540 .part L_0x899794960, 5, 1;
L_0x8984e15e0 .part v0x898b7dd60_0, 7, 1;
L_0x8984e1680 .part v0x898b7de00_0, 7, 1;
L_0x8984e1720 .part L_0x899794960, 6, 1;
L_0x8984e14a0 .part v0x898b7dd60_0, 8, 1;
L_0x8984e17c0 .part v0x898b7de00_0, 8, 1;
L_0x8984e1860 .part L_0x899794960, 7, 1;
L_0x8984e1900 .part v0x898b7dd60_0, 9, 1;
L_0x8984e19a0 .part v0x898b7de00_0, 9, 1;
L_0x8984e1a40 .part L_0x899794960, 8, 1;
L_0x8984e1ae0 .part v0x898b7dd60_0, 10, 1;
L_0x8984e1b80 .part v0x898b7de00_0, 10, 1;
L_0x8984e1c20 .part L_0x899794960, 9, 1;
L_0x8984e1cc0 .part v0x898b7dd60_0, 11, 1;
L_0x8984e1d60 .part v0x898b7de00_0, 11, 1;
L_0x8984e1e00 .part L_0x899794960, 10, 1;
L_0x8984e1ea0 .part v0x898b7dd60_0, 12, 1;
L_0x8984e1f40 .part v0x898b7de00_0, 12, 1;
L_0x8984e1fe0 .part L_0x899794960, 11, 1;
L_0x8984e2080 .part v0x898b7dd60_0, 13, 1;
L_0x8984e2120 .part v0x898b7de00_0, 13, 1;
L_0x8984e21c0 .part L_0x899794960, 12, 1;
L_0x8984e2260 .part v0x898b7dd60_0, 14, 1;
L_0x8984e2300 .part v0x898b7de00_0, 14, 1;
L_0x8984e23a0 .part L_0x899794960, 13, 1;
L_0x8984e2440 .part v0x898b7dd60_0, 15, 1;
L_0x8984e24e0 .part v0x898b7de00_0, 15, 1;
L_0x8984e2580 .part L_0x899794960, 14, 1;
L_0x8984e2620 .part v0x898b7dd60_0, 16, 1;
L_0x8984e26c0 .part v0x898b7de00_0, 16, 1;
L_0x8984e2760 .part L_0x899794960, 15, 1;
L_0x8984e2800 .part v0x898b7dd60_0, 17, 1;
L_0x8984e28a0 .part v0x898b7de00_0, 17, 1;
L_0x8984e2940 .part L_0x899794960, 16, 1;
L_0x8984e29e0 .part v0x898b7dd60_0, 18, 1;
L_0x8984e2a80 .part v0x898b7de00_0, 18, 1;
L_0x8984e2b20 .part L_0x899794960, 17, 1;
L_0x8984e2bc0 .part v0x898b7dd60_0, 19, 1;
L_0x8984e2c60 .part v0x898b7de00_0, 19, 1;
L_0x8984e2d00 .part L_0x899794960, 18, 1;
L_0x8984e2da0 .part v0x898b7dd60_0, 20, 1;
L_0x8984e2e40 .part v0x898b7de00_0, 20, 1;
L_0x8984e2ee0 .part L_0x899794960, 19, 1;
L_0x8984e2f80 .part v0x898b7dd60_0, 21, 1;
L_0x8984e3020 .part v0x898b7de00_0, 21, 1;
L_0x8984e30c0 .part L_0x899794960, 20, 1;
L_0x8984e3160 .part v0x898b7dd60_0, 22, 1;
L_0x8984e3200 .part v0x898b7de00_0, 22, 1;
L_0x8984e32a0 .part L_0x899794960, 21, 1;
L_0x8984e3340 .part v0x898b7dd60_0, 0, 1;
L_0x8984e33e0 .part v0x898b7de00_0, 0, 1;
LS_0x899794960_0_0 .concat8 [ 1 1 1 1], L_0x8984f05b0, L_0x8984e4bd0, L_0x8984e4e70, L_0x8984e5110;
LS_0x899794960_0_4 .concat8 [ 1 1 1 1], L_0x8984e53b0, L_0x8984e5650, L_0x8984e58f0, L_0x8984e5b90;
LS_0x899794960_0_8 .concat8 [ 1 1 1 1], L_0x8984e5e30, L_0x8984e60d0, L_0x8984e6370, L_0x8984e6610;
LS_0x899794960_0_12 .concat8 [ 1 1 1 1], L_0x8984e68b0, L_0x8984e6b50, L_0x8984e6df0, L_0x8984e7090;
LS_0x899794960_0_16 .concat8 [ 1 1 1 1], L_0x8984e7330, L_0x8984e75d0, L_0x8984e7870, L_0x8984e7b10;
LS_0x899794960_0_20 .concat8 [ 1 1 1 0], L_0x8984e7db0, L_0x8984f0070, L_0x8984f0310;
LS_0x899794960_1_0 .concat8 [ 4 4 4 4], LS_0x899794960_0_0, LS_0x899794960_0_4, LS_0x899794960_0_8, LS_0x899794960_0_12;
LS_0x899794960_1_4 .concat8 [ 4 3 0 0], LS_0x899794960_0_16, LS_0x899794960_0_20;
L_0x899794960 .concat8 [ 16 7 0 0], LS_0x899794960_1_0, LS_0x899794960_1_4;
LS_0x899794a00_0_0 .concat8 [ 1 1 1 1], L_0x8984f0380, L_0x8984e49a0, L_0x8984e4c40, L_0x8984e4ee0;
LS_0x899794a00_0_4 .concat8 [ 1 1 1 1], L_0x8984e5180, L_0x8984e5420, L_0x8984e56c0, L_0x8984e5960;
LS_0x899794a00_0_8 .concat8 [ 1 1 1 1], L_0x8984e5c00, L_0x8984e5ea0, L_0x8984e6140, L_0x8984e63e0;
LS_0x899794a00_0_12 .concat8 [ 1 1 1 1], L_0x8984e6680, L_0x8984e6920, L_0x8984e6bc0, L_0x8984e6e60;
LS_0x899794a00_0_16 .concat8 [ 1 1 1 1], L_0x8984e7100, L_0x8984e73a0, L_0x8984e7640, L_0x8984e78e0;
LS_0x899794a00_0_20 .concat8 [ 1 1 1 0], L_0x8984e7b80, L_0x8984e7e20, L_0x8984f00e0;
LS_0x899794a00_1_0 .concat8 [ 4 4 4 4], LS_0x899794a00_0_0, LS_0x899794a00_0_4, LS_0x899794a00_0_8, LS_0x899794a00_0_12;
LS_0x899794a00_1_4 .concat8 [ 4 3 0 0], LS_0x899794a00_0_16, LS_0x899794a00_0_20;
L_0x899794a00 .concat8 [ 16 7 0 0], LS_0x899794a00_1_0, LS_0x899794a00_1_4;
LS_0x899794aa0_0_0 .concat8 [ 1 1 1 1], L_0x8984f03f0, L_0x8984e4a10, L_0x8984e4cb0, L_0x8984e4f50;
LS_0x899794aa0_0_4 .concat8 [ 1 1 1 1], L_0x8984e51f0, L_0x8984e5490, L_0x8984e5730, L_0x8984e59d0;
LS_0x899794aa0_0_8 .concat8 [ 1 1 1 1], L_0x8984e5c70, L_0x8984e5f10, L_0x8984e61b0, L_0x8984e6450;
LS_0x899794aa0_0_12 .concat8 [ 1 1 1 1], L_0x8984e66f0, L_0x8984e6990, L_0x8984e6c30, L_0x8984e6ed0;
LS_0x899794aa0_0_16 .concat8 [ 1 1 1 1], L_0x8984e7170, L_0x8984e7410, L_0x8984e76b0, L_0x8984e7950;
LS_0x899794aa0_0_20 .concat8 [ 1 1 1 0], L_0x8984e7bf0, L_0x8984e7e90, L_0x8984f0150;
LS_0x899794aa0_1_0 .concat8 [ 4 4 4 4], LS_0x899794aa0_0_0, LS_0x899794aa0_0_4, LS_0x899794aa0_0_8, LS_0x899794aa0_0_12;
LS_0x899794aa0_1_4 .concat8 [ 4 3 0 0], LS_0x899794aa0_0_16, LS_0x899794aa0_0_20;
L_0x899794aa0 .concat8 [ 16 7 0 0], LS_0x899794aa0_1_0, LS_0x899794aa0_1_4;
L_0x8984e3480 .part L_0x899794960, 22, 1;
S_0x898b70300 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b12b40 .param/l "i" 1 6 21, +C4<01>;
S_0x898b70480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b70300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68280 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b682c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e49a0/d .functor XOR 1, L_0x8984e0a00, L_0x8984e0aa0, C4<0>, C4<0>;
L_0x8984e49a0 .delay 1 (1,1,1) L_0x8984e49a0/d;
L_0x8984e4a10/d .functor XOR 1, L_0x8984e49a0, L_0x8984e0b40, C4<0>, C4<0>;
L_0x8984e4a10 .delay 1 (1,1,1) L_0x8984e4a10/d;
L_0x8984e4a80/d .functor NAND 1, L_0x8984e0a00, L_0x8984e0aa0, C4<1>, C4<1>;
L_0x8984e4a80 .delay 1 (1,1,1) L_0x8984e4a80/d;
L_0x8984e4af0/d .functor NAND 1, L_0x8984e0a00, L_0x8984e0b40, C4<1>, C4<1>;
L_0x8984e4af0 .delay 1 (1,1,1) L_0x8984e4af0/d;
L_0x8984e4b60/d .functor NAND 1, L_0x8984e0aa0, L_0x8984e0b40, C4<1>, C4<1>;
L_0x8984e4b60 .delay 1 (1,1,1) L_0x8984e4b60/d;
L_0x8984e4bd0/d .functor NAND 1, L_0x8984e4a80, L_0x8984e4af0, L_0x8984e4b60, C4<1>;
L_0x8984e4bd0 .delay 1 (1,1,1) L_0x8984e4bd0/d;
v0x898b6cf00_0 .net "Cin", 0 0, L_0x8984e0b40;  1 drivers
v0x898b6cfa0_0 .net "Cout", 0 0, L_0x8984e4bd0;  1 drivers
v0x898b6d040_0 .net "P", 0 0, L_0x8984e49a0;  1 drivers
v0x898b6d0e0_0 .net "S", 0 0, L_0x8984e4a10;  1 drivers
v0x898b6d180_0 .net "a", 0 0, L_0x8984e0a00;  1 drivers
v0x898b6d220_0 .net "b", 0 0, L_0x8984e0aa0;  1 drivers
v0x898b6d2c0_0 .net "naCin", 0 0, L_0x8984e4af0;  1 drivers
v0x898b6d360_0 .net "nab", 0 0, L_0x8984e4a80;  1 drivers
v0x898b6d400_0 .net "nbCin", 0 0, L_0x8984e4b60;  1 drivers
S_0x898b70600 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b12b80 .param/l "i" 1 6 21, +C4<010>;
S_0x898b70780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b70600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68300 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68340 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e4c40/d .functor XOR 1, L_0x8984e0be0, L_0x8984e0c80, C4<0>, C4<0>;
L_0x8984e4c40 .delay 1 (1,1,1) L_0x8984e4c40/d;
L_0x8984e4cb0/d .functor XOR 1, L_0x8984e4c40, L_0x8984e0d20, C4<0>, C4<0>;
L_0x8984e4cb0 .delay 1 (1,1,1) L_0x8984e4cb0/d;
L_0x8984e4d20/d .functor NAND 1, L_0x8984e0be0, L_0x8984e0c80, C4<1>, C4<1>;
L_0x8984e4d20 .delay 1 (1,1,1) L_0x8984e4d20/d;
L_0x8984e4d90/d .functor NAND 1, L_0x8984e0be0, L_0x8984e0d20, C4<1>, C4<1>;
L_0x8984e4d90 .delay 1 (1,1,1) L_0x8984e4d90/d;
L_0x8984e4e00/d .functor NAND 1, L_0x8984e0c80, L_0x8984e0d20, C4<1>, C4<1>;
L_0x8984e4e00 .delay 1 (1,1,1) L_0x8984e4e00/d;
L_0x8984e4e70/d .functor NAND 1, L_0x8984e4d20, L_0x8984e4d90, L_0x8984e4e00, C4<1>;
L_0x8984e4e70 .delay 1 (1,1,1) L_0x8984e4e70/d;
v0x898b6d4a0_0 .net "Cin", 0 0, L_0x8984e0d20;  1 drivers
v0x898b6d540_0 .net "Cout", 0 0, L_0x8984e4e70;  1 drivers
v0x898b6d5e0_0 .net "P", 0 0, L_0x8984e4c40;  1 drivers
v0x898b6d680_0 .net "S", 0 0, L_0x8984e4cb0;  1 drivers
v0x898b6d720_0 .net "a", 0 0, L_0x8984e0be0;  1 drivers
v0x898b6d7c0_0 .net "b", 0 0, L_0x8984e0c80;  1 drivers
v0x898b6d860_0 .net "naCin", 0 0, L_0x8984e4d90;  1 drivers
v0x898b6d900_0 .net "nab", 0 0, L_0x8984e4d20;  1 drivers
v0x898b6d9a0_0 .net "nbCin", 0 0, L_0x8984e4e00;  1 drivers
S_0x898b70900 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b12bc0 .param/l "i" 1 6 21, +C4<011>;
S_0x898b70a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b70900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68380 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b683c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e4ee0/d .functor XOR 1, L_0x8984e0dc0, L_0x8984e0e60, C4<0>, C4<0>;
L_0x8984e4ee0 .delay 1 (1,1,1) L_0x8984e4ee0/d;
L_0x8984e4f50/d .functor XOR 1, L_0x8984e4ee0, L_0x8984e0f00, C4<0>, C4<0>;
L_0x8984e4f50 .delay 1 (1,1,1) L_0x8984e4f50/d;
L_0x8984e4fc0/d .functor NAND 1, L_0x8984e0dc0, L_0x8984e0e60, C4<1>, C4<1>;
L_0x8984e4fc0 .delay 1 (1,1,1) L_0x8984e4fc0/d;
L_0x8984e5030/d .functor NAND 1, L_0x8984e0dc0, L_0x8984e0f00, C4<1>, C4<1>;
L_0x8984e5030 .delay 1 (1,1,1) L_0x8984e5030/d;
L_0x8984e50a0/d .functor NAND 1, L_0x8984e0e60, L_0x8984e0f00, C4<1>, C4<1>;
L_0x8984e50a0 .delay 1 (1,1,1) L_0x8984e50a0/d;
L_0x8984e5110/d .functor NAND 1, L_0x8984e4fc0, L_0x8984e5030, L_0x8984e50a0, C4<1>;
L_0x8984e5110 .delay 1 (1,1,1) L_0x8984e5110/d;
v0x898b6da40_0 .net "Cin", 0 0, L_0x8984e0f00;  1 drivers
v0x898b6dae0_0 .net "Cout", 0 0, L_0x8984e5110;  1 drivers
v0x898b6db80_0 .net "P", 0 0, L_0x8984e4ee0;  1 drivers
v0x898b6dc20_0 .net "S", 0 0, L_0x8984e4f50;  1 drivers
v0x898b6dcc0_0 .net "a", 0 0, L_0x8984e0dc0;  1 drivers
v0x898b6dd60_0 .net "b", 0 0, L_0x8984e0e60;  1 drivers
v0x898b6de00_0 .net "naCin", 0 0, L_0x8984e5030;  1 drivers
v0x898b6dea0_0 .net "nab", 0 0, L_0x8984e4fc0;  1 drivers
v0x898b6df40_0 .net "nbCin", 0 0, L_0x8984e50a0;  1 drivers
S_0x898b70c00 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b12c00 .param/l "i" 1 6 21, +C4<0100>;
S_0x898b70d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b70c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68400 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68440 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e5180/d .functor XOR 1, L_0x8984e0fa0, L_0x8984e1040, C4<0>, C4<0>;
L_0x8984e5180 .delay 1 (1,1,1) L_0x8984e5180/d;
L_0x8984e51f0/d .functor XOR 1, L_0x8984e5180, L_0x8984e10e0, C4<0>, C4<0>;
L_0x8984e51f0 .delay 1 (1,1,1) L_0x8984e51f0/d;
L_0x8984e5260/d .functor NAND 1, L_0x8984e0fa0, L_0x8984e1040, C4<1>, C4<1>;
L_0x8984e5260 .delay 1 (1,1,1) L_0x8984e5260/d;
L_0x8984e52d0/d .functor NAND 1, L_0x8984e0fa0, L_0x8984e10e0, C4<1>, C4<1>;
L_0x8984e52d0 .delay 1 (1,1,1) L_0x8984e52d0/d;
L_0x8984e5340/d .functor NAND 1, L_0x8984e1040, L_0x8984e10e0, C4<1>, C4<1>;
L_0x8984e5340 .delay 1 (1,1,1) L_0x8984e5340/d;
L_0x8984e53b0/d .functor NAND 1, L_0x8984e5260, L_0x8984e52d0, L_0x8984e5340, C4<1>;
L_0x8984e53b0 .delay 1 (1,1,1) L_0x8984e53b0/d;
v0x898b6dfe0_0 .net "Cin", 0 0, L_0x8984e10e0;  1 drivers
v0x898b6e080_0 .net "Cout", 0 0, L_0x8984e53b0;  1 drivers
v0x898b6e120_0 .net "P", 0 0, L_0x8984e5180;  1 drivers
v0x898b6e1c0_0 .net "S", 0 0, L_0x8984e51f0;  1 drivers
v0x898b6e260_0 .net "a", 0 0, L_0x8984e0fa0;  1 drivers
v0x898b6e300_0 .net "b", 0 0, L_0x8984e1040;  1 drivers
v0x898b6e3a0_0 .net "naCin", 0 0, L_0x8984e52d0;  1 drivers
v0x898b6e440_0 .net "nab", 0 0, L_0x8984e5260;  1 drivers
v0x898b6e4e0_0 .net "nbCin", 0 0, L_0x8984e5340;  1 drivers
S_0x898b70f00 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b12c80 .param/l "i" 1 6 21, +C4<0101>;
S_0x898b71080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b70f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68480 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b684c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e5420/d .functor XOR 1, L_0x8984e1180, L_0x8984e1220, C4<0>, C4<0>;
L_0x8984e5420 .delay 1 (1,1,1) L_0x8984e5420/d;
L_0x8984e5490/d .functor XOR 1, L_0x8984e5420, L_0x8984e12c0, C4<0>, C4<0>;
L_0x8984e5490 .delay 1 (1,1,1) L_0x8984e5490/d;
L_0x8984e5500/d .functor NAND 1, L_0x8984e1180, L_0x8984e1220, C4<1>, C4<1>;
L_0x8984e5500 .delay 1 (1,1,1) L_0x8984e5500/d;
L_0x8984e5570/d .functor NAND 1, L_0x8984e1180, L_0x8984e12c0, C4<1>, C4<1>;
L_0x8984e5570 .delay 1 (1,1,1) L_0x8984e5570/d;
L_0x8984e55e0/d .functor NAND 1, L_0x8984e1220, L_0x8984e12c0, C4<1>, C4<1>;
L_0x8984e55e0 .delay 1 (1,1,1) L_0x8984e55e0/d;
L_0x8984e5650/d .functor NAND 1, L_0x8984e5500, L_0x8984e5570, L_0x8984e55e0, C4<1>;
L_0x8984e5650 .delay 1 (1,1,1) L_0x8984e5650/d;
v0x898b6e580_0 .net "Cin", 0 0, L_0x8984e12c0;  1 drivers
v0x898b6e620_0 .net "Cout", 0 0, L_0x8984e5650;  1 drivers
v0x898b6e6c0_0 .net "P", 0 0, L_0x8984e5420;  1 drivers
v0x898b6e760_0 .net "S", 0 0, L_0x8984e5490;  1 drivers
v0x898b6e800_0 .net "a", 0 0, L_0x8984e1180;  1 drivers
v0x898b6e8a0_0 .net "b", 0 0, L_0x8984e1220;  1 drivers
v0x898b6e940_0 .net "naCin", 0 0, L_0x8984e5570;  1 drivers
v0x898b6e9e0_0 .net "nab", 0 0, L_0x8984e5500;  1 drivers
v0x898b6ea80_0 .net "nbCin", 0 0, L_0x8984e55e0;  1 drivers
S_0x898b71200 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b12cc0 .param/l "i" 1 6 21, +C4<0110>;
S_0x898b71380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b71200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68500 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68540 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e56c0/d .functor XOR 1, L_0x8984e1360, L_0x8984e1400, C4<0>, C4<0>;
L_0x8984e56c0 .delay 1 (1,1,1) L_0x8984e56c0/d;
L_0x8984e5730/d .functor XOR 1, L_0x8984e56c0, L_0x8984e1540, C4<0>, C4<0>;
L_0x8984e5730 .delay 1 (1,1,1) L_0x8984e5730/d;
L_0x8984e57a0/d .functor NAND 1, L_0x8984e1360, L_0x8984e1400, C4<1>, C4<1>;
L_0x8984e57a0 .delay 1 (1,1,1) L_0x8984e57a0/d;
L_0x8984e5810/d .functor NAND 1, L_0x8984e1360, L_0x8984e1540, C4<1>, C4<1>;
L_0x8984e5810 .delay 1 (1,1,1) L_0x8984e5810/d;
L_0x8984e5880/d .functor NAND 1, L_0x8984e1400, L_0x8984e1540, C4<1>, C4<1>;
L_0x8984e5880 .delay 1 (1,1,1) L_0x8984e5880/d;
L_0x8984e58f0/d .functor NAND 1, L_0x8984e57a0, L_0x8984e5810, L_0x8984e5880, C4<1>;
L_0x8984e58f0 .delay 1 (1,1,1) L_0x8984e58f0/d;
v0x898b6eb20_0 .net "Cin", 0 0, L_0x8984e1540;  1 drivers
v0x898b6ebc0_0 .net "Cout", 0 0, L_0x8984e58f0;  1 drivers
v0x898b6ec60_0 .net "P", 0 0, L_0x8984e56c0;  1 drivers
v0x898b6ed00_0 .net "S", 0 0, L_0x8984e5730;  1 drivers
v0x898b6eda0_0 .net "a", 0 0, L_0x8984e1360;  1 drivers
v0x898b6ee40_0 .net "b", 0 0, L_0x8984e1400;  1 drivers
v0x898b6eee0_0 .net "naCin", 0 0, L_0x8984e5810;  1 drivers
v0x898b6ef80_0 .net "nab", 0 0, L_0x8984e57a0;  1 drivers
v0x898b6f020_0 .net "nbCin", 0 0, L_0x8984e5880;  1 drivers
S_0x898b71500 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b12d00 .param/l "i" 1 6 21, +C4<0111>;
S_0x898b71680 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b71500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68580 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b685c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e5960/d .functor XOR 1, L_0x8984e15e0, L_0x8984e1680, C4<0>, C4<0>;
L_0x8984e5960 .delay 1 (1,1,1) L_0x8984e5960/d;
L_0x8984e59d0/d .functor XOR 1, L_0x8984e5960, L_0x8984e1720, C4<0>, C4<0>;
L_0x8984e59d0 .delay 1 (1,1,1) L_0x8984e59d0/d;
L_0x8984e5a40/d .functor NAND 1, L_0x8984e15e0, L_0x8984e1680, C4<1>, C4<1>;
L_0x8984e5a40 .delay 1 (1,1,1) L_0x8984e5a40/d;
L_0x8984e5ab0/d .functor NAND 1, L_0x8984e15e0, L_0x8984e1720, C4<1>, C4<1>;
L_0x8984e5ab0 .delay 1 (1,1,1) L_0x8984e5ab0/d;
L_0x8984e5b20/d .functor NAND 1, L_0x8984e1680, L_0x8984e1720, C4<1>, C4<1>;
L_0x8984e5b20 .delay 1 (1,1,1) L_0x8984e5b20/d;
L_0x8984e5b90/d .functor NAND 1, L_0x8984e5a40, L_0x8984e5ab0, L_0x8984e5b20, C4<1>;
L_0x8984e5b90 .delay 1 (1,1,1) L_0x8984e5b90/d;
v0x898b6f0c0_0 .net "Cin", 0 0, L_0x8984e1720;  1 drivers
v0x898b6f160_0 .net "Cout", 0 0, L_0x8984e5b90;  1 drivers
v0x898b6f200_0 .net "P", 0 0, L_0x8984e5960;  1 drivers
v0x898b6f2a0_0 .net "S", 0 0, L_0x8984e59d0;  1 drivers
v0x898b6f340_0 .net "a", 0 0, L_0x8984e15e0;  1 drivers
v0x898b6f3e0_0 .net "b", 0 0, L_0x8984e1680;  1 drivers
v0x898b6f480_0 .net "naCin", 0 0, L_0x8984e5ab0;  1 drivers
v0x898b6f520_0 .net "nab", 0 0, L_0x8984e5a40;  1 drivers
v0x898b6f5c0_0 .net "nbCin", 0 0, L_0x8984e5b20;  1 drivers
S_0x898b71800 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b12d40 .param/l "i" 1 6 21, +C4<01000>;
S_0x898b71980 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b71800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68600 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68640 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e5c00/d .functor XOR 1, L_0x8984e14a0, L_0x8984e17c0, C4<0>, C4<0>;
L_0x8984e5c00 .delay 1 (1,1,1) L_0x8984e5c00/d;
L_0x8984e5c70/d .functor XOR 1, L_0x8984e5c00, L_0x8984e1860, C4<0>, C4<0>;
L_0x8984e5c70 .delay 1 (1,1,1) L_0x8984e5c70/d;
L_0x8984e5ce0/d .functor NAND 1, L_0x8984e14a0, L_0x8984e17c0, C4<1>, C4<1>;
L_0x8984e5ce0 .delay 1 (1,1,1) L_0x8984e5ce0/d;
L_0x8984e5d50/d .functor NAND 1, L_0x8984e14a0, L_0x8984e1860, C4<1>, C4<1>;
L_0x8984e5d50 .delay 1 (1,1,1) L_0x8984e5d50/d;
L_0x8984e5dc0/d .functor NAND 1, L_0x8984e17c0, L_0x8984e1860, C4<1>, C4<1>;
L_0x8984e5dc0 .delay 1 (1,1,1) L_0x8984e5dc0/d;
L_0x8984e5e30/d .functor NAND 1, L_0x8984e5ce0, L_0x8984e5d50, L_0x8984e5dc0, C4<1>;
L_0x8984e5e30 .delay 1 (1,1,1) L_0x8984e5e30/d;
v0x898b6f660_0 .net "Cin", 0 0, L_0x8984e1860;  1 drivers
v0x898b6f700_0 .net "Cout", 0 0, L_0x8984e5e30;  1 drivers
v0x898b6f7a0_0 .net "P", 0 0, L_0x8984e5c00;  1 drivers
v0x898b6f840_0 .net "S", 0 0, L_0x8984e5c70;  1 drivers
v0x898b6f8e0_0 .net "a", 0 0, L_0x8984e14a0;  1 drivers
v0x898b6f980_0 .net "b", 0 0, L_0x8984e17c0;  1 drivers
v0x898b6fa20_0 .net "naCin", 0 0, L_0x8984e5d50;  1 drivers
v0x898b6fac0_0 .net "nab", 0 0, L_0x8984e5ce0;  1 drivers
v0x898b6fb60_0 .net "nbCin", 0 0, L_0x8984e5dc0;  1 drivers
S_0x898b71b00 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b12c40 .param/l "i" 1 6 21, +C4<01001>;
S_0x898b71c80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b71b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68700 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68740 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e5ea0/d .functor XOR 1, L_0x8984e1900, L_0x8984e19a0, C4<0>, C4<0>;
L_0x8984e5ea0 .delay 1 (1,1,1) L_0x8984e5ea0/d;
L_0x8984e5f10/d .functor XOR 1, L_0x8984e5ea0, L_0x8984e1a40, C4<0>, C4<0>;
L_0x8984e5f10 .delay 1 (1,1,1) L_0x8984e5f10/d;
L_0x8984e5f80/d .functor NAND 1, L_0x8984e1900, L_0x8984e19a0, C4<1>, C4<1>;
L_0x8984e5f80 .delay 1 (1,1,1) L_0x8984e5f80/d;
L_0x8984e5ff0/d .functor NAND 1, L_0x8984e1900, L_0x8984e1a40, C4<1>, C4<1>;
L_0x8984e5ff0 .delay 1 (1,1,1) L_0x8984e5ff0/d;
L_0x8984e6060/d .functor NAND 1, L_0x8984e19a0, L_0x8984e1a40, C4<1>, C4<1>;
L_0x8984e6060 .delay 1 (1,1,1) L_0x8984e6060/d;
L_0x8984e60d0/d .functor NAND 1, L_0x8984e5f80, L_0x8984e5ff0, L_0x8984e6060, C4<1>;
L_0x8984e60d0 .delay 1 (1,1,1) L_0x8984e60d0/d;
v0x898b6fc00_0 .net "Cin", 0 0, L_0x8984e1a40;  1 drivers
v0x898b6fca0_0 .net "Cout", 0 0, L_0x8984e60d0;  1 drivers
v0x898b6fd40_0 .net "P", 0 0, L_0x8984e5ea0;  1 drivers
v0x898b6fde0_0 .net "S", 0 0, L_0x8984e5f10;  1 drivers
v0x898b6fe80_0 .net "a", 0 0, L_0x8984e1900;  1 drivers
v0x898b6ff20_0 .net "b", 0 0, L_0x8984e19a0;  1 drivers
v0x898b74000_0 .net "naCin", 0 0, L_0x8984e5ff0;  1 drivers
v0x898b740a0_0 .net "nab", 0 0, L_0x8984e5f80;  1 drivers
v0x898b74140_0 .net "nbCin", 0 0, L_0x8984e6060;  1 drivers
S_0x898b71e00 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b12d80 .param/l "i" 1 6 21, +C4<01010>;
S_0x898b71f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b71e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68780 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b687c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e6140/d .functor XOR 1, L_0x8984e1ae0, L_0x8984e1b80, C4<0>, C4<0>;
L_0x8984e6140 .delay 1 (1,1,1) L_0x8984e6140/d;
L_0x8984e61b0/d .functor XOR 1, L_0x8984e6140, L_0x8984e1c20, C4<0>, C4<0>;
L_0x8984e61b0 .delay 1 (1,1,1) L_0x8984e61b0/d;
L_0x8984e6220/d .functor NAND 1, L_0x8984e1ae0, L_0x8984e1b80, C4<1>, C4<1>;
L_0x8984e6220 .delay 1 (1,1,1) L_0x8984e6220/d;
L_0x8984e6290/d .functor NAND 1, L_0x8984e1ae0, L_0x8984e1c20, C4<1>, C4<1>;
L_0x8984e6290 .delay 1 (1,1,1) L_0x8984e6290/d;
L_0x8984e6300/d .functor NAND 1, L_0x8984e1b80, L_0x8984e1c20, C4<1>, C4<1>;
L_0x8984e6300 .delay 1 (1,1,1) L_0x8984e6300/d;
L_0x8984e6370/d .functor NAND 1, L_0x8984e6220, L_0x8984e6290, L_0x8984e6300, C4<1>;
L_0x8984e6370 .delay 1 (1,1,1) L_0x8984e6370/d;
v0x898b741e0_0 .net "Cin", 0 0, L_0x8984e1c20;  1 drivers
v0x898b74280_0 .net "Cout", 0 0, L_0x8984e6370;  1 drivers
v0x898b74320_0 .net "P", 0 0, L_0x8984e6140;  1 drivers
v0x898b743c0_0 .net "S", 0 0, L_0x8984e61b0;  1 drivers
v0x898b74460_0 .net "a", 0 0, L_0x8984e1ae0;  1 drivers
v0x898b74500_0 .net "b", 0 0, L_0x8984e1b80;  1 drivers
v0x898b745a0_0 .net "naCin", 0 0, L_0x8984e6290;  1 drivers
v0x898b74640_0 .net "nab", 0 0, L_0x8984e6220;  1 drivers
v0x898b746e0_0 .net "nbCin", 0 0, L_0x8984e6300;  1 drivers
S_0x898b72100 .scope generate, "adder[11]" "adder[11]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b12dc0 .param/l "i" 1 6 21, +C4<01011>;
S_0x898b72280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b72100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68800 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68840 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e63e0/d .functor XOR 1, L_0x8984e1cc0, L_0x8984e1d60, C4<0>, C4<0>;
L_0x8984e63e0 .delay 1 (1,1,1) L_0x8984e63e0/d;
L_0x8984e6450/d .functor XOR 1, L_0x8984e63e0, L_0x8984e1e00, C4<0>, C4<0>;
L_0x8984e6450 .delay 1 (1,1,1) L_0x8984e6450/d;
L_0x8984e64c0/d .functor NAND 1, L_0x8984e1cc0, L_0x8984e1d60, C4<1>, C4<1>;
L_0x8984e64c0 .delay 1 (1,1,1) L_0x8984e64c0/d;
L_0x8984e6530/d .functor NAND 1, L_0x8984e1cc0, L_0x8984e1e00, C4<1>, C4<1>;
L_0x8984e6530 .delay 1 (1,1,1) L_0x8984e6530/d;
L_0x8984e65a0/d .functor NAND 1, L_0x8984e1d60, L_0x8984e1e00, C4<1>, C4<1>;
L_0x8984e65a0 .delay 1 (1,1,1) L_0x8984e65a0/d;
L_0x8984e6610/d .functor NAND 1, L_0x8984e64c0, L_0x8984e6530, L_0x8984e65a0, C4<1>;
L_0x8984e6610 .delay 1 (1,1,1) L_0x8984e6610/d;
v0x898b74780_0 .net "Cin", 0 0, L_0x8984e1e00;  1 drivers
v0x898b74820_0 .net "Cout", 0 0, L_0x8984e6610;  1 drivers
v0x898b748c0_0 .net "P", 0 0, L_0x8984e63e0;  1 drivers
v0x898b74960_0 .net "S", 0 0, L_0x8984e6450;  1 drivers
v0x898b74a00_0 .net "a", 0 0, L_0x8984e1cc0;  1 drivers
v0x898b74aa0_0 .net "b", 0 0, L_0x8984e1d60;  1 drivers
v0x898b74b40_0 .net "naCin", 0 0, L_0x8984e6530;  1 drivers
v0x898b74be0_0 .net "nab", 0 0, L_0x8984e64c0;  1 drivers
v0x898b74c80_0 .net "nbCin", 0 0, L_0x8984e65a0;  1 drivers
S_0x898b72400 .scope generate, "adder[12]" "adder[12]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b12e00 .param/l "i" 1 6 21, +C4<01100>;
S_0x898b72580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b72400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68880 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b688c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e6680/d .functor XOR 1, L_0x8984e1ea0, L_0x8984e1f40, C4<0>, C4<0>;
L_0x8984e6680 .delay 1 (1,1,1) L_0x8984e6680/d;
L_0x8984e66f0/d .functor XOR 1, L_0x8984e6680, L_0x8984e1fe0, C4<0>, C4<0>;
L_0x8984e66f0 .delay 1 (1,1,1) L_0x8984e66f0/d;
L_0x8984e6760/d .functor NAND 1, L_0x8984e1ea0, L_0x8984e1f40, C4<1>, C4<1>;
L_0x8984e6760 .delay 1 (1,1,1) L_0x8984e6760/d;
L_0x8984e67d0/d .functor NAND 1, L_0x8984e1ea0, L_0x8984e1fe0, C4<1>, C4<1>;
L_0x8984e67d0 .delay 1 (1,1,1) L_0x8984e67d0/d;
L_0x8984e6840/d .functor NAND 1, L_0x8984e1f40, L_0x8984e1fe0, C4<1>, C4<1>;
L_0x8984e6840 .delay 1 (1,1,1) L_0x8984e6840/d;
L_0x8984e68b0/d .functor NAND 1, L_0x8984e6760, L_0x8984e67d0, L_0x8984e6840, C4<1>;
L_0x8984e68b0 .delay 1 (1,1,1) L_0x8984e68b0/d;
v0x898b74d20_0 .net "Cin", 0 0, L_0x8984e1fe0;  1 drivers
v0x898b74dc0_0 .net "Cout", 0 0, L_0x8984e68b0;  1 drivers
v0x898b74e60_0 .net "P", 0 0, L_0x8984e6680;  1 drivers
v0x898b74f00_0 .net "S", 0 0, L_0x8984e66f0;  1 drivers
v0x898b74fa0_0 .net "a", 0 0, L_0x8984e1ea0;  1 drivers
v0x898b75040_0 .net "b", 0 0, L_0x8984e1f40;  1 drivers
v0x898b750e0_0 .net "naCin", 0 0, L_0x8984e67d0;  1 drivers
v0x898b75180_0 .net "nab", 0 0, L_0x8984e6760;  1 drivers
v0x898b75220_0 .net "nbCin", 0 0, L_0x8984e6840;  1 drivers
S_0x898b72700 .scope generate, "adder[13]" "adder[13]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b12e40 .param/l "i" 1 6 21, +C4<01101>;
S_0x898b72880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b72700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68900 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68940 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e6920/d .functor XOR 1, L_0x8984e2080, L_0x8984e2120, C4<0>, C4<0>;
L_0x8984e6920 .delay 1 (1,1,1) L_0x8984e6920/d;
L_0x8984e6990/d .functor XOR 1, L_0x8984e6920, L_0x8984e21c0, C4<0>, C4<0>;
L_0x8984e6990 .delay 1 (1,1,1) L_0x8984e6990/d;
L_0x8984e6a00/d .functor NAND 1, L_0x8984e2080, L_0x8984e2120, C4<1>, C4<1>;
L_0x8984e6a00 .delay 1 (1,1,1) L_0x8984e6a00/d;
L_0x8984e6a70/d .functor NAND 1, L_0x8984e2080, L_0x8984e21c0, C4<1>, C4<1>;
L_0x8984e6a70 .delay 1 (1,1,1) L_0x8984e6a70/d;
L_0x8984e6ae0/d .functor NAND 1, L_0x8984e2120, L_0x8984e21c0, C4<1>, C4<1>;
L_0x8984e6ae0 .delay 1 (1,1,1) L_0x8984e6ae0/d;
L_0x8984e6b50/d .functor NAND 1, L_0x8984e6a00, L_0x8984e6a70, L_0x8984e6ae0, C4<1>;
L_0x8984e6b50 .delay 1 (1,1,1) L_0x8984e6b50/d;
v0x898b752c0_0 .net "Cin", 0 0, L_0x8984e21c0;  1 drivers
v0x898b75360_0 .net "Cout", 0 0, L_0x8984e6b50;  1 drivers
v0x898b75400_0 .net "P", 0 0, L_0x8984e6920;  1 drivers
v0x898b754a0_0 .net "S", 0 0, L_0x8984e6990;  1 drivers
v0x898b75540_0 .net "a", 0 0, L_0x8984e2080;  1 drivers
v0x898b755e0_0 .net "b", 0 0, L_0x8984e2120;  1 drivers
v0x898b75680_0 .net "naCin", 0 0, L_0x8984e6a70;  1 drivers
v0x898b75720_0 .net "nab", 0 0, L_0x8984e6a00;  1 drivers
v0x898b757c0_0 .net "nbCin", 0 0, L_0x8984e6ae0;  1 drivers
S_0x898b72a00 .scope generate, "adder[14]" "adder[14]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b12e80 .param/l "i" 1 6 21, +C4<01110>;
S_0x898b72b80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b72a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68980 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b689c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e6bc0/d .functor XOR 1, L_0x8984e2260, L_0x8984e2300, C4<0>, C4<0>;
L_0x8984e6bc0 .delay 1 (1,1,1) L_0x8984e6bc0/d;
L_0x8984e6c30/d .functor XOR 1, L_0x8984e6bc0, L_0x8984e23a0, C4<0>, C4<0>;
L_0x8984e6c30 .delay 1 (1,1,1) L_0x8984e6c30/d;
L_0x8984e6ca0/d .functor NAND 1, L_0x8984e2260, L_0x8984e2300, C4<1>, C4<1>;
L_0x8984e6ca0 .delay 1 (1,1,1) L_0x8984e6ca0/d;
L_0x8984e6d10/d .functor NAND 1, L_0x8984e2260, L_0x8984e23a0, C4<1>, C4<1>;
L_0x8984e6d10 .delay 1 (1,1,1) L_0x8984e6d10/d;
L_0x8984e6d80/d .functor NAND 1, L_0x8984e2300, L_0x8984e23a0, C4<1>, C4<1>;
L_0x8984e6d80 .delay 1 (1,1,1) L_0x8984e6d80/d;
L_0x8984e6df0/d .functor NAND 1, L_0x8984e6ca0, L_0x8984e6d10, L_0x8984e6d80, C4<1>;
L_0x8984e6df0 .delay 1 (1,1,1) L_0x8984e6df0/d;
v0x898b75860_0 .net "Cin", 0 0, L_0x8984e23a0;  1 drivers
v0x898b75900_0 .net "Cout", 0 0, L_0x8984e6df0;  1 drivers
v0x898b759a0_0 .net "P", 0 0, L_0x8984e6bc0;  1 drivers
v0x898b75a40_0 .net "S", 0 0, L_0x8984e6c30;  1 drivers
v0x898b75ae0_0 .net "a", 0 0, L_0x8984e2260;  1 drivers
v0x898b75b80_0 .net "b", 0 0, L_0x8984e2300;  1 drivers
v0x898b75c20_0 .net "naCin", 0 0, L_0x8984e6d10;  1 drivers
v0x898b75cc0_0 .net "nab", 0 0, L_0x8984e6ca0;  1 drivers
v0x898b75d60_0 .net "nbCin", 0 0, L_0x8984e6d80;  1 drivers
S_0x898b72d00 .scope generate, "adder[15]" "adder[15]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b12ec0 .param/l "i" 1 6 21, +C4<01111>;
S_0x898b72e80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b72d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68a00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68a40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e6e60/d .functor XOR 1, L_0x8984e2440, L_0x8984e24e0, C4<0>, C4<0>;
L_0x8984e6e60 .delay 1 (1,1,1) L_0x8984e6e60/d;
L_0x8984e6ed0/d .functor XOR 1, L_0x8984e6e60, L_0x8984e2580, C4<0>, C4<0>;
L_0x8984e6ed0 .delay 1 (1,1,1) L_0x8984e6ed0/d;
L_0x8984e6f40/d .functor NAND 1, L_0x8984e2440, L_0x8984e24e0, C4<1>, C4<1>;
L_0x8984e6f40 .delay 1 (1,1,1) L_0x8984e6f40/d;
L_0x8984e6fb0/d .functor NAND 1, L_0x8984e2440, L_0x8984e2580, C4<1>, C4<1>;
L_0x8984e6fb0 .delay 1 (1,1,1) L_0x8984e6fb0/d;
L_0x8984e7020/d .functor NAND 1, L_0x8984e24e0, L_0x8984e2580, C4<1>, C4<1>;
L_0x8984e7020 .delay 1 (1,1,1) L_0x8984e7020/d;
L_0x8984e7090/d .functor NAND 1, L_0x8984e6f40, L_0x8984e6fb0, L_0x8984e7020, C4<1>;
L_0x8984e7090 .delay 1 (1,1,1) L_0x8984e7090/d;
v0x898b75e00_0 .net "Cin", 0 0, L_0x8984e2580;  1 drivers
v0x898b75ea0_0 .net "Cout", 0 0, L_0x8984e7090;  1 drivers
v0x898b75f40_0 .net "P", 0 0, L_0x8984e6e60;  1 drivers
v0x898b75fe0_0 .net "S", 0 0, L_0x8984e6ed0;  1 drivers
v0x898b76080_0 .net "a", 0 0, L_0x8984e2440;  1 drivers
v0x898b76120_0 .net "b", 0 0, L_0x8984e24e0;  1 drivers
v0x898b761c0_0 .net "naCin", 0 0, L_0x8984e6fb0;  1 drivers
v0x898b76260_0 .net "nab", 0 0, L_0x8984e6f40;  1 drivers
v0x898b76300_0 .net "nbCin", 0 0, L_0x8984e7020;  1 drivers
S_0x898b73000 .scope generate, "adder[16]" "adder[16]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b12f00 .param/l "i" 1 6 21, +C4<010000>;
S_0x898b73180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b73000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68a80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68ac0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e7100/d .functor XOR 1, L_0x8984e2620, L_0x8984e26c0, C4<0>, C4<0>;
L_0x8984e7100 .delay 1 (1,1,1) L_0x8984e7100/d;
L_0x8984e7170/d .functor XOR 1, L_0x8984e7100, L_0x8984e2760, C4<0>, C4<0>;
L_0x8984e7170 .delay 1 (1,1,1) L_0x8984e7170/d;
L_0x8984e71e0/d .functor NAND 1, L_0x8984e2620, L_0x8984e26c0, C4<1>, C4<1>;
L_0x8984e71e0 .delay 1 (1,1,1) L_0x8984e71e0/d;
L_0x8984e7250/d .functor NAND 1, L_0x8984e2620, L_0x8984e2760, C4<1>, C4<1>;
L_0x8984e7250 .delay 1 (1,1,1) L_0x8984e7250/d;
L_0x8984e72c0/d .functor NAND 1, L_0x8984e26c0, L_0x8984e2760, C4<1>, C4<1>;
L_0x8984e72c0 .delay 1 (1,1,1) L_0x8984e72c0/d;
L_0x8984e7330/d .functor NAND 1, L_0x8984e71e0, L_0x8984e7250, L_0x8984e72c0, C4<1>;
L_0x8984e7330 .delay 1 (1,1,1) L_0x8984e7330/d;
v0x898b763a0_0 .net "Cin", 0 0, L_0x8984e2760;  1 drivers
v0x898b76440_0 .net "Cout", 0 0, L_0x8984e7330;  1 drivers
v0x898b764e0_0 .net "P", 0 0, L_0x8984e7100;  1 drivers
v0x898b76580_0 .net "S", 0 0, L_0x8984e7170;  1 drivers
v0x898b76620_0 .net "a", 0 0, L_0x8984e2620;  1 drivers
v0x898b766c0_0 .net "b", 0 0, L_0x8984e26c0;  1 drivers
v0x898b76760_0 .net "naCin", 0 0, L_0x8984e7250;  1 drivers
v0x898b76800_0 .net "nab", 0 0, L_0x8984e71e0;  1 drivers
v0x898b768a0_0 .net "nbCin", 0 0, L_0x8984e72c0;  1 drivers
S_0x898b73300 .scope generate, "adder[17]" "adder[17]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b12f40 .param/l "i" 1 6 21, +C4<010001>;
S_0x898b73480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b73300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68680 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b686c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e73a0/d .functor XOR 1, L_0x8984e2800, L_0x8984e28a0, C4<0>, C4<0>;
L_0x8984e73a0 .delay 1 (1,1,1) L_0x8984e73a0/d;
L_0x8984e7410/d .functor XOR 1, L_0x8984e73a0, L_0x8984e2940, C4<0>, C4<0>;
L_0x8984e7410 .delay 1 (1,1,1) L_0x8984e7410/d;
L_0x8984e7480/d .functor NAND 1, L_0x8984e2800, L_0x8984e28a0, C4<1>, C4<1>;
L_0x8984e7480 .delay 1 (1,1,1) L_0x8984e7480/d;
L_0x8984e74f0/d .functor NAND 1, L_0x8984e2800, L_0x8984e2940, C4<1>, C4<1>;
L_0x8984e74f0 .delay 1 (1,1,1) L_0x8984e74f0/d;
L_0x8984e7560/d .functor NAND 1, L_0x8984e28a0, L_0x8984e2940, C4<1>, C4<1>;
L_0x8984e7560 .delay 1 (1,1,1) L_0x8984e7560/d;
L_0x8984e75d0/d .functor NAND 1, L_0x8984e7480, L_0x8984e74f0, L_0x8984e7560, C4<1>;
L_0x8984e75d0 .delay 1 (1,1,1) L_0x8984e75d0/d;
v0x898b76940_0 .net "Cin", 0 0, L_0x8984e2940;  1 drivers
v0x898b769e0_0 .net "Cout", 0 0, L_0x8984e75d0;  1 drivers
v0x898b76a80_0 .net "P", 0 0, L_0x8984e73a0;  1 drivers
v0x898b76b20_0 .net "S", 0 0, L_0x8984e7410;  1 drivers
v0x898b76bc0_0 .net "a", 0 0, L_0x8984e2800;  1 drivers
v0x898b76c60_0 .net "b", 0 0, L_0x8984e28a0;  1 drivers
v0x898b76d00_0 .net "naCin", 0 0, L_0x8984e74f0;  1 drivers
v0x898b76da0_0 .net "nab", 0 0, L_0x8984e7480;  1 drivers
v0x898b76e40_0 .net "nbCin", 0 0, L_0x8984e7560;  1 drivers
S_0x898b73600 .scope generate, "adder[18]" "adder[18]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b12f80 .param/l "i" 1 6 21, +C4<010010>;
S_0x898b73780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b73600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68b00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68b40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e7640/d .functor XOR 1, L_0x8984e29e0, L_0x8984e2a80, C4<0>, C4<0>;
L_0x8984e7640 .delay 1 (1,1,1) L_0x8984e7640/d;
L_0x8984e76b0/d .functor XOR 1, L_0x8984e7640, L_0x8984e2b20, C4<0>, C4<0>;
L_0x8984e76b0 .delay 1 (1,1,1) L_0x8984e76b0/d;
L_0x8984e7720/d .functor NAND 1, L_0x8984e29e0, L_0x8984e2a80, C4<1>, C4<1>;
L_0x8984e7720 .delay 1 (1,1,1) L_0x8984e7720/d;
L_0x8984e7790/d .functor NAND 1, L_0x8984e29e0, L_0x8984e2b20, C4<1>, C4<1>;
L_0x8984e7790 .delay 1 (1,1,1) L_0x8984e7790/d;
L_0x8984e7800/d .functor NAND 1, L_0x8984e2a80, L_0x8984e2b20, C4<1>, C4<1>;
L_0x8984e7800 .delay 1 (1,1,1) L_0x8984e7800/d;
L_0x8984e7870/d .functor NAND 1, L_0x8984e7720, L_0x8984e7790, L_0x8984e7800, C4<1>;
L_0x8984e7870 .delay 1 (1,1,1) L_0x8984e7870/d;
v0x898b76ee0_0 .net "Cin", 0 0, L_0x8984e2b20;  1 drivers
v0x898b76f80_0 .net "Cout", 0 0, L_0x8984e7870;  1 drivers
v0x898b77020_0 .net "P", 0 0, L_0x8984e7640;  1 drivers
v0x898b770c0_0 .net "S", 0 0, L_0x8984e76b0;  1 drivers
v0x898b77160_0 .net "a", 0 0, L_0x8984e29e0;  1 drivers
v0x898b77200_0 .net "b", 0 0, L_0x8984e2a80;  1 drivers
v0x898b772a0_0 .net "naCin", 0 0, L_0x8984e7790;  1 drivers
v0x898b77340_0 .net "nab", 0 0, L_0x8984e7720;  1 drivers
v0x898b773e0_0 .net "nbCin", 0 0, L_0x8984e7800;  1 drivers
S_0x898b73900 .scope generate, "adder[19]" "adder[19]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b12fc0 .param/l "i" 1 6 21, +C4<010011>;
S_0x898b73a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b73900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68b80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68bc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e78e0/d .functor XOR 1, L_0x8984e2bc0, L_0x8984e2c60, C4<0>, C4<0>;
L_0x8984e78e0 .delay 1 (1,1,1) L_0x8984e78e0/d;
L_0x8984e7950/d .functor XOR 1, L_0x8984e78e0, L_0x8984e2d00, C4<0>, C4<0>;
L_0x8984e7950 .delay 1 (1,1,1) L_0x8984e7950/d;
L_0x8984e79c0/d .functor NAND 1, L_0x8984e2bc0, L_0x8984e2c60, C4<1>, C4<1>;
L_0x8984e79c0 .delay 1 (1,1,1) L_0x8984e79c0/d;
L_0x8984e7a30/d .functor NAND 1, L_0x8984e2bc0, L_0x8984e2d00, C4<1>, C4<1>;
L_0x8984e7a30 .delay 1 (1,1,1) L_0x8984e7a30/d;
L_0x8984e7aa0/d .functor NAND 1, L_0x8984e2c60, L_0x8984e2d00, C4<1>, C4<1>;
L_0x8984e7aa0 .delay 1 (1,1,1) L_0x8984e7aa0/d;
L_0x8984e7b10/d .functor NAND 1, L_0x8984e79c0, L_0x8984e7a30, L_0x8984e7aa0, C4<1>;
L_0x8984e7b10 .delay 1 (1,1,1) L_0x8984e7b10/d;
v0x898b77480_0 .net "Cin", 0 0, L_0x8984e2d00;  1 drivers
v0x898b77520_0 .net "Cout", 0 0, L_0x8984e7b10;  1 drivers
v0x898b775c0_0 .net "P", 0 0, L_0x8984e78e0;  1 drivers
v0x898b77660_0 .net "S", 0 0, L_0x8984e7950;  1 drivers
v0x898b77700_0 .net "a", 0 0, L_0x8984e2bc0;  1 drivers
v0x898b777a0_0 .net "b", 0 0, L_0x8984e2c60;  1 drivers
v0x898b77840_0 .net "naCin", 0 0, L_0x8984e7a30;  1 drivers
v0x898b778e0_0 .net "nab", 0 0, L_0x8984e79c0;  1 drivers
v0x898b77980_0 .net "nbCin", 0 0, L_0x8984e7aa0;  1 drivers
S_0x898b73c00 .scope generate, "adder[20]" "adder[20]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b13000 .param/l "i" 1 6 21, +C4<010100>;
S_0x898b73d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b73c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68c00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68c40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e7b80/d .functor XOR 1, L_0x8984e2da0, L_0x8984e2e40, C4<0>, C4<0>;
L_0x8984e7b80 .delay 1 (1,1,1) L_0x8984e7b80/d;
L_0x8984e7bf0/d .functor XOR 1, L_0x8984e7b80, L_0x8984e2ee0, C4<0>, C4<0>;
L_0x8984e7bf0 .delay 1 (1,1,1) L_0x8984e7bf0/d;
L_0x8984e7c60/d .functor NAND 1, L_0x8984e2da0, L_0x8984e2e40, C4<1>, C4<1>;
L_0x8984e7c60 .delay 1 (1,1,1) L_0x8984e7c60/d;
L_0x8984e7cd0/d .functor NAND 1, L_0x8984e2da0, L_0x8984e2ee0, C4<1>, C4<1>;
L_0x8984e7cd0 .delay 1 (1,1,1) L_0x8984e7cd0/d;
L_0x8984e7d40/d .functor NAND 1, L_0x8984e2e40, L_0x8984e2ee0, C4<1>, C4<1>;
L_0x8984e7d40 .delay 1 (1,1,1) L_0x8984e7d40/d;
L_0x8984e7db0/d .functor NAND 1, L_0x8984e7c60, L_0x8984e7cd0, L_0x8984e7d40, C4<1>;
L_0x8984e7db0 .delay 1 (1,1,1) L_0x8984e7db0/d;
v0x898b77a20_0 .net "Cin", 0 0, L_0x8984e2ee0;  1 drivers
v0x898b77ac0_0 .net "Cout", 0 0, L_0x8984e7db0;  1 drivers
v0x898b77b60_0 .net "P", 0 0, L_0x8984e7b80;  1 drivers
v0x898b77c00_0 .net "S", 0 0, L_0x8984e7bf0;  1 drivers
v0x898b77ca0_0 .net "a", 0 0, L_0x8984e2da0;  1 drivers
v0x898b77d40_0 .net "b", 0 0, L_0x8984e2e40;  1 drivers
v0x898b77de0_0 .net "naCin", 0 0, L_0x8984e7cd0;  1 drivers
v0x898b77e80_0 .net "nab", 0 0, L_0x8984e7c60;  1 drivers
v0x898b77f20_0 .net "nbCin", 0 0, L_0x8984e7d40;  1 drivers
S_0x898b78000 .scope generate, "adder[21]" "adder[21]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b13040 .param/l "i" 1 6 21, +C4<010101>;
S_0x898b78180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b78000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68c80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68cc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984e7e20/d .functor XOR 1, L_0x8984e2f80, L_0x8984e3020, C4<0>, C4<0>;
L_0x8984e7e20 .delay 1 (1,1,1) L_0x8984e7e20/d;
L_0x8984e7e90/d .functor XOR 1, L_0x8984e7e20, L_0x8984e30c0, C4<0>, C4<0>;
L_0x8984e7e90 .delay 1 (1,1,1) L_0x8984e7e90/d;
L_0x8984e7f00/d .functor NAND 1, L_0x8984e2f80, L_0x8984e3020, C4<1>, C4<1>;
L_0x8984e7f00 .delay 1 (1,1,1) L_0x8984e7f00/d;
L_0x8984e7f70/d .functor NAND 1, L_0x8984e2f80, L_0x8984e30c0, C4<1>, C4<1>;
L_0x8984e7f70 .delay 1 (1,1,1) L_0x8984e7f70/d;
L_0x8984f0000/d .functor NAND 1, L_0x8984e3020, L_0x8984e30c0, C4<1>, C4<1>;
L_0x8984f0000 .delay 1 (1,1,1) L_0x8984f0000/d;
L_0x8984f0070/d .functor NAND 1, L_0x8984e7f00, L_0x8984e7f70, L_0x8984f0000, C4<1>;
L_0x8984f0070 .delay 1 (1,1,1) L_0x8984f0070/d;
v0x898b7c000_0 .net "Cin", 0 0, L_0x8984e30c0;  1 drivers
v0x898b7c0a0_0 .net "Cout", 0 0, L_0x8984f0070;  1 drivers
v0x898b7c140_0 .net "P", 0 0, L_0x8984e7e20;  1 drivers
v0x898b7c1e0_0 .net "S", 0 0, L_0x8984e7e90;  1 drivers
v0x898b7c280_0 .net "a", 0 0, L_0x8984e2f80;  1 drivers
v0x898b7c320_0 .net "b", 0 0, L_0x8984e3020;  1 drivers
v0x898b7c3c0_0 .net "naCin", 0 0, L_0x8984e7f70;  1 drivers
v0x898b7c460_0 .net "nab", 0 0, L_0x8984e7f00;  1 drivers
v0x898b7c500_0 .net "nbCin", 0 0, L_0x8984f0000;  1 drivers
S_0x898b78300 .scope generate, "adder[22]" "adder[22]" 6 21, 6 21 0, S_0x898b70180;
 .timescale -9 -9;
P_0x898b13080 .param/l "i" 1 6 21, +C4<010110>;
S_0x898b78480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b78300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68d00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68d40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f00e0/d .functor XOR 1, L_0x8984e3160, L_0x8984e3200, C4<0>, C4<0>;
L_0x8984f00e0 .delay 1 (1,1,1) L_0x8984f00e0/d;
L_0x8984f0150/d .functor XOR 1, L_0x8984f00e0, L_0x8984e32a0, C4<0>, C4<0>;
L_0x8984f0150 .delay 1 (1,1,1) L_0x8984f0150/d;
L_0x8984f01c0/d .functor NAND 1, L_0x8984e3160, L_0x8984e3200, C4<1>, C4<1>;
L_0x8984f01c0 .delay 1 (1,1,1) L_0x8984f01c0/d;
L_0x8984f0230/d .functor NAND 1, L_0x8984e3160, L_0x8984e32a0, C4<1>, C4<1>;
L_0x8984f0230 .delay 1 (1,1,1) L_0x8984f0230/d;
L_0x8984f02a0/d .functor NAND 1, L_0x8984e3200, L_0x8984e32a0, C4<1>, C4<1>;
L_0x8984f02a0 .delay 1 (1,1,1) L_0x8984f02a0/d;
L_0x8984f0310/d .functor NAND 1, L_0x8984f01c0, L_0x8984f0230, L_0x8984f02a0, C4<1>;
L_0x8984f0310 .delay 1 (1,1,1) L_0x8984f0310/d;
v0x898b7c5a0_0 .net "Cin", 0 0, L_0x8984e32a0;  1 drivers
v0x898b7c640_0 .net "Cout", 0 0, L_0x8984f0310;  1 drivers
v0x898b7c6e0_0 .net "P", 0 0, L_0x8984f00e0;  1 drivers
v0x898b7c780_0 .net "S", 0 0, L_0x8984f0150;  1 drivers
v0x898b7c820_0 .net "a", 0 0, L_0x8984e3160;  1 drivers
v0x898b7c8c0_0 .net "b", 0 0, L_0x8984e3200;  1 drivers
v0x898b7c960_0 .net "naCin", 0 0, L_0x8984f0230;  1 drivers
v0x898b7ca00_0 .net "nab", 0 0, L_0x8984f01c0;  1 drivers
v0x898b7caa0_0 .net "nbCin", 0 0, L_0x8984f02a0;  1 drivers
S_0x898b78600 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898b70180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68d80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68dc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f0380/d .functor XOR 1, L_0x8984e3340, L_0x8984e33e0, C4<0>, C4<0>;
L_0x8984f0380 .delay 1 (1,1,1) L_0x8984f0380/d;
L_0x8984f03f0/d .functor XOR 1, L_0x8984f0380, v0x898b7dea0_0, C4<0>, C4<0>;
L_0x8984f03f0 .delay 1 (1,1,1) L_0x8984f03f0/d;
L_0x8984f0460/d .functor NAND 1, L_0x8984e3340, L_0x8984e33e0, C4<1>, C4<1>;
L_0x8984f0460 .delay 1 (1,1,1) L_0x8984f0460/d;
L_0x8984f04d0/d .functor NAND 1, L_0x8984e3340, v0x898b7dea0_0, C4<1>, C4<1>;
L_0x8984f04d0 .delay 1 (1,1,1) L_0x8984f04d0/d;
L_0x8984f0540/d .functor NAND 1, L_0x8984e33e0, v0x898b7dea0_0, C4<1>, C4<1>;
L_0x8984f0540 .delay 1 (1,1,1) L_0x8984f0540/d;
L_0x8984f05b0/d .functor NAND 1, L_0x8984f0460, L_0x8984f04d0, L_0x8984f0540, C4<1>;
L_0x8984f05b0 .delay 1 (1,1,1) L_0x8984f05b0/d;
v0x898b7cb40_0 .net "Cin", 0 0, v0x898b7dea0_0;  alias, 1 drivers
v0x898b7cbe0_0 .net "Cout", 0 0, L_0x8984f05b0;  1 drivers
v0x898b7cc80_0 .net "P", 0 0, L_0x8984f0380;  1 drivers
v0x898b7cd20_0 .net "S", 0 0, L_0x8984f03f0;  1 drivers
v0x898b7cdc0_0 .net "a", 0 0, L_0x8984e3340;  1 drivers
v0x898b7ce60_0 .net "b", 0 0, L_0x8984e33e0;  1 drivers
v0x898b7cf00_0 .net "naCin", 0 0, L_0x8984f04d0;  1 drivers
v0x898b7cfa0_0 .net "nab", 0 0, L_0x8984f0460;  1 drivers
v0x898b7d040_0 .net "nbCin", 0 0, L_0x8984f0540;  1 drivers
S_0x898b78780 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898b63c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 24 "in";
    .port_info 2 /OUTPUT 24 "out";
P_0x898b12a80 .param/l "N" 0 8 4, +C4<00000000000000000000000000011000>;
v0x898b7db80_0 .net "clk", 0 0, v0x898b7e120_0;  alias, 1 drivers
v0x898b7dc20_0 .net "in", 23 0, L_0x899794b40;  1 drivers
v0x898b7dcc0_0 .var "out", 23 0;
E_0x8997017c0 .event posedge, v0x898b7da40_0;
S_0x898b78900 .scope generate, "WIDTH_TEST[24]" "WIDTH_TEST[24]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898b13300 .param/l "w" 1 3 23, +C4<011000>;
v0x898b8b980_0 .var "A", 23 0;
v0x898b8ba20_0 .var "B", 23 0;
v0x898b8bac0_0 .var "Cin", 0 0;
v0x898b8bb60_0 .net "Cout", 0 0, L_0x8984fa1c0;  1 drivers
v0x898b8bc00_0 .net "P", 23 0, L_0x899794c80;  1 drivers
v0x898b8bca0_0 .net "S", 23 0, L_0x898a7f660;  1 drivers
v0x898b8bd40_0 .var "clk", 0 0;
v0x898b8bde0_0 .var "expected_sum", 24 0;
v0x898b8be80_0 .net "out", 24 0, v0x898b8b8e0_0;  1 drivers
L_0x899794dc0 .concat [ 24 1 0 0], L_0x898a7f660, L_0x8984fa1c0;
S_0x898b78a80 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898b78900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 24 "A";
    .port_info 3 /INPUT 24 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 24 "P";
    .port_info 7 /OUTPUT 24 "S";
P_0x898b13340 .param/l "N" 0 4 7, +C4<00000000000000000000000000011000>;
L_0x898500620 .functor NOT 1, v0x898b8bd40_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x898500690 .functor AND 1, L_0x898500620, L_0x898cbc688, C4<1>, C4<1>;
v0x898b8b160_0 .net "A", 23 0, v0x898b8b980_0;  1 drivers
v0x898b8b200_0 .net "B", 23 0, v0x898b8ba20_0;  1 drivers
v0x898b8b2a0_0 .net "Cin", 0 0, v0x898b8bac0_0;  1 drivers
v0x898b8b340_0 .net "Cout", 0 0, L_0x8984fa1c0;  alias, 1 drivers
v0x898b8b3e0_0 .net "P", 23 0, L_0x899794c80;  alias, 1 drivers
v0x898b8b480_0 .net "RCA_sum", 23 0, L_0x899794d20;  1 drivers
v0x898b8b520_0 .net "S", 23 0, L_0x898a7f660;  alias, 1 drivers
v0x898b8b5c0_0 .net *"_ivl_0", 0 0, L_0x898500620;  1 drivers
v0x898b8b660_0 .net "clk", 0 0, v0x898b8bd40_0;  1 drivers
v0x898b8b700_0 .net "enable", 0 0, L_0x898cbc688;  1 drivers
S_0x898b78c00 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898b78a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 24 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898b133c0 .param/l "N" 0 5 4, +C4<00000000000000000000000000011000>;
o0x898c5de80 .functor BUFZ 24, c4<zzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898b7e300_0 name=_ivl_0
v0x898b7e3a0_0 .net "control", 0 0, L_0x898500690;  1 drivers
v0x898b7e440_0 .net "in", 23 0, L_0x899794d20;  alias, 1 drivers
v0x898b7e4e0_0 .net "out", 23 0, L_0x898a7f660;  alias, 1 drivers
L_0x898a7f660 .functor MUXZ 24, o0x898c5de80, L_0x899794d20, L_0x898500690, C4<>;
S_0x898b78d80 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898b78a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 24 "A";
    .port_info 1 /INPUT 24 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 24 "P";
    .port_info 5 /OUTPUT 24 "S";
P_0x898b13400 .param/l "N" 0 6 4, +C4<00000000000000000000000000011000>;
v0x898b8ad00_0 .net "A", 23 0, v0x898b8b980_0;  alias, 1 drivers
v0x898b8ada0_0 .net "B", 23 0, v0x898b8ba20_0;  alias, 1 drivers
v0x898b8ae40_0 .net "C", 23 0, L_0x899794be0;  1 drivers
v0x898b8aee0_0 .net "Cin", 0 0, v0x898b8bac0_0;  alias, 1 drivers
v0x898b8af80_0 .net "Cout", 0 0, L_0x8984fa1c0;  alias, 1 drivers
v0x898b8b020_0 .net "P", 23 0, L_0x899794c80;  alias, 1 drivers
v0x898b8b0c0_0 .net "S", 23 0, L_0x899794d20;  alias, 1 drivers
L_0x8984e3520 .part v0x898b8b980_0, 1, 1;
L_0x8984e35c0 .part v0x898b8ba20_0, 1, 1;
L_0x8984e3660 .part L_0x899794be0, 0, 1;
L_0x8984e3700 .part v0x898b8b980_0, 2, 1;
L_0x8984e37a0 .part v0x898b8ba20_0, 2, 1;
L_0x8984e3840 .part L_0x899794be0, 1, 1;
L_0x8984e38e0 .part v0x898b8b980_0, 3, 1;
L_0x8984e3980 .part v0x898b8ba20_0, 3, 1;
L_0x8984e3a20 .part L_0x899794be0, 2, 1;
L_0x8984e3ac0 .part v0x898b8b980_0, 4, 1;
L_0x8984e3b60 .part v0x898b8ba20_0, 4, 1;
L_0x8984e3c00 .part L_0x899794be0, 3, 1;
L_0x8984e3ca0 .part v0x898b8b980_0, 5, 1;
L_0x8984e3d40 .part v0x898b8ba20_0, 5, 1;
L_0x8984e3de0 .part L_0x899794be0, 4, 1;
L_0x8984e3e80 .part v0x898b8b980_0, 6, 1;
L_0x8984e3f20 .part v0x898b8ba20_0, 6, 1;
L_0x8984f80a0 .part L_0x899794be0, 5, 1;
L_0x8984f8140 .part v0x898b8b980_0, 7, 1;
L_0x8984f81e0 .part v0x898b8ba20_0, 7, 1;
L_0x8984f8280 .part L_0x899794be0, 6, 1;
L_0x8984f8000 .part v0x898b8b980_0, 8, 1;
L_0x8984f8320 .part v0x898b8ba20_0, 8, 1;
L_0x8984f83c0 .part L_0x899794be0, 7, 1;
L_0x8984f8460 .part v0x898b8b980_0, 9, 1;
L_0x8984f8500 .part v0x898b8ba20_0, 9, 1;
L_0x8984f85a0 .part L_0x899794be0, 8, 1;
L_0x8984f8640 .part v0x898b8b980_0, 10, 1;
L_0x8984f86e0 .part v0x898b8ba20_0, 10, 1;
L_0x8984f8780 .part L_0x899794be0, 9, 1;
L_0x8984f8820 .part v0x898b8b980_0, 11, 1;
L_0x8984f88c0 .part v0x898b8ba20_0, 11, 1;
L_0x8984f8960 .part L_0x899794be0, 10, 1;
L_0x8984f8a00 .part v0x898b8b980_0, 12, 1;
L_0x8984f8aa0 .part v0x898b8ba20_0, 12, 1;
L_0x8984f8b40 .part L_0x899794be0, 11, 1;
L_0x8984f8be0 .part v0x898b8b980_0, 13, 1;
L_0x8984f8c80 .part v0x898b8ba20_0, 13, 1;
L_0x8984f8d20 .part L_0x899794be0, 12, 1;
L_0x8984f8dc0 .part v0x898b8b980_0, 14, 1;
L_0x8984f8e60 .part v0x898b8ba20_0, 14, 1;
L_0x8984f8f00 .part L_0x899794be0, 13, 1;
L_0x8984f8fa0 .part v0x898b8b980_0, 15, 1;
L_0x8984f9040 .part v0x898b8ba20_0, 15, 1;
L_0x8984f90e0 .part L_0x899794be0, 14, 1;
L_0x8984f9180 .part v0x898b8b980_0, 16, 1;
L_0x8984f9220 .part v0x898b8ba20_0, 16, 1;
L_0x8984f92c0 .part L_0x899794be0, 15, 1;
L_0x8984f9360 .part v0x898b8b980_0, 17, 1;
L_0x8984f9400 .part v0x898b8ba20_0, 17, 1;
L_0x8984f94a0 .part L_0x899794be0, 16, 1;
L_0x8984f9540 .part v0x898b8b980_0, 18, 1;
L_0x8984f95e0 .part v0x898b8ba20_0, 18, 1;
L_0x8984f9680 .part L_0x899794be0, 17, 1;
L_0x8984f9720 .part v0x898b8b980_0, 19, 1;
L_0x8984f97c0 .part v0x898b8ba20_0, 19, 1;
L_0x8984f9860 .part L_0x899794be0, 18, 1;
L_0x8984f9900 .part v0x898b8b980_0, 20, 1;
L_0x8984f99a0 .part v0x898b8ba20_0, 20, 1;
L_0x8984f9a40 .part L_0x899794be0, 19, 1;
L_0x8984f9ae0 .part v0x898b8b980_0, 21, 1;
L_0x8984f9b80 .part v0x898b8ba20_0, 21, 1;
L_0x8984f9c20 .part L_0x899794be0, 20, 1;
L_0x8984f9cc0 .part v0x898b8b980_0, 22, 1;
L_0x8984f9d60 .part v0x898b8ba20_0, 22, 1;
L_0x8984f9e00 .part L_0x899794be0, 21, 1;
L_0x8984f9ea0 .part v0x898b8b980_0, 23, 1;
L_0x8984f9f40 .part v0x898b8ba20_0, 23, 1;
L_0x8984f9fe0 .part L_0x899794be0, 22, 1;
L_0x8984fa080 .part v0x898b8b980_0, 0, 1;
L_0x8984fa120 .part v0x898b8ba20_0, 0, 1;
LS_0x899794be0_0_0 .concat8 [ 1 1 1 1], L_0x8985005b0, L_0x8984f0930, L_0x8984f0bd0, L_0x8984f0e70;
LS_0x899794be0_0_4 .concat8 [ 1 1 1 1], L_0x8984f1110, L_0x8984f13b0, L_0x8984f1650, L_0x8984f18f0;
LS_0x899794be0_0_8 .concat8 [ 1 1 1 1], L_0x8984f1b90, L_0x8984f1e30, L_0x8984f20d0, L_0x8984f2370;
LS_0x899794be0_0_12 .concat8 [ 1 1 1 1], L_0x8984f2610, L_0x8984f28b0, L_0x8984f2b50, L_0x8984f2df0;
LS_0x899794be0_0_16 .concat8 [ 1 1 1 1], L_0x8984f3090, L_0x8984f3330, L_0x8984f35d0, L_0x8984f3870;
LS_0x899794be0_0_20 .concat8 [ 1 1 1 1], L_0x8984f3b10, L_0x8984f3db0, L_0x898500070, L_0x898500310;
LS_0x899794be0_1_0 .concat8 [ 4 4 4 4], LS_0x899794be0_0_0, LS_0x899794be0_0_4, LS_0x899794be0_0_8, LS_0x899794be0_0_12;
LS_0x899794be0_1_4 .concat8 [ 4 4 0 0], LS_0x899794be0_0_16, LS_0x899794be0_0_20;
L_0x899794be0 .concat8 [ 16 8 0 0], LS_0x899794be0_1_0, LS_0x899794be0_1_4;
LS_0x899794c80_0_0 .concat8 [ 1 1 1 1], L_0x898500380, L_0x8984f0700, L_0x8984f09a0, L_0x8984f0c40;
LS_0x899794c80_0_4 .concat8 [ 1 1 1 1], L_0x8984f0ee0, L_0x8984f1180, L_0x8984f1420, L_0x8984f16c0;
LS_0x899794c80_0_8 .concat8 [ 1 1 1 1], L_0x8984f1960, L_0x8984f1c00, L_0x8984f1ea0, L_0x8984f2140;
LS_0x899794c80_0_12 .concat8 [ 1 1 1 1], L_0x8984f23e0, L_0x8984f2680, L_0x8984f2920, L_0x8984f2bc0;
LS_0x899794c80_0_16 .concat8 [ 1 1 1 1], L_0x8984f2e60, L_0x8984f3100, L_0x8984f33a0, L_0x8984f3640;
LS_0x899794c80_0_20 .concat8 [ 1 1 1 1], L_0x8984f38e0, L_0x8984f3b80, L_0x8984f3e20, L_0x8985000e0;
LS_0x899794c80_1_0 .concat8 [ 4 4 4 4], LS_0x899794c80_0_0, LS_0x899794c80_0_4, LS_0x899794c80_0_8, LS_0x899794c80_0_12;
LS_0x899794c80_1_4 .concat8 [ 4 4 0 0], LS_0x899794c80_0_16, LS_0x899794c80_0_20;
L_0x899794c80 .concat8 [ 16 8 0 0], LS_0x899794c80_1_0, LS_0x899794c80_1_4;
LS_0x899794d20_0_0 .concat8 [ 1 1 1 1], L_0x8985003f0, L_0x8984f0770, L_0x8984f0a10, L_0x8984f0cb0;
LS_0x899794d20_0_4 .concat8 [ 1 1 1 1], L_0x8984f0f50, L_0x8984f11f0, L_0x8984f1490, L_0x8984f1730;
LS_0x899794d20_0_8 .concat8 [ 1 1 1 1], L_0x8984f19d0, L_0x8984f1c70, L_0x8984f1f10, L_0x8984f21b0;
LS_0x899794d20_0_12 .concat8 [ 1 1 1 1], L_0x8984f2450, L_0x8984f26f0, L_0x8984f2990, L_0x8984f2c30;
LS_0x899794d20_0_16 .concat8 [ 1 1 1 1], L_0x8984f2ed0, L_0x8984f3170, L_0x8984f3410, L_0x8984f36b0;
LS_0x899794d20_0_20 .concat8 [ 1 1 1 1], L_0x8984f3950, L_0x8984f3bf0, L_0x8984f3e90, L_0x898500150;
LS_0x899794d20_1_0 .concat8 [ 4 4 4 4], LS_0x899794d20_0_0, LS_0x899794d20_0_4, LS_0x899794d20_0_8, LS_0x899794d20_0_12;
LS_0x899794d20_1_4 .concat8 [ 4 4 0 0], LS_0x899794d20_0_16, LS_0x899794d20_0_20;
L_0x899794d20 .concat8 [ 16 8 0 0], LS_0x899794d20_1_0, LS_0x899794d20_1_4;
L_0x8984fa1c0 .part L_0x899794be0, 23, 1;
S_0x898b78f00 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b13440 .param/l "i" 1 6 21, +C4<01>;
S_0x898b79080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b78f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68e00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68e40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f0700/d .functor XOR 1, L_0x8984e3520, L_0x8984e35c0, C4<0>, C4<0>;
L_0x8984f0700 .delay 1 (1,1,1) L_0x8984f0700/d;
L_0x8984f0770/d .functor XOR 1, L_0x8984f0700, L_0x8984e3660, C4<0>, C4<0>;
L_0x8984f0770 .delay 1 (1,1,1) L_0x8984f0770/d;
L_0x8984f07e0/d .functor NAND 1, L_0x8984e3520, L_0x8984e35c0, C4<1>, C4<1>;
L_0x8984f07e0 .delay 1 (1,1,1) L_0x8984f07e0/d;
L_0x8984f0850/d .functor NAND 1, L_0x8984e3520, L_0x8984e3660, C4<1>, C4<1>;
L_0x8984f0850 .delay 1 (1,1,1) L_0x8984f0850/d;
L_0x8984f08c0/d .functor NAND 1, L_0x8984e35c0, L_0x8984e3660, C4<1>, C4<1>;
L_0x8984f08c0 .delay 1 (1,1,1) L_0x8984f08c0/d;
L_0x8984f0930/d .functor NAND 1, L_0x8984f07e0, L_0x8984f0850, L_0x8984f08c0, C4<1>;
L_0x8984f0930 .delay 1 (1,1,1) L_0x8984f0930/d;
v0x898b7e580_0 .net "Cin", 0 0, L_0x8984e3660;  1 drivers
v0x898b7e620_0 .net "Cout", 0 0, L_0x8984f0930;  1 drivers
v0x898b7e6c0_0 .net "P", 0 0, L_0x8984f0700;  1 drivers
v0x898b7e760_0 .net "S", 0 0, L_0x8984f0770;  1 drivers
v0x898b7e800_0 .net "a", 0 0, L_0x8984e3520;  1 drivers
v0x898b7e8a0_0 .net "b", 0 0, L_0x8984e35c0;  1 drivers
v0x898b7e940_0 .net "naCin", 0 0, L_0x8984f0850;  1 drivers
v0x898b7e9e0_0 .net "nab", 0 0, L_0x8984f07e0;  1 drivers
v0x898b7ea80_0 .net "nbCin", 0 0, L_0x8984f08c0;  1 drivers
S_0x898b79200 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b13480 .param/l "i" 1 6 21, +C4<010>;
S_0x898b79380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b79200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68e80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68ec0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f09a0/d .functor XOR 1, L_0x8984e3700, L_0x8984e37a0, C4<0>, C4<0>;
L_0x8984f09a0 .delay 1 (1,1,1) L_0x8984f09a0/d;
L_0x8984f0a10/d .functor XOR 1, L_0x8984f09a0, L_0x8984e3840, C4<0>, C4<0>;
L_0x8984f0a10 .delay 1 (1,1,1) L_0x8984f0a10/d;
L_0x8984f0a80/d .functor NAND 1, L_0x8984e3700, L_0x8984e37a0, C4<1>, C4<1>;
L_0x8984f0a80 .delay 1 (1,1,1) L_0x8984f0a80/d;
L_0x8984f0af0/d .functor NAND 1, L_0x8984e3700, L_0x8984e3840, C4<1>, C4<1>;
L_0x8984f0af0 .delay 1 (1,1,1) L_0x8984f0af0/d;
L_0x8984f0b60/d .functor NAND 1, L_0x8984e37a0, L_0x8984e3840, C4<1>, C4<1>;
L_0x8984f0b60 .delay 1 (1,1,1) L_0x8984f0b60/d;
L_0x8984f0bd0/d .functor NAND 1, L_0x8984f0a80, L_0x8984f0af0, L_0x8984f0b60, C4<1>;
L_0x8984f0bd0 .delay 1 (1,1,1) L_0x8984f0bd0/d;
v0x898b7eb20_0 .net "Cin", 0 0, L_0x8984e3840;  1 drivers
v0x898b7ebc0_0 .net "Cout", 0 0, L_0x8984f0bd0;  1 drivers
v0x898b7ec60_0 .net "P", 0 0, L_0x8984f09a0;  1 drivers
v0x898b7ed00_0 .net "S", 0 0, L_0x8984f0a10;  1 drivers
v0x898b7eda0_0 .net "a", 0 0, L_0x8984e3700;  1 drivers
v0x898b7ee40_0 .net "b", 0 0, L_0x8984e37a0;  1 drivers
v0x898b7eee0_0 .net "naCin", 0 0, L_0x8984f0af0;  1 drivers
v0x898b7ef80_0 .net "nab", 0 0, L_0x8984f0a80;  1 drivers
v0x898b7f020_0 .net "nbCin", 0 0, L_0x8984f0b60;  1 drivers
S_0x898b79500 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b134c0 .param/l "i" 1 6 21, +C4<011>;
S_0x898b79680 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b79500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68f00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68f40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f0c40/d .functor XOR 1, L_0x8984e38e0, L_0x8984e3980, C4<0>, C4<0>;
L_0x8984f0c40 .delay 1 (1,1,1) L_0x8984f0c40/d;
L_0x8984f0cb0/d .functor XOR 1, L_0x8984f0c40, L_0x8984e3a20, C4<0>, C4<0>;
L_0x8984f0cb0 .delay 1 (1,1,1) L_0x8984f0cb0/d;
L_0x8984f0d20/d .functor NAND 1, L_0x8984e38e0, L_0x8984e3980, C4<1>, C4<1>;
L_0x8984f0d20 .delay 1 (1,1,1) L_0x8984f0d20/d;
L_0x8984f0d90/d .functor NAND 1, L_0x8984e38e0, L_0x8984e3a20, C4<1>, C4<1>;
L_0x8984f0d90 .delay 1 (1,1,1) L_0x8984f0d90/d;
L_0x8984f0e00/d .functor NAND 1, L_0x8984e3980, L_0x8984e3a20, C4<1>, C4<1>;
L_0x8984f0e00 .delay 1 (1,1,1) L_0x8984f0e00/d;
L_0x8984f0e70/d .functor NAND 1, L_0x8984f0d20, L_0x8984f0d90, L_0x8984f0e00, C4<1>;
L_0x8984f0e70 .delay 1 (1,1,1) L_0x8984f0e70/d;
v0x898b7f0c0_0 .net "Cin", 0 0, L_0x8984e3a20;  1 drivers
v0x898b7f160_0 .net "Cout", 0 0, L_0x8984f0e70;  1 drivers
v0x898b7f200_0 .net "P", 0 0, L_0x8984f0c40;  1 drivers
v0x898b7f2a0_0 .net "S", 0 0, L_0x8984f0cb0;  1 drivers
v0x898b7f340_0 .net "a", 0 0, L_0x8984e38e0;  1 drivers
v0x898b7f3e0_0 .net "b", 0 0, L_0x8984e3980;  1 drivers
v0x898b7f480_0 .net "naCin", 0 0, L_0x8984f0d90;  1 drivers
v0x898b7f520_0 .net "nab", 0 0, L_0x8984f0d20;  1 drivers
v0x898b7f5c0_0 .net "nbCin", 0 0, L_0x8984f0e00;  1 drivers
S_0x898b79800 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b13500 .param/l "i" 1 6 21, +C4<0100>;
S_0x898b79980 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b79800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b68f80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b68fc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f0ee0/d .functor XOR 1, L_0x8984e3ac0, L_0x8984e3b60, C4<0>, C4<0>;
L_0x8984f0ee0 .delay 1 (1,1,1) L_0x8984f0ee0/d;
L_0x8984f0f50/d .functor XOR 1, L_0x8984f0ee0, L_0x8984e3c00, C4<0>, C4<0>;
L_0x8984f0f50 .delay 1 (1,1,1) L_0x8984f0f50/d;
L_0x8984f0fc0/d .functor NAND 1, L_0x8984e3ac0, L_0x8984e3b60, C4<1>, C4<1>;
L_0x8984f0fc0 .delay 1 (1,1,1) L_0x8984f0fc0/d;
L_0x8984f1030/d .functor NAND 1, L_0x8984e3ac0, L_0x8984e3c00, C4<1>, C4<1>;
L_0x8984f1030 .delay 1 (1,1,1) L_0x8984f1030/d;
L_0x8984f10a0/d .functor NAND 1, L_0x8984e3b60, L_0x8984e3c00, C4<1>, C4<1>;
L_0x8984f10a0 .delay 1 (1,1,1) L_0x8984f10a0/d;
L_0x8984f1110/d .functor NAND 1, L_0x8984f0fc0, L_0x8984f1030, L_0x8984f10a0, C4<1>;
L_0x8984f1110 .delay 1 (1,1,1) L_0x8984f1110/d;
v0x898b7f660_0 .net "Cin", 0 0, L_0x8984e3c00;  1 drivers
v0x898b7f700_0 .net "Cout", 0 0, L_0x8984f1110;  1 drivers
v0x898b7f7a0_0 .net "P", 0 0, L_0x8984f0ee0;  1 drivers
v0x898b7f840_0 .net "S", 0 0, L_0x8984f0f50;  1 drivers
v0x898b7f8e0_0 .net "a", 0 0, L_0x8984e3ac0;  1 drivers
v0x898b7f980_0 .net "b", 0 0, L_0x8984e3b60;  1 drivers
v0x898b7fa20_0 .net "naCin", 0 0, L_0x8984f1030;  1 drivers
v0x898b7fac0_0 .net "nab", 0 0, L_0x8984f0fc0;  1 drivers
v0x898b7fb60_0 .net "nbCin", 0 0, L_0x8984f10a0;  1 drivers
S_0x898b79b00 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b13580 .param/l "i" 1 6 21, +C4<0101>;
S_0x898b79c80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b79b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69000 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69040 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f1180/d .functor XOR 1, L_0x8984e3ca0, L_0x8984e3d40, C4<0>, C4<0>;
L_0x8984f1180 .delay 1 (1,1,1) L_0x8984f1180/d;
L_0x8984f11f0/d .functor XOR 1, L_0x8984f1180, L_0x8984e3de0, C4<0>, C4<0>;
L_0x8984f11f0 .delay 1 (1,1,1) L_0x8984f11f0/d;
L_0x8984f1260/d .functor NAND 1, L_0x8984e3ca0, L_0x8984e3d40, C4<1>, C4<1>;
L_0x8984f1260 .delay 1 (1,1,1) L_0x8984f1260/d;
L_0x8984f12d0/d .functor NAND 1, L_0x8984e3ca0, L_0x8984e3de0, C4<1>, C4<1>;
L_0x8984f12d0 .delay 1 (1,1,1) L_0x8984f12d0/d;
L_0x8984f1340/d .functor NAND 1, L_0x8984e3d40, L_0x8984e3de0, C4<1>, C4<1>;
L_0x8984f1340 .delay 1 (1,1,1) L_0x8984f1340/d;
L_0x8984f13b0/d .functor NAND 1, L_0x8984f1260, L_0x8984f12d0, L_0x8984f1340, C4<1>;
L_0x8984f13b0 .delay 1 (1,1,1) L_0x8984f13b0/d;
v0x898b7fc00_0 .net "Cin", 0 0, L_0x8984e3de0;  1 drivers
v0x898b7fca0_0 .net "Cout", 0 0, L_0x8984f13b0;  1 drivers
v0x898b7fd40_0 .net "P", 0 0, L_0x8984f1180;  1 drivers
v0x898b7fde0_0 .net "S", 0 0, L_0x8984f11f0;  1 drivers
v0x898b7fe80_0 .net "a", 0 0, L_0x8984e3ca0;  1 drivers
v0x898b7ff20_0 .net "b", 0 0, L_0x8984e3d40;  1 drivers
v0x898b80000_0 .net "naCin", 0 0, L_0x8984f12d0;  1 drivers
v0x898b800a0_0 .net "nab", 0 0, L_0x8984f1260;  1 drivers
v0x898b80140_0 .net "nbCin", 0 0, L_0x8984f1340;  1 drivers
S_0x898b79e00 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b135c0 .param/l "i" 1 6 21, +C4<0110>;
S_0x898b79f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b79e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69080 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b690c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f1420/d .functor XOR 1, L_0x8984e3e80, L_0x8984e3f20, C4<0>, C4<0>;
L_0x8984f1420 .delay 1 (1,1,1) L_0x8984f1420/d;
L_0x8984f1490/d .functor XOR 1, L_0x8984f1420, L_0x8984f80a0, C4<0>, C4<0>;
L_0x8984f1490 .delay 1 (1,1,1) L_0x8984f1490/d;
L_0x8984f1500/d .functor NAND 1, L_0x8984e3e80, L_0x8984e3f20, C4<1>, C4<1>;
L_0x8984f1500 .delay 1 (1,1,1) L_0x8984f1500/d;
L_0x8984f1570/d .functor NAND 1, L_0x8984e3e80, L_0x8984f80a0, C4<1>, C4<1>;
L_0x8984f1570 .delay 1 (1,1,1) L_0x8984f1570/d;
L_0x8984f15e0/d .functor NAND 1, L_0x8984e3f20, L_0x8984f80a0, C4<1>, C4<1>;
L_0x8984f15e0 .delay 1 (1,1,1) L_0x8984f15e0/d;
L_0x8984f1650/d .functor NAND 1, L_0x8984f1500, L_0x8984f1570, L_0x8984f15e0, C4<1>;
L_0x8984f1650 .delay 1 (1,1,1) L_0x8984f1650/d;
v0x898b801e0_0 .net "Cin", 0 0, L_0x8984f80a0;  1 drivers
v0x898b80280_0 .net "Cout", 0 0, L_0x8984f1650;  1 drivers
v0x898b80320_0 .net "P", 0 0, L_0x8984f1420;  1 drivers
v0x898b803c0_0 .net "S", 0 0, L_0x8984f1490;  1 drivers
v0x898b80460_0 .net "a", 0 0, L_0x8984e3e80;  1 drivers
v0x898b80500_0 .net "b", 0 0, L_0x8984e3f20;  1 drivers
v0x898b805a0_0 .net "naCin", 0 0, L_0x8984f1570;  1 drivers
v0x898b80640_0 .net "nab", 0 0, L_0x8984f1500;  1 drivers
v0x898b806e0_0 .net "nbCin", 0 0, L_0x8984f15e0;  1 drivers
S_0x898b7a100 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b13600 .param/l "i" 1 6 21, +C4<0111>;
S_0x898b7a280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b7a100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69100 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69140 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f16c0/d .functor XOR 1, L_0x8984f8140, L_0x8984f81e0, C4<0>, C4<0>;
L_0x8984f16c0 .delay 1 (1,1,1) L_0x8984f16c0/d;
L_0x8984f1730/d .functor XOR 1, L_0x8984f16c0, L_0x8984f8280, C4<0>, C4<0>;
L_0x8984f1730 .delay 1 (1,1,1) L_0x8984f1730/d;
L_0x8984f17a0/d .functor NAND 1, L_0x8984f8140, L_0x8984f81e0, C4<1>, C4<1>;
L_0x8984f17a0 .delay 1 (1,1,1) L_0x8984f17a0/d;
L_0x8984f1810/d .functor NAND 1, L_0x8984f8140, L_0x8984f8280, C4<1>, C4<1>;
L_0x8984f1810 .delay 1 (1,1,1) L_0x8984f1810/d;
L_0x8984f1880/d .functor NAND 1, L_0x8984f81e0, L_0x8984f8280, C4<1>, C4<1>;
L_0x8984f1880 .delay 1 (1,1,1) L_0x8984f1880/d;
L_0x8984f18f0/d .functor NAND 1, L_0x8984f17a0, L_0x8984f1810, L_0x8984f1880, C4<1>;
L_0x8984f18f0 .delay 1 (1,1,1) L_0x8984f18f0/d;
v0x898b80780_0 .net "Cin", 0 0, L_0x8984f8280;  1 drivers
v0x898b80820_0 .net "Cout", 0 0, L_0x8984f18f0;  1 drivers
v0x898b808c0_0 .net "P", 0 0, L_0x8984f16c0;  1 drivers
v0x898b80960_0 .net "S", 0 0, L_0x8984f1730;  1 drivers
v0x898b80a00_0 .net "a", 0 0, L_0x8984f8140;  1 drivers
v0x898b80aa0_0 .net "b", 0 0, L_0x8984f81e0;  1 drivers
v0x898b80b40_0 .net "naCin", 0 0, L_0x8984f1810;  1 drivers
v0x898b80be0_0 .net "nab", 0 0, L_0x8984f17a0;  1 drivers
v0x898b80c80_0 .net "nbCin", 0 0, L_0x8984f1880;  1 drivers
S_0x898b7a400 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b13640 .param/l "i" 1 6 21, +C4<01000>;
S_0x898b7a580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b7a400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69180 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b691c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f1960/d .functor XOR 1, L_0x8984f8000, L_0x8984f8320, C4<0>, C4<0>;
L_0x8984f1960 .delay 1 (1,1,1) L_0x8984f1960/d;
L_0x8984f19d0/d .functor XOR 1, L_0x8984f1960, L_0x8984f83c0, C4<0>, C4<0>;
L_0x8984f19d0 .delay 1 (1,1,1) L_0x8984f19d0/d;
L_0x8984f1a40/d .functor NAND 1, L_0x8984f8000, L_0x8984f8320, C4<1>, C4<1>;
L_0x8984f1a40 .delay 1 (1,1,1) L_0x8984f1a40/d;
L_0x8984f1ab0/d .functor NAND 1, L_0x8984f8000, L_0x8984f83c0, C4<1>, C4<1>;
L_0x8984f1ab0 .delay 1 (1,1,1) L_0x8984f1ab0/d;
L_0x8984f1b20/d .functor NAND 1, L_0x8984f8320, L_0x8984f83c0, C4<1>, C4<1>;
L_0x8984f1b20 .delay 1 (1,1,1) L_0x8984f1b20/d;
L_0x8984f1b90/d .functor NAND 1, L_0x8984f1a40, L_0x8984f1ab0, L_0x8984f1b20, C4<1>;
L_0x8984f1b90 .delay 1 (1,1,1) L_0x8984f1b90/d;
v0x898b80d20_0 .net "Cin", 0 0, L_0x8984f83c0;  1 drivers
v0x898b80dc0_0 .net "Cout", 0 0, L_0x8984f1b90;  1 drivers
v0x898b80e60_0 .net "P", 0 0, L_0x8984f1960;  1 drivers
v0x898b80f00_0 .net "S", 0 0, L_0x8984f19d0;  1 drivers
v0x898b80fa0_0 .net "a", 0 0, L_0x8984f8000;  1 drivers
v0x898b81040_0 .net "b", 0 0, L_0x8984f8320;  1 drivers
v0x898b810e0_0 .net "naCin", 0 0, L_0x8984f1ab0;  1 drivers
v0x898b81180_0 .net "nab", 0 0, L_0x8984f1a40;  1 drivers
v0x898b81220_0 .net "nbCin", 0 0, L_0x8984f1b20;  1 drivers
S_0x898b7a700 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b13540 .param/l "i" 1 6 21, +C4<01001>;
S_0x898b7a880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b7a700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69280 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b692c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f1c00/d .functor XOR 1, L_0x8984f8460, L_0x8984f8500, C4<0>, C4<0>;
L_0x8984f1c00 .delay 1 (1,1,1) L_0x8984f1c00/d;
L_0x8984f1c70/d .functor XOR 1, L_0x8984f1c00, L_0x8984f85a0, C4<0>, C4<0>;
L_0x8984f1c70 .delay 1 (1,1,1) L_0x8984f1c70/d;
L_0x8984f1ce0/d .functor NAND 1, L_0x8984f8460, L_0x8984f8500, C4<1>, C4<1>;
L_0x8984f1ce0 .delay 1 (1,1,1) L_0x8984f1ce0/d;
L_0x8984f1d50/d .functor NAND 1, L_0x8984f8460, L_0x8984f85a0, C4<1>, C4<1>;
L_0x8984f1d50 .delay 1 (1,1,1) L_0x8984f1d50/d;
L_0x8984f1dc0/d .functor NAND 1, L_0x8984f8500, L_0x8984f85a0, C4<1>, C4<1>;
L_0x8984f1dc0 .delay 1 (1,1,1) L_0x8984f1dc0/d;
L_0x8984f1e30/d .functor NAND 1, L_0x8984f1ce0, L_0x8984f1d50, L_0x8984f1dc0, C4<1>;
L_0x8984f1e30 .delay 1 (1,1,1) L_0x8984f1e30/d;
v0x898b812c0_0 .net "Cin", 0 0, L_0x8984f85a0;  1 drivers
v0x898b81360_0 .net "Cout", 0 0, L_0x8984f1e30;  1 drivers
v0x898b81400_0 .net "P", 0 0, L_0x8984f1c00;  1 drivers
v0x898b814a0_0 .net "S", 0 0, L_0x8984f1c70;  1 drivers
v0x898b81540_0 .net "a", 0 0, L_0x8984f8460;  1 drivers
v0x898b815e0_0 .net "b", 0 0, L_0x8984f8500;  1 drivers
v0x898b81680_0 .net "naCin", 0 0, L_0x8984f1d50;  1 drivers
v0x898b81720_0 .net "nab", 0 0, L_0x8984f1ce0;  1 drivers
v0x898b817c0_0 .net "nbCin", 0 0, L_0x8984f1dc0;  1 drivers
S_0x898b7aa00 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b13680 .param/l "i" 1 6 21, +C4<01010>;
S_0x898b7ab80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b7aa00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69300 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69340 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f1ea0/d .functor XOR 1, L_0x8984f8640, L_0x8984f86e0, C4<0>, C4<0>;
L_0x8984f1ea0 .delay 1 (1,1,1) L_0x8984f1ea0/d;
L_0x8984f1f10/d .functor XOR 1, L_0x8984f1ea0, L_0x8984f8780, C4<0>, C4<0>;
L_0x8984f1f10 .delay 1 (1,1,1) L_0x8984f1f10/d;
L_0x8984f1f80/d .functor NAND 1, L_0x8984f8640, L_0x8984f86e0, C4<1>, C4<1>;
L_0x8984f1f80 .delay 1 (1,1,1) L_0x8984f1f80/d;
L_0x8984f1ff0/d .functor NAND 1, L_0x8984f8640, L_0x8984f8780, C4<1>, C4<1>;
L_0x8984f1ff0 .delay 1 (1,1,1) L_0x8984f1ff0/d;
L_0x8984f2060/d .functor NAND 1, L_0x8984f86e0, L_0x8984f8780, C4<1>, C4<1>;
L_0x8984f2060 .delay 1 (1,1,1) L_0x8984f2060/d;
L_0x8984f20d0/d .functor NAND 1, L_0x8984f1f80, L_0x8984f1ff0, L_0x8984f2060, C4<1>;
L_0x8984f20d0 .delay 1 (1,1,1) L_0x8984f20d0/d;
v0x898b81860_0 .net "Cin", 0 0, L_0x8984f8780;  1 drivers
v0x898b81900_0 .net "Cout", 0 0, L_0x8984f20d0;  1 drivers
v0x898b819a0_0 .net "P", 0 0, L_0x8984f1ea0;  1 drivers
v0x898b81a40_0 .net "S", 0 0, L_0x8984f1f10;  1 drivers
v0x898b81ae0_0 .net "a", 0 0, L_0x8984f8640;  1 drivers
v0x898b81b80_0 .net "b", 0 0, L_0x8984f86e0;  1 drivers
v0x898b81c20_0 .net "naCin", 0 0, L_0x8984f1ff0;  1 drivers
v0x898b81cc0_0 .net "nab", 0 0, L_0x8984f1f80;  1 drivers
v0x898b81d60_0 .net "nbCin", 0 0, L_0x8984f2060;  1 drivers
S_0x898b7ad00 .scope generate, "adder[11]" "adder[11]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b136c0 .param/l "i" 1 6 21, +C4<01011>;
S_0x898b7ae80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b7ad00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69380 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b693c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f2140/d .functor XOR 1, L_0x8984f8820, L_0x8984f88c0, C4<0>, C4<0>;
L_0x8984f2140 .delay 1 (1,1,1) L_0x8984f2140/d;
L_0x8984f21b0/d .functor XOR 1, L_0x8984f2140, L_0x8984f8960, C4<0>, C4<0>;
L_0x8984f21b0 .delay 1 (1,1,1) L_0x8984f21b0/d;
L_0x8984f2220/d .functor NAND 1, L_0x8984f8820, L_0x8984f88c0, C4<1>, C4<1>;
L_0x8984f2220 .delay 1 (1,1,1) L_0x8984f2220/d;
L_0x8984f2290/d .functor NAND 1, L_0x8984f8820, L_0x8984f8960, C4<1>, C4<1>;
L_0x8984f2290 .delay 1 (1,1,1) L_0x8984f2290/d;
L_0x8984f2300/d .functor NAND 1, L_0x8984f88c0, L_0x8984f8960, C4<1>, C4<1>;
L_0x8984f2300 .delay 1 (1,1,1) L_0x8984f2300/d;
L_0x8984f2370/d .functor NAND 1, L_0x8984f2220, L_0x8984f2290, L_0x8984f2300, C4<1>;
L_0x8984f2370 .delay 1 (1,1,1) L_0x8984f2370/d;
v0x898b81e00_0 .net "Cin", 0 0, L_0x8984f8960;  1 drivers
v0x898b81ea0_0 .net "Cout", 0 0, L_0x8984f2370;  1 drivers
v0x898b81f40_0 .net "P", 0 0, L_0x8984f2140;  1 drivers
v0x898b81fe0_0 .net "S", 0 0, L_0x8984f21b0;  1 drivers
v0x898b82080_0 .net "a", 0 0, L_0x8984f8820;  1 drivers
v0x898b82120_0 .net "b", 0 0, L_0x8984f88c0;  1 drivers
v0x898b821c0_0 .net "naCin", 0 0, L_0x8984f2290;  1 drivers
v0x898b82260_0 .net "nab", 0 0, L_0x8984f2220;  1 drivers
v0x898b82300_0 .net "nbCin", 0 0, L_0x8984f2300;  1 drivers
S_0x898b7b000 .scope generate, "adder[12]" "adder[12]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b13700 .param/l "i" 1 6 21, +C4<01100>;
S_0x898b7b180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b7b000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69400 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69440 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f23e0/d .functor XOR 1, L_0x8984f8a00, L_0x8984f8aa0, C4<0>, C4<0>;
L_0x8984f23e0 .delay 1 (1,1,1) L_0x8984f23e0/d;
L_0x8984f2450/d .functor XOR 1, L_0x8984f23e0, L_0x8984f8b40, C4<0>, C4<0>;
L_0x8984f2450 .delay 1 (1,1,1) L_0x8984f2450/d;
L_0x8984f24c0/d .functor NAND 1, L_0x8984f8a00, L_0x8984f8aa0, C4<1>, C4<1>;
L_0x8984f24c0 .delay 1 (1,1,1) L_0x8984f24c0/d;
L_0x8984f2530/d .functor NAND 1, L_0x8984f8a00, L_0x8984f8b40, C4<1>, C4<1>;
L_0x8984f2530 .delay 1 (1,1,1) L_0x8984f2530/d;
L_0x8984f25a0/d .functor NAND 1, L_0x8984f8aa0, L_0x8984f8b40, C4<1>, C4<1>;
L_0x8984f25a0 .delay 1 (1,1,1) L_0x8984f25a0/d;
L_0x8984f2610/d .functor NAND 1, L_0x8984f24c0, L_0x8984f2530, L_0x8984f25a0, C4<1>;
L_0x8984f2610 .delay 1 (1,1,1) L_0x8984f2610/d;
v0x898b823a0_0 .net "Cin", 0 0, L_0x8984f8b40;  1 drivers
v0x898b82440_0 .net "Cout", 0 0, L_0x8984f2610;  1 drivers
v0x898b824e0_0 .net "P", 0 0, L_0x8984f23e0;  1 drivers
v0x898b82580_0 .net "S", 0 0, L_0x8984f2450;  1 drivers
v0x898b82620_0 .net "a", 0 0, L_0x8984f8a00;  1 drivers
v0x898b826c0_0 .net "b", 0 0, L_0x8984f8aa0;  1 drivers
v0x898b82760_0 .net "naCin", 0 0, L_0x8984f2530;  1 drivers
v0x898b82800_0 .net "nab", 0 0, L_0x8984f24c0;  1 drivers
v0x898b828a0_0 .net "nbCin", 0 0, L_0x8984f25a0;  1 drivers
S_0x898b7b300 .scope generate, "adder[13]" "adder[13]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b13740 .param/l "i" 1 6 21, +C4<01101>;
S_0x898b7b480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b7b300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69480 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b694c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f2680/d .functor XOR 1, L_0x8984f8be0, L_0x8984f8c80, C4<0>, C4<0>;
L_0x8984f2680 .delay 1 (1,1,1) L_0x8984f2680/d;
L_0x8984f26f0/d .functor XOR 1, L_0x8984f2680, L_0x8984f8d20, C4<0>, C4<0>;
L_0x8984f26f0 .delay 1 (1,1,1) L_0x8984f26f0/d;
L_0x8984f2760/d .functor NAND 1, L_0x8984f8be0, L_0x8984f8c80, C4<1>, C4<1>;
L_0x8984f2760 .delay 1 (1,1,1) L_0x8984f2760/d;
L_0x8984f27d0/d .functor NAND 1, L_0x8984f8be0, L_0x8984f8d20, C4<1>, C4<1>;
L_0x8984f27d0 .delay 1 (1,1,1) L_0x8984f27d0/d;
L_0x8984f2840/d .functor NAND 1, L_0x8984f8c80, L_0x8984f8d20, C4<1>, C4<1>;
L_0x8984f2840 .delay 1 (1,1,1) L_0x8984f2840/d;
L_0x8984f28b0/d .functor NAND 1, L_0x8984f2760, L_0x8984f27d0, L_0x8984f2840, C4<1>;
L_0x8984f28b0 .delay 1 (1,1,1) L_0x8984f28b0/d;
v0x898b82940_0 .net "Cin", 0 0, L_0x8984f8d20;  1 drivers
v0x898b829e0_0 .net "Cout", 0 0, L_0x8984f28b0;  1 drivers
v0x898b82a80_0 .net "P", 0 0, L_0x8984f2680;  1 drivers
v0x898b82b20_0 .net "S", 0 0, L_0x8984f26f0;  1 drivers
v0x898b82bc0_0 .net "a", 0 0, L_0x8984f8be0;  1 drivers
v0x898b82c60_0 .net "b", 0 0, L_0x8984f8c80;  1 drivers
v0x898b82d00_0 .net "naCin", 0 0, L_0x8984f27d0;  1 drivers
v0x898b82da0_0 .net "nab", 0 0, L_0x8984f2760;  1 drivers
v0x898b82e40_0 .net "nbCin", 0 0, L_0x8984f2840;  1 drivers
S_0x898b7b600 .scope generate, "adder[14]" "adder[14]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b13780 .param/l "i" 1 6 21, +C4<01110>;
S_0x898b7b780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b7b600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69500 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69540 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f2920/d .functor XOR 1, L_0x8984f8dc0, L_0x8984f8e60, C4<0>, C4<0>;
L_0x8984f2920 .delay 1 (1,1,1) L_0x8984f2920/d;
L_0x8984f2990/d .functor XOR 1, L_0x8984f2920, L_0x8984f8f00, C4<0>, C4<0>;
L_0x8984f2990 .delay 1 (1,1,1) L_0x8984f2990/d;
L_0x8984f2a00/d .functor NAND 1, L_0x8984f8dc0, L_0x8984f8e60, C4<1>, C4<1>;
L_0x8984f2a00 .delay 1 (1,1,1) L_0x8984f2a00/d;
L_0x8984f2a70/d .functor NAND 1, L_0x8984f8dc0, L_0x8984f8f00, C4<1>, C4<1>;
L_0x8984f2a70 .delay 1 (1,1,1) L_0x8984f2a70/d;
L_0x8984f2ae0/d .functor NAND 1, L_0x8984f8e60, L_0x8984f8f00, C4<1>, C4<1>;
L_0x8984f2ae0 .delay 1 (1,1,1) L_0x8984f2ae0/d;
L_0x8984f2b50/d .functor NAND 1, L_0x8984f2a00, L_0x8984f2a70, L_0x8984f2ae0, C4<1>;
L_0x8984f2b50 .delay 1 (1,1,1) L_0x8984f2b50/d;
v0x898b82ee0_0 .net "Cin", 0 0, L_0x8984f8f00;  1 drivers
v0x898b82f80_0 .net "Cout", 0 0, L_0x8984f2b50;  1 drivers
v0x898b83020_0 .net "P", 0 0, L_0x8984f2920;  1 drivers
v0x898b830c0_0 .net "S", 0 0, L_0x8984f2990;  1 drivers
v0x898b83160_0 .net "a", 0 0, L_0x8984f8dc0;  1 drivers
v0x898b83200_0 .net "b", 0 0, L_0x8984f8e60;  1 drivers
v0x898b832a0_0 .net "naCin", 0 0, L_0x8984f2a70;  1 drivers
v0x898b83340_0 .net "nab", 0 0, L_0x8984f2a00;  1 drivers
v0x898b833e0_0 .net "nbCin", 0 0, L_0x8984f2ae0;  1 drivers
S_0x898b7b900 .scope generate, "adder[15]" "adder[15]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b137c0 .param/l "i" 1 6 21, +C4<01111>;
S_0x898b7ba80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b7b900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69580 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b695c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f2bc0/d .functor XOR 1, L_0x8984f8fa0, L_0x8984f9040, C4<0>, C4<0>;
L_0x8984f2bc0 .delay 1 (1,1,1) L_0x8984f2bc0/d;
L_0x8984f2c30/d .functor XOR 1, L_0x8984f2bc0, L_0x8984f90e0, C4<0>, C4<0>;
L_0x8984f2c30 .delay 1 (1,1,1) L_0x8984f2c30/d;
L_0x8984f2ca0/d .functor NAND 1, L_0x8984f8fa0, L_0x8984f9040, C4<1>, C4<1>;
L_0x8984f2ca0 .delay 1 (1,1,1) L_0x8984f2ca0/d;
L_0x8984f2d10/d .functor NAND 1, L_0x8984f8fa0, L_0x8984f90e0, C4<1>, C4<1>;
L_0x8984f2d10 .delay 1 (1,1,1) L_0x8984f2d10/d;
L_0x8984f2d80/d .functor NAND 1, L_0x8984f9040, L_0x8984f90e0, C4<1>, C4<1>;
L_0x8984f2d80 .delay 1 (1,1,1) L_0x8984f2d80/d;
L_0x8984f2df0/d .functor NAND 1, L_0x8984f2ca0, L_0x8984f2d10, L_0x8984f2d80, C4<1>;
L_0x8984f2df0 .delay 1 (1,1,1) L_0x8984f2df0/d;
v0x898b83480_0 .net "Cin", 0 0, L_0x8984f90e0;  1 drivers
v0x898b83520_0 .net "Cout", 0 0, L_0x8984f2df0;  1 drivers
v0x898b835c0_0 .net "P", 0 0, L_0x8984f2bc0;  1 drivers
v0x898b83660_0 .net "S", 0 0, L_0x8984f2c30;  1 drivers
v0x898b83700_0 .net "a", 0 0, L_0x8984f8fa0;  1 drivers
v0x898b837a0_0 .net "b", 0 0, L_0x8984f9040;  1 drivers
v0x898b83840_0 .net "naCin", 0 0, L_0x8984f2d10;  1 drivers
v0x898b838e0_0 .net "nab", 0 0, L_0x8984f2ca0;  1 drivers
v0x898b83980_0 .net "nbCin", 0 0, L_0x8984f2d80;  1 drivers
S_0x898b7bc00 .scope generate, "adder[16]" "adder[16]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b13800 .param/l "i" 1 6 21, +C4<010000>;
S_0x898b7bd80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b7bc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69600 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69640 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f2e60/d .functor XOR 1, L_0x8984f9180, L_0x8984f9220, C4<0>, C4<0>;
L_0x8984f2e60 .delay 1 (1,1,1) L_0x8984f2e60/d;
L_0x8984f2ed0/d .functor XOR 1, L_0x8984f2e60, L_0x8984f92c0, C4<0>, C4<0>;
L_0x8984f2ed0 .delay 1 (1,1,1) L_0x8984f2ed0/d;
L_0x8984f2f40/d .functor NAND 1, L_0x8984f9180, L_0x8984f9220, C4<1>, C4<1>;
L_0x8984f2f40 .delay 1 (1,1,1) L_0x8984f2f40/d;
L_0x8984f2fb0/d .functor NAND 1, L_0x8984f9180, L_0x8984f92c0, C4<1>, C4<1>;
L_0x8984f2fb0 .delay 1 (1,1,1) L_0x8984f2fb0/d;
L_0x8984f3020/d .functor NAND 1, L_0x8984f9220, L_0x8984f92c0, C4<1>, C4<1>;
L_0x8984f3020 .delay 1 (1,1,1) L_0x8984f3020/d;
L_0x8984f3090/d .functor NAND 1, L_0x8984f2f40, L_0x8984f2fb0, L_0x8984f3020, C4<1>;
L_0x8984f3090 .delay 1 (1,1,1) L_0x8984f3090/d;
v0x898b83a20_0 .net "Cin", 0 0, L_0x8984f92c0;  1 drivers
v0x898b83ac0_0 .net "Cout", 0 0, L_0x8984f3090;  1 drivers
v0x898b83b60_0 .net "P", 0 0, L_0x8984f2e60;  1 drivers
v0x898b83c00_0 .net "S", 0 0, L_0x8984f2ed0;  1 drivers
v0x898b83ca0_0 .net "a", 0 0, L_0x8984f9180;  1 drivers
v0x898b83d40_0 .net "b", 0 0, L_0x8984f9220;  1 drivers
v0x898b83de0_0 .net "naCin", 0 0, L_0x8984f2fb0;  1 drivers
v0x898b83e80_0 .net "nab", 0 0, L_0x8984f2f40;  1 drivers
v0x898b83f20_0 .net "nbCin", 0 0, L_0x8984f3020;  1 drivers
S_0x898b84000 .scope generate, "adder[17]" "adder[17]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b13840 .param/l "i" 1 6 21, +C4<010001>;
S_0x898b84180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b84000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69200 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69240 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f3100/d .functor XOR 1, L_0x8984f9360, L_0x8984f9400, C4<0>, C4<0>;
L_0x8984f3100 .delay 1 (1,1,1) L_0x8984f3100/d;
L_0x8984f3170/d .functor XOR 1, L_0x8984f3100, L_0x8984f94a0, C4<0>, C4<0>;
L_0x8984f3170 .delay 1 (1,1,1) L_0x8984f3170/d;
L_0x8984f31e0/d .functor NAND 1, L_0x8984f9360, L_0x8984f9400, C4<1>, C4<1>;
L_0x8984f31e0 .delay 1 (1,1,1) L_0x8984f31e0/d;
L_0x8984f3250/d .functor NAND 1, L_0x8984f9360, L_0x8984f94a0, C4<1>, C4<1>;
L_0x8984f3250 .delay 1 (1,1,1) L_0x8984f3250/d;
L_0x8984f32c0/d .functor NAND 1, L_0x8984f9400, L_0x8984f94a0, C4<1>, C4<1>;
L_0x8984f32c0 .delay 1 (1,1,1) L_0x8984f32c0/d;
L_0x8984f3330/d .functor NAND 1, L_0x8984f31e0, L_0x8984f3250, L_0x8984f32c0, C4<1>;
L_0x8984f3330 .delay 1 (1,1,1) L_0x8984f3330/d;
v0x898b88000_0 .net "Cin", 0 0, L_0x8984f94a0;  1 drivers
v0x898b880a0_0 .net "Cout", 0 0, L_0x8984f3330;  1 drivers
v0x898b88140_0 .net "P", 0 0, L_0x8984f3100;  1 drivers
v0x898b881e0_0 .net "S", 0 0, L_0x8984f3170;  1 drivers
v0x898b88280_0 .net "a", 0 0, L_0x8984f9360;  1 drivers
v0x898b88320_0 .net "b", 0 0, L_0x8984f9400;  1 drivers
v0x898b883c0_0 .net "naCin", 0 0, L_0x8984f3250;  1 drivers
v0x898b88460_0 .net "nab", 0 0, L_0x8984f31e0;  1 drivers
v0x898b88500_0 .net "nbCin", 0 0, L_0x8984f32c0;  1 drivers
S_0x898b84300 .scope generate, "adder[18]" "adder[18]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b13880 .param/l "i" 1 6 21, +C4<010010>;
S_0x898b84480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b84300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69680 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b696c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f33a0/d .functor XOR 1, L_0x8984f9540, L_0x8984f95e0, C4<0>, C4<0>;
L_0x8984f33a0 .delay 1 (1,1,1) L_0x8984f33a0/d;
L_0x8984f3410/d .functor XOR 1, L_0x8984f33a0, L_0x8984f9680, C4<0>, C4<0>;
L_0x8984f3410 .delay 1 (1,1,1) L_0x8984f3410/d;
L_0x8984f3480/d .functor NAND 1, L_0x8984f9540, L_0x8984f95e0, C4<1>, C4<1>;
L_0x8984f3480 .delay 1 (1,1,1) L_0x8984f3480/d;
L_0x8984f34f0/d .functor NAND 1, L_0x8984f9540, L_0x8984f9680, C4<1>, C4<1>;
L_0x8984f34f0 .delay 1 (1,1,1) L_0x8984f34f0/d;
L_0x8984f3560/d .functor NAND 1, L_0x8984f95e0, L_0x8984f9680, C4<1>, C4<1>;
L_0x8984f3560 .delay 1 (1,1,1) L_0x8984f3560/d;
L_0x8984f35d0/d .functor NAND 1, L_0x8984f3480, L_0x8984f34f0, L_0x8984f3560, C4<1>;
L_0x8984f35d0 .delay 1 (1,1,1) L_0x8984f35d0/d;
v0x898b885a0_0 .net "Cin", 0 0, L_0x8984f9680;  1 drivers
v0x898b88640_0 .net "Cout", 0 0, L_0x8984f35d0;  1 drivers
v0x898b886e0_0 .net "P", 0 0, L_0x8984f33a0;  1 drivers
v0x898b88780_0 .net "S", 0 0, L_0x8984f3410;  1 drivers
v0x898b88820_0 .net "a", 0 0, L_0x8984f9540;  1 drivers
v0x898b888c0_0 .net "b", 0 0, L_0x8984f95e0;  1 drivers
v0x898b88960_0 .net "naCin", 0 0, L_0x8984f34f0;  1 drivers
v0x898b88a00_0 .net "nab", 0 0, L_0x8984f3480;  1 drivers
v0x898b88aa0_0 .net "nbCin", 0 0, L_0x8984f3560;  1 drivers
S_0x898b84600 .scope generate, "adder[19]" "adder[19]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b138c0 .param/l "i" 1 6 21, +C4<010011>;
S_0x898b84780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b84600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69700 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69740 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f3640/d .functor XOR 1, L_0x8984f9720, L_0x8984f97c0, C4<0>, C4<0>;
L_0x8984f3640 .delay 1 (1,1,1) L_0x8984f3640/d;
L_0x8984f36b0/d .functor XOR 1, L_0x8984f3640, L_0x8984f9860, C4<0>, C4<0>;
L_0x8984f36b0 .delay 1 (1,1,1) L_0x8984f36b0/d;
L_0x8984f3720/d .functor NAND 1, L_0x8984f9720, L_0x8984f97c0, C4<1>, C4<1>;
L_0x8984f3720 .delay 1 (1,1,1) L_0x8984f3720/d;
L_0x8984f3790/d .functor NAND 1, L_0x8984f9720, L_0x8984f9860, C4<1>, C4<1>;
L_0x8984f3790 .delay 1 (1,1,1) L_0x8984f3790/d;
L_0x8984f3800/d .functor NAND 1, L_0x8984f97c0, L_0x8984f9860, C4<1>, C4<1>;
L_0x8984f3800 .delay 1 (1,1,1) L_0x8984f3800/d;
L_0x8984f3870/d .functor NAND 1, L_0x8984f3720, L_0x8984f3790, L_0x8984f3800, C4<1>;
L_0x8984f3870 .delay 1 (1,1,1) L_0x8984f3870/d;
v0x898b88b40_0 .net "Cin", 0 0, L_0x8984f9860;  1 drivers
v0x898b88be0_0 .net "Cout", 0 0, L_0x8984f3870;  1 drivers
v0x898b88c80_0 .net "P", 0 0, L_0x8984f3640;  1 drivers
v0x898b88d20_0 .net "S", 0 0, L_0x8984f36b0;  1 drivers
v0x898b88dc0_0 .net "a", 0 0, L_0x8984f9720;  1 drivers
v0x898b88e60_0 .net "b", 0 0, L_0x8984f97c0;  1 drivers
v0x898b88f00_0 .net "naCin", 0 0, L_0x8984f3790;  1 drivers
v0x898b88fa0_0 .net "nab", 0 0, L_0x8984f3720;  1 drivers
v0x898b89040_0 .net "nbCin", 0 0, L_0x8984f3800;  1 drivers
S_0x898b84900 .scope generate, "adder[20]" "adder[20]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b13900 .param/l "i" 1 6 21, +C4<010100>;
S_0x898b84a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b84900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69780 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b697c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f38e0/d .functor XOR 1, L_0x8984f9900, L_0x8984f99a0, C4<0>, C4<0>;
L_0x8984f38e0 .delay 1 (1,1,1) L_0x8984f38e0/d;
L_0x8984f3950/d .functor XOR 1, L_0x8984f38e0, L_0x8984f9a40, C4<0>, C4<0>;
L_0x8984f3950 .delay 1 (1,1,1) L_0x8984f3950/d;
L_0x8984f39c0/d .functor NAND 1, L_0x8984f9900, L_0x8984f99a0, C4<1>, C4<1>;
L_0x8984f39c0 .delay 1 (1,1,1) L_0x8984f39c0/d;
L_0x8984f3a30/d .functor NAND 1, L_0x8984f9900, L_0x8984f9a40, C4<1>, C4<1>;
L_0x8984f3a30 .delay 1 (1,1,1) L_0x8984f3a30/d;
L_0x8984f3aa0/d .functor NAND 1, L_0x8984f99a0, L_0x8984f9a40, C4<1>, C4<1>;
L_0x8984f3aa0 .delay 1 (1,1,1) L_0x8984f3aa0/d;
L_0x8984f3b10/d .functor NAND 1, L_0x8984f39c0, L_0x8984f3a30, L_0x8984f3aa0, C4<1>;
L_0x8984f3b10 .delay 1 (1,1,1) L_0x8984f3b10/d;
v0x898b890e0_0 .net "Cin", 0 0, L_0x8984f9a40;  1 drivers
v0x898b89180_0 .net "Cout", 0 0, L_0x8984f3b10;  1 drivers
v0x898b89220_0 .net "P", 0 0, L_0x8984f38e0;  1 drivers
v0x898b892c0_0 .net "S", 0 0, L_0x8984f3950;  1 drivers
v0x898b89360_0 .net "a", 0 0, L_0x8984f9900;  1 drivers
v0x898b89400_0 .net "b", 0 0, L_0x8984f99a0;  1 drivers
v0x898b894a0_0 .net "naCin", 0 0, L_0x8984f3a30;  1 drivers
v0x898b89540_0 .net "nab", 0 0, L_0x8984f39c0;  1 drivers
v0x898b895e0_0 .net "nbCin", 0 0, L_0x8984f3aa0;  1 drivers
S_0x898b84c00 .scope generate, "adder[21]" "adder[21]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b13940 .param/l "i" 1 6 21, +C4<010101>;
S_0x898b84d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b84c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69800 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69840 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f3b80/d .functor XOR 1, L_0x8984f9ae0, L_0x8984f9b80, C4<0>, C4<0>;
L_0x8984f3b80 .delay 1 (1,1,1) L_0x8984f3b80/d;
L_0x8984f3bf0/d .functor XOR 1, L_0x8984f3b80, L_0x8984f9c20, C4<0>, C4<0>;
L_0x8984f3bf0 .delay 1 (1,1,1) L_0x8984f3bf0/d;
L_0x8984f3c60/d .functor NAND 1, L_0x8984f9ae0, L_0x8984f9b80, C4<1>, C4<1>;
L_0x8984f3c60 .delay 1 (1,1,1) L_0x8984f3c60/d;
L_0x8984f3cd0/d .functor NAND 1, L_0x8984f9ae0, L_0x8984f9c20, C4<1>, C4<1>;
L_0x8984f3cd0 .delay 1 (1,1,1) L_0x8984f3cd0/d;
L_0x8984f3d40/d .functor NAND 1, L_0x8984f9b80, L_0x8984f9c20, C4<1>, C4<1>;
L_0x8984f3d40 .delay 1 (1,1,1) L_0x8984f3d40/d;
L_0x8984f3db0/d .functor NAND 1, L_0x8984f3c60, L_0x8984f3cd0, L_0x8984f3d40, C4<1>;
L_0x8984f3db0 .delay 1 (1,1,1) L_0x8984f3db0/d;
v0x898b89680_0 .net "Cin", 0 0, L_0x8984f9c20;  1 drivers
v0x898b89720_0 .net "Cout", 0 0, L_0x8984f3db0;  1 drivers
v0x898b897c0_0 .net "P", 0 0, L_0x8984f3b80;  1 drivers
v0x898b89860_0 .net "S", 0 0, L_0x8984f3bf0;  1 drivers
v0x898b89900_0 .net "a", 0 0, L_0x8984f9ae0;  1 drivers
v0x898b899a0_0 .net "b", 0 0, L_0x8984f9b80;  1 drivers
v0x898b89a40_0 .net "naCin", 0 0, L_0x8984f3cd0;  1 drivers
v0x898b89ae0_0 .net "nab", 0 0, L_0x8984f3c60;  1 drivers
v0x898b89b80_0 .net "nbCin", 0 0, L_0x8984f3d40;  1 drivers
S_0x898b84f00 .scope generate, "adder[22]" "adder[22]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b13980 .param/l "i" 1 6 21, +C4<010110>;
S_0x898b85080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b84f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69880 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b698c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8984f3e20/d .functor XOR 1, L_0x8984f9cc0, L_0x8984f9d60, C4<0>, C4<0>;
L_0x8984f3e20 .delay 1 (1,1,1) L_0x8984f3e20/d;
L_0x8984f3e90/d .functor XOR 1, L_0x8984f3e20, L_0x8984f9e00, C4<0>, C4<0>;
L_0x8984f3e90 .delay 1 (1,1,1) L_0x8984f3e90/d;
L_0x8984f3f00/d .functor NAND 1, L_0x8984f9cc0, L_0x8984f9d60, C4<1>, C4<1>;
L_0x8984f3f00 .delay 1 (1,1,1) L_0x8984f3f00/d;
L_0x8984f3f70/d .functor NAND 1, L_0x8984f9cc0, L_0x8984f9e00, C4<1>, C4<1>;
L_0x8984f3f70 .delay 1 (1,1,1) L_0x8984f3f70/d;
L_0x898500000/d .functor NAND 1, L_0x8984f9d60, L_0x8984f9e00, C4<1>, C4<1>;
L_0x898500000 .delay 1 (1,1,1) L_0x898500000/d;
L_0x898500070/d .functor NAND 1, L_0x8984f3f00, L_0x8984f3f70, L_0x898500000, C4<1>;
L_0x898500070 .delay 1 (1,1,1) L_0x898500070/d;
v0x898b89c20_0 .net "Cin", 0 0, L_0x8984f9e00;  1 drivers
v0x898b89cc0_0 .net "Cout", 0 0, L_0x898500070;  1 drivers
v0x898b89d60_0 .net "P", 0 0, L_0x8984f3e20;  1 drivers
v0x898b89e00_0 .net "S", 0 0, L_0x8984f3e90;  1 drivers
v0x898b89ea0_0 .net "a", 0 0, L_0x8984f9cc0;  1 drivers
v0x898b89f40_0 .net "b", 0 0, L_0x8984f9d60;  1 drivers
v0x898b89fe0_0 .net "naCin", 0 0, L_0x8984f3f70;  1 drivers
v0x898b8a080_0 .net "nab", 0 0, L_0x8984f3f00;  1 drivers
v0x898b8a120_0 .net "nbCin", 0 0, L_0x898500000;  1 drivers
S_0x898b85200 .scope generate, "adder[23]" "adder[23]" 6 21, 6 21 0, S_0x898b78d80;
 .timescale -9 -9;
P_0x898b139c0 .param/l "i" 1 6 21, +C4<010111>;
S_0x898b85380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b85200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69900 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69940 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985000e0/d .functor XOR 1, L_0x8984f9ea0, L_0x8984f9f40, C4<0>, C4<0>;
L_0x8985000e0 .delay 1 (1,1,1) L_0x8985000e0/d;
L_0x898500150/d .functor XOR 1, L_0x8985000e0, L_0x8984f9fe0, C4<0>, C4<0>;
L_0x898500150 .delay 1 (1,1,1) L_0x898500150/d;
L_0x8985001c0/d .functor NAND 1, L_0x8984f9ea0, L_0x8984f9f40, C4<1>, C4<1>;
L_0x8985001c0 .delay 1 (1,1,1) L_0x8985001c0/d;
L_0x898500230/d .functor NAND 1, L_0x8984f9ea0, L_0x8984f9fe0, C4<1>, C4<1>;
L_0x898500230 .delay 1 (1,1,1) L_0x898500230/d;
L_0x8985002a0/d .functor NAND 1, L_0x8984f9f40, L_0x8984f9fe0, C4<1>, C4<1>;
L_0x8985002a0 .delay 1 (1,1,1) L_0x8985002a0/d;
L_0x898500310/d .functor NAND 1, L_0x8985001c0, L_0x898500230, L_0x8985002a0, C4<1>;
L_0x898500310 .delay 1 (1,1,1) L_0x898500310/d;
v0x898b8a1c0_0 .net "Cin", 0 0, L_0x8984f9fe0;  1 drivers
v0x898b8a260_0 .net "Cout", 0 0, L_0x898500310;  1 drivers
v0x898b8a300_0 .net "P", 0 0, L_0x8985000e0;  1 drivers
v0x898b8a3a0_0 .net "S", 0 0, L_0x898500150;  1 drivers
v0x898b8a440_0 .net "a", 0 0, L_0x8984f9ea0;  1 drivers
v0x898b8a4e0_0 .net "b", 0 0, L_0x8984f9f40;  1 drivers
v0x898b8a580_0 .net "naCin", 0 0, L_0x898500230;  1 drivers
v0x898b8a620_0 .net "nab", 0 0, L_0x8985001c0;  1 drivers
v0x898b8a6c0_0 .net "nbCin", 0 0, L_0x8985002a0;  1 drivers
S_0x898b85500 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898b78d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69980 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b699c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898500380/d .functor XOR 1, L_0x8984fa080, L_0x8984fa120, C4<0>, C4<0>;
L_0x898500380 .delay 1 (1,1,1) L_0x898500380/d;
L_0x8985003f0/d .functor XOR 1, L_0x898500380, v0x898b8bac0_0, C4<0>, C4<0>;
L_0x8985003f0 .delay 1 (1,1,1) L_0x8985003f0/d;
L_0x898500460/d .functor NAND 1, L_0x8984fa080, L_0x8984fa120, C4<1>, C4<1>;
L_0x898500460 .delay 1 (1,1,1) L_0x898500460/d;
L_0x8985004d0/d .functor NAND 1, L_0x8984fa080, v0x898b8bac0_0, C4<1>, C4<1>;
L_0x8985004d0 .delay 1 (1,1,1) L_0x8985004d0/d;
L_0x898500540/d .functor NAND 1, L_0x8984fa120, v0x898b8bac0_0, C4<1>, C4<1>;
L_0x898500540 .delay 1 (1,1,1) L_0x898500540/d;
L_0x8985005b0/d .functor NAND 1, L_0x898500460, L_0x8985004d0, L_0x898500540, C4<1>;
L_0x8985005b0 .delay 1 (1,1,1) L_0x8985005b0/d;
v0x898b8a760_0 .net "Cin", 0 0, v0x898b8bac0_0;  alias, 1 drivers
v0x898b8a800_0 .net "Cout", 0 0, L_0x8985005b0;  1 drivers
v0x898b8a8a0_0 .net "P", 0 0, L_0x898500380;  1 drivers
v0x898b8a940_0 .net "S", 0 0, L_0x8985003f0;  1 drivers
v0x898b8a9e0_0 .net "a", 0 0, L_0x8984fa080;  1 drivers
v0x898b8aa80_0 .net "b", 0 0, L_0x8984fa120;  1 drivers
v0x898b8ab20_0 .net "naCin", 0 0, L_0x8985004d0;  1 drivers
v0x898b8abc0_0 .net "nab", 0 0, L_0x898500460;  1 drivers
v0x898b8ac60_0 .net "nbCin", 0 0, L_0x898500540;  1 drivers
S_0x898b85680 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898b78900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 25 "in";
    .port_info 2 /OUTPUT 25 "out";
P_0x898b13380 .param/l "N" 0 8 4, +C4<00000000000000000000000000011001>;
v0x898b8b7a0_0 .net "clk", 0 0, v0x898b8bd40_0;  alias, 1 drivers
v0x898b8b840_0 .net "in", 24 0, L_0x899794dc0;  1 drivers
v0x898b8b8e0_0 .var "out", 24 0;
E_0x899701840 .event posedge, v0x898b8b660_0;
S_0x898b85800 .scope generate, "WIDTH_TEST[25]" "WIDTH_TEST[25]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898b13c40 .param/l "w" 1 3 23, +C4<011001>;
v0x898ba5b80_0 .var "A", 24 0;
v0x898ba5c20_0 .var "B", 24 0;
v0x898ba5cc0_0 .var "Cin", 0 0;
v0x898ba5d60_0 .net "Cout", 0 0, L_0x89850d0e0;  1 drivers
v0x898ba5e00_0 .net "P", 24 0, L_0x899794f00;  1 drivers
v0x898ba5ea0_0 .net "S", 24 0, L_0x898a7f700;  1 drivers
v0x898ba5f40_0 .var "clk", 0 0;
v0x898ba5fe0_0 .var "expected_sum", 25 0;
v0x898ba6080_0 .net "out", 25 0, v0x898ba5ae0_0;  1 drivers
L_0x899795040 .concat [ 25 1 0 0], L_0x898a7f700, L_0x89850d0e0;
S_0x898b85980 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898b85800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 25 "A";
    .port_info 3 /INPUT 25 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 25 "P";
    .port_info 7 /OUTPUT 25 "S";
P_0x898b13c80 .param/l "N" 0 4 7, +C4<00000000000000000000000000011001>;
L_0x8985108c0 .functor NOT 1, v0x898ba5f40_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc6d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x898510930 .functor AND 1, L_0x8985108c0, L_0x898cbc6d0, C4<1>, C4<1>;
v0x898ba5360_0 .net "A", 24 0, v0x898ba5b80_0;  1 drivers
v0x898ba5400_0 .net "B", 24 0, v0x898ba5c20_0;  1 drivers
v0x898ba54a0_0 .net "Cin", 0 0, v0x898ba5cc0_0;  1 drivers
v0x898ba5540_0 .net "Cout", 0 0, L_0x89850d0e0;  alias, 1 drivers
v0x898ba55e0_0 .net "P", 24 0, L_0x899794f00;  alias, 1 drivers
v0x898ba5680_0 .net "RCA_sum", 24 0, L_0x899794fa0;  1 drivers
v0x898ba5720_0 .net "S", 24 0, L_0x898a7f700;  alias, 1 drivers
v0x898ba57c0_0 .net *"_ivl_0", 0 0, L_0x8985108c0;  1 drivers
v0x898ba5860_0 .net "clk", 0 0, v0x898ba5f40_0;  1 drivers
v0x898ba5900_0 .net "enable", 0 0, L_0x898cbc6d0;  1 drivers
S_0x898b85b00 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898b85980;
 .timescale -9 -9;
    .port_info 0 /INPUT 25 "in";
    .port_info 1 /OUTPUT 25 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898b13d00 .param/l "N" 0 5 4, +C4<00000000000000000000000000011001>;
o0x898c62890 .functor BUFZ 25, c4<zzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898b8bf20_0 name=_ivl_0
v0x898b8c000_0 .net "control", 0 0, L_0x898510930;  1 drivers
v0x898b8c0a0_0 .net "in", 24 0, L_0x899794fa0;  alias, 1 drivers
v0x898b8c140_0 .net "out", 24 0, L_0x898a7f700;  alias, 1 drivers
L_0x898a7f700 .functor MUXZ 25, o0x898c62890, L_0x899794fa0, L_0x898510930, C4<>;
S_0x898b85c80 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898b85980;
 .timescale -9 -9;
    .port_info 0 /INPUT 25 "A";
    .port_info 1 /INPUT 25 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 25 "P";
    .port_info 5 /OUTPUT 25 "S";
P_0x898b13d40 .param/l "N" 0 6 4, +C4<00000000000000000000000000011001>;
v0x898ba4f00_0 .net "A", 24 0, v0x898ba5b80_0;  alias, 1 drivers
v0x898ba4fa0_0 .net "B", 24 0, v0x898ba5c20_0;  alias, 1 drivers
v0x898ba5040_0 .net "C", 24 0, L_0x899794e60;  1 drivers
v0x898ba50e0_0 .net "Cin", 0 0, v0x898ba5cc0_0;  alias, 1 drivers
v0x898ba5180_0 .net "Cout", 0 0, L_0x89850d0e0;  alias, 1 drivers
v0x898ba5220_0 .net "P", 24 0, L_0x899794f00;  alias, 1 drivers
v0x898ba52c0_0 .net "S", 24 0, L_0x899794fa0;  alias, 1 drivers
L_0x8984fa260 .part v0x898ba5b80_0, 1, 1;
L_0x8984fa300 .part v0x898ba5c20_0, 1, 1;
L_0x8984fa3a0 .part L_0x899794e60, 0, 1;
L_0x8984fa440 .part v0x898ba5b80_0, 2, 1;
L_0x8984fa4e0 .part v0x898ba5c20_0, 2, 1;
L_0x8984fa580 .part L_0x899794e60, 1, 1;
L_0x8984fa620 .part v0x898ba5b80_0, 3, 1;
L_0x8984fa6c0 .part v0x898ba5c20_0, 3, 1;
L_0x8984fa760 .part L_0x899794e60, 2, 1;
L_0x8984fa800 .part v0x898ba5b80_0, 4, 1;
L_0x8984fa8a0 .part v0x898ba5c20_0, 4, 1;
L_0x8984fa940 .part L_0x899794e60, 3, 1;
L_0x8984fa9e0 .part v0x898ba5b80_0, 5, 1;
L_0x8984faa80 .part v0x898ba5c20_0, 5, 1;
L_0x8984fab20 .part L_0x899794e60, 4, 1;
L_0x8984fabc0 .part v0x898ba5b80_0, 6, 1;
L_0x8984fac60 .part v0x898ba5c20_0, 6, 1;
L_0x8984fada0 .part L_0x899794e60, 5, 1;
L_0x8984fae40 .part v0x898ba5b80_0, 7, 1;
L_0x8984faee0 .part v0x898ba5c20_0, 7, 1;
L_0x8984faf80 .part L_0x899794e60, 6, 1;
L_0x8984fad00 .part v0x898ba5b80_0, 8, 1;
L_0x8984fb020 .part v0x898ba5c20_0, 8, 1;
L_0x8984fb0c0 .part L_0x899794e60, 7, 1;
L_0x8984fb160 .part v0x898ba5b80_0, 9, 1;
L_0x8984fb200 .part v0x898ba5c20_0, 9, 1;
L_0x8984fb2a0 .part L_0x899794e60, 8, 1;
L_0x8984fb340 .part v0x898ba5b80_0, 10, 1;
L_0x8984fb3e0 .part v0x898ba5c20_0, 10, 1;
L_0x8984fb480 .part L_0x899794e60, 9, 1;
L_0x8984fb520 .part v0x898ba5b80_0, 11, 1;
L_0x8984fb5c0 .part v0x898ba5c20_0, 11, 1;
L_0x8984fb660 .part L_0x899794e60, 10, 1;
L_0x8984fb700 .part v0x898ba5b80_0, 12, 1;
L_0x8984fb7a0 .part v0x898ba5c20_0, 12, 1;
L_0x8984fb840 .part L_0x899794e60, 11, 1;
L_0x8984fb8e0 .part v0x898ba5b80_0, 13, 1;
L_0x8984fb980 .part v0x898ba5c20_0, 13, 1;
L_0x8984fba20 .part L_0x899794e60, 12, 1;
L_0x8984fbac0 .part v0x898ba5b80_0, 14, 1;
L_0x8984fbb60 .part v0x898ba5c20_0, 14, 1;
L_0x8984fbc00 .part L_0x899794e60, 13, 1;
L_0x8984fbca0 .part v0x898ba5b80_0, 15, 1;
L_0x8984fbd40 .part v0x898ba5c20_0, 15, 1;
L_0x8984fbde0 .part L_0x899794e60, 14, 1;
L_0x8984fbe80 .part v0x898ba5b80_0, 16, 1;
L_0x8984fbf20 .part v0x898ba5c20_0, 16, 1;
L_0x89850c000 .part L_0x899794e60, 15, 1;
L_0x89850c0a0 .part v0x898ba5b80_0, 17, 1;
L_0x89850c140 .part v0x898ba5c20_0, 17, 1;
L_0x89850c1e0 .part L_0x899794e60, 16, 1;
L_0x89850c280 .part v0x898ba5b80_0, 18, 1;
L_0x89850c320 .part v0x898ba5c20_0, 18, 1;
L_0x89850c3c0 .part L_0x899794e60, 17, 1;
L_0x89850c460 .part v0x898ba5b80_0, 19, 1;
L_0x89850c500 .part v0x898ba5c20_0, 19, 1;
L_0x89850c5a0 .part L_0x899794e60, 18, 1;
L_0x89850c640 .part v0x898ba5b80_0, 20, 1;
L_0x89850c6e0 .part v0x898ba5c20_0, 20, 1;
L_0x89850c780 .part L_0x899794e60, 19, 1;
L_0x89850c820 .part v0x898ba5b80_0, 21, 1;
L_0x89850c8c0 .part v0x898ba5c20_0, 21, 1;
L_0x89850c960 .part L_0x899794e60, 20, 1;
L_0x89850ca00 .part v0x898ba5b80_0, 22, 1;
L_0x89850caa0 .part v0x898ba5c20_0, 22, 1;
L_0x89850cb40 .part L_0x899794e60, 21, 1;
L_0x89850cbe0 .part v0x898ba5b80_0, 23, 1;
L_0x89850cc80 .part v0x898ba5c20_0, 23, 1;
L_0x89850cd20 .part L_0x899794e60, 22, 1;
L_0x89850cdc0 .part v0x898ba5b80_0, 24, 1;
L_0x89850ce60 .part v0x898ba5c20_0, 24, 1;
L_0x89850cf00 .part L_0x899794e60, 23, 1;
L_0x89850cfa0 .part v0x898ba5b80_0, 0, 1;
L_0x89850d040 .part v0x898ba5c20_0, 0, 1;
LS_0x899794e60_0_0 .concat8 [ 1 1 1 1], L_0x898510850, L_0x898500930, L_0x898500bd0, L_0x898500e70;
LS_0x899794e60_0_4 .concat8 [ 1 1 1 1], L_0x898501110, L_0x8985013b0, L_0x898501650, L_0x8985018f0;
LS_0x899794e60_0_8 .concat8 [ 1 1 1 1], L_0x898501b90, L_0x898501e30, L_0x8985020d0, L_0x898502370;
LS_0x899794e60_0_12 .concat8 [ 1 1 1 1], L_0x898502610, L_0x8985028b0, L_0x898502b50, L_0x898502df0;
LS_0x899794e60_0_16 .concat8 [ 1 1 1 1], L_0x898503090, L_0x898503330, L_0x8985035d0, L_0x898503870;
LS_0x899794e60_0_20 .concat8 [ 1 1 1 1], L_0x898503b10, L_0x898503db0, L_0x898510070, L_0x898510310;
LS_0x899794e60_0_24 .concat8 [ 1 0 0 0], L_0x8985105b0;
LS_0x899794e60_1_0 .concat8 [ 4 4 4 4], LS_0x899794e60_0_0, LS_0x899794e60_0_4, LS_0x899794e60_0_8, LS_0x899794e60_0_12;
LS_0x899794e60_1_4 .concat8 [ 4 4 1 0], LS_0x899794e60_0_16, LS_0x899794e60_0_20, LS_0x899794e60_0_24;
L_0x899794e60 .concat8 [ 16 9 0 0], LS_0x899794e60_1_0, LS_0x899794e60_1_4;
LS_0x899794f00_0_0 .concat8 [ 1 1 1 1], L_0x898510620, L_0x898500700, L_0x8985009a0, L_0x898500c40;
LS_0x899794f00_0_4 .concat8 [ 1 1 1 1], L_0x898500ee0, L_0x898501180, L_0x898501420, L_0x8985016c0;
LS_0x899794f00_0_8 .concat8 [ 1 1 1 1], L_0x898501960, L_0x898501c00, L_0x898501ea0, L_0x898502140;
LS_0x899794f00_0_12 .concat8 [ 1 1 1 1], L_0x8985023e0, L_0x898502680, L_0x898502920, L_0x898502bc0;
LS_0x899794f00_0_16 .concat8 [ 1 1 1 1], L_0x898502e60, L_0x898503100, L_0x8985033a0, L_0x898503640;
LS_0x899794f00_0_20 .concat8 [ 1 1 1 1], L_0x8985038e0, L_0x898503b80, L_0x898503e20, L_0x8985100e0;
LS_0x899794f00_0_24 .concat8 [ 1 0 0 0], L_0x898510380;
LS_0x899794f00_1_0 .concat8 [ 4 4 4 4], LS_0x899794f00_0_0, LS_0x899794f00_0_4, LS_0x899794f00_0_8, LS_0x899794f00_0_12;
LS_0x899794f00_1_4 .concat8 [ 4 4 1 0], LS_0x899794f00_0_16, LS_0x899794f00_0_20, LS_0x899794f00_0_24;
L_0x899794f00 .concat8 [ 16 9 0 0], LS_0x899794f00_1_0, LS_0x899794f00_1_4;
LS_0x899794fa0_0_0 .concat8 [ 1 1 1 1], L_0x898510690, L_0x898500770, L_0x898500a10, L_0x898500cb0;
LS_0x899794fa0_0_4 .concat8 [ 1 1 1 1], L_0x898500f50, L_0x8985011f0, L_0x898501490, L_0x898501730;
LS_0x899794fa0_0_8 .concat8 [ 1 1 1 1], L_0x8985019d0, L_0x898501c70, L_0x898501f10, L_0x8985021b0;
LS_0x899794fa0_0_12 .concat8 [ 1 1 1 1], L_0x898502450, L_0x8985026f0, L_0x898502990, L_0x898502c30;
LS_0x899794fa0_0_16 .concat8 [ 1 1 1 1], L_0x898502ed0, L_0x898503170, L_0x898503410, L_0x8985036b0;
LS_0x899794fa0_0_20 .concat8 [ 1 1 1 1], L_0x898503950, L_0x898503bf0, L_0x898503e90, L_0x898510150;
LS_0x899794fa0_0_24 .concat8 [ 1 0 0 0], L_0x8985103f0;
LS_0x899794fa0_1_0 .concat8 [ 4 4 4 4], LS_0x899794fa0_0_0, LS_0x899794fa0_0_4, LS_0x899794fa0_0_8, LS_0x899794fa0_0_12;
LS_0x899794fa0_1_4 .concat8 [ 4 4 1 0], LS_0x899794fa0_0_16, LS_0x899794fa0_0_20, LS_0x899794fa0_0_24;
L_0x899794fa0 .concat8 [ 16 9 0 0], LS_0x899794fa0_1_0, LS_0x899794fa0_1_4;
L_0x89850d0e0 .part L_0x899794e60, 24, 1;
S_0x898b85e00 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b13d80 .param/l "i" 1 6 21, +C4<01>;
S_0x898b85f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b85e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69a00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69a40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898500700/d .functor XOR 1, L_0x8984fa260, L_0x8984fa300, C4<0>, C4<0>;
L_0x898500700 .delay 1 (1,1,1) L_0x898500700/d;
L_0x898500770/d .functor XOR 1, L_0x898500700, L_0x8984fa3a0, C4<0>, C4<0>;
L_0x898500770 .delay 1 (1,1,1) L_0x898500770/d;
L_0x8985007e0/d .functor NAND 1, L_0x8984fa260, L_0x8984fa300, C4<1>, C4<1>;
L_0x8985007e0 .delay 1 (1,1,1) L_0x8985007e0/d;
L_0x898500850/d .functor NAND 1, L_0x8984fa260, L_0x8984fa3a0, C4<1>, C4<1>;
L_0x898500850 .delay 1 (1,1,1) L_0x898500850/d;
L_0x8985008c0/d .functor NAND 1, L_0x8984fa300, L_0x8984fa3a0, C4<1>, C4<1>;
L_0x8985008c0 .delay 1 (1,1,1) L_0x8985008c0/d;
L_0x898500930/d .functor NAND 1, L_0x8985007e0, L_0x898500850, L_0x8985008c0, C4<1>;
L_0x898500930 .delay 1 (1,1,1) L_0x898500930/d;
v0x898b8c1e0_0 .net "Cin", 0 0, L_0x8984fa3a0;  1 drivers
v0x898b8c280_0 .net "Cout", 0 0, L_0x898500930;  1 drivers
v0x898b8c320_0 .net "P", 0 0, L_0x898500700;  1 drivers
v0x898b8c3c0_0 .net "S", 0 0, L_0x898500770;  1 drivers
v0x898b8c460_0 .net "a", 0 0, L_0x8984fa260;  1 drivers
v0x898b8c500_0 .net "b", 0 0, L_0x8984fa300;  1 drivers
v0x898b8c5a0_0 .net "naCin", 0 0, L_0x898500850;  1 drivers
v0x898b8c640_0 .net "nab", 0 0, L_0x8985007e0;  1 drivers
v0x898b8c6e0_0 .net "nbCin", 0 0, L_0x8985008c0;  1 drivers
S_0x898b86100 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b13dc0 .param/l "i" 1 6 21, +C4<010>;
S_0x898b86280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b86100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69a80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69ac0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985009a0/d .functor XOR 1, L_0x8984fa440, L_0x8984fa4e0, C4<0>, C4<0>;
L_0x8985009a0 .delay 1 (1,1,1) L_0x8985009a0/d;
L_0x898500a10/d .functor XOR 1, L_0x8985009a0, L_0x8984fa580, C4<0>, C4<0>;
L_0x898500a10 .delay 1 (1,1,1) L_0x898500a10/d;
L_0x898500a80/d .functor NAND 1, L_0x8984fa440, L_0x8984fa4e0, C4<1>, C4<1>;
L_0x898500a80 .delay 1 (1,1,1) L_0x898500a80/d;
L_0x898500af0/d .functor NAND 1, L_0x8984fa440, L_0x8984fa580, C4<1>, C4<1>;
L_0x898500af0 .delay 1 (1,1,1) L_0x898500af0/d;
L_0x898500b60/d .functor NAND 1, L_0x8984fa4e0, L_0x8984fa580, C4<1>, C4<1>;
L_0x898500b60 .delay 1 (1,1,1) L_0x898500b60/d;
L_0x898500bd0/d .functor NAND 1, L_0x898500a80, L_0x898500af0, L_0x898500b60, C4<1>;
L_0x898500bd0 .delay 1 (1,1,1) L_0x898500bd0/d;
v0x898b8c780_0 .net "Cin", 0 0, L_0x8984fa580;  1 drivers
v0x898b8c820_0 .net "Cout", 0 0, L_0x898500bd0;  1 drivers
v0x898b8c8c0_0 .net "P", 0 0, L_0x8985009a0;  1 drivers
v0x898b8c960_0 .net "S", 0 0, L_0x898500a10;  1 drivers
v0x898b8ca00_0 .net "a", 0 0, L_0x8984fa440;  1 drivers
v0x898b8caa0_0 .net "b", 0 0, L_0x8984fa4e0;  1 drivers
v0x898b8cb40_0 .net "naCin", 0 0, L_0x898500af0;  1 drivers
v0x898b8cbe0_0 .net "nab", 0 0, L_0x898500a80;  1 drivers
v0x898b8cc80_0 .net "nbCin", 0 0, L_0x898500b60;  1 drivers
S_0x898b86400 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b13e00 .param/l "i" 1 6 21, +C4<011>;
S_0x898b86580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b86400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69b00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69b40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898500c40/d .functor XOR 1, L_0x8984fa620, L_0x8984fa6c0, C4<0>, C4<0>;
L_0x898500c40 .delay 1 (1,1,1) L_0x898500c40/d;
L_0x898500cb0/d .functor XOR 1, L_0x898500c40, L_0x8984fa760, C4<0>, C4<0>;
L_0x898500cb0 .delay 1 (1,1,1) L_0x898500cb0/d;
L_0x898500d20/d .functor NAND 1, L_0x8984fa620, L_0x8984fa6c0, C4<1>, C4<1>;
L_0x898500d20 .delay 1 (1,1,1) L_0x898500d20/d;
L_0x898500d90/d .functor NAND 1, L_0x8984fa620, L_0x8984fa760, C4<1>, C4<1>;
L_0x898500d90 .delay 1 (1,1,1) L_0x898500d90/d;
L_0x898500e00/d .functor NAND 1, L_0x8984fa6c0, L_0x8984fa760, C4<1>, C4<1>;
L_0x898500e00 .delay 1 (1,1,1) L_0x898500e00/d;
L_0x898500e70/d .functor NAND 1, L_0x898500d20, L_0x898500d90, L_0x898500e00, C4<1>;
L_0x898500e70 .delay 1 (1,1,1) L_0x898500e70/d;
v0x898b8cd20_0 .net "Cin", 0 0, L_0x8984fa760;  1 drivers
v0x898b8cdc0_0 .net "Cout", 0 0, L_0x898500e70;  1 drivers
v0x898b8ce60_0 .net "P", 0 0, L_0x898500c40;  1 drivers
v0x898b8cf00_0 .net "S", 0 0, L_0x898500cb0;  1 drivers
v0x898b8cfa0_0 .net "a", 0 0, L_0x8984fa620;  1 drivers
v0x898b8d040_0 .net "b", 0 0, L_0x8984fa6c0;  1 drivers
v0x898b8d0e0_0 .net "naCin", 0 0, L_0x898500d90;  1 drivers
v0x898b8d180_0 .net "nab", 0 0, L_0x898500d20;  1 drivers
v0x898b8d220_0 .net "nbCin", 0 0, L_0x898500e00;  1 drivers
S_0x898b86700 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b13e40 .param/l "i" 1 6 21, +C4<0100>;
S_0x898b86880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b86700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69b80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69bc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898500ee0/d .functor XOR 1, L_0x8984fa800, L_0x8984fa8a0, C4<0>, C4<0>;
L_0x898500ee0 .delay 1 (1,1,1) L_0x898500ee0/d;
L_0x898500f50/d .functor XOR 1, L_0x898500ee0, L_0x8984fa940, C4<0>, C4<0>;
L_0x898500f50 .delay 1 (1,1,1) L_0x898500f50/d;
L_0x898500fc0/d .functor NAND 1, L_0x8984fa800, L_0x8984fa8a0, C4<1>, C4<1>;
L_0x898500fc0 .delay 1 (1,1,1) L_0x898500fc0/d;
L_0x898501030/d .functor NAND 1, L_0x8984fa800, L_0x8984fa940, C4<1>, C4<1>;
L_0x898501030 .delay 1 (1,1,1) L_0x898501030/d;
L_0x8985010a0/d .functor NAND 1, L_0x8984fa8a0, L_0x8984fa940, C4<1>, C4<1>;
L_0x8985010a0 .delay 1 (1,1,1) L_0x8985010a0/d;
L_0x898501110/d .functor NAND 1, L_0x898500fc0, L_0x898501030, L_0x8985010a0, C4<1>;
L_0x898501110 .delay 1 (1,1,1) L_0x898501110/d;
v0x898b8d2c0_0 .net "Cin", 0 0, L_0x8984fa940;  1 drivers
v0x898b8d360_0 .net "Cout", 0 0, L_0x898501110;  1 drivers
v0x898b8d400_0 .net "P", 0 0, L_0x898500ee0;  1 drivers
v0x898b8d4a0_0 .net "S", 0 0, L_0x898500f50;  1 drivers
v0x898b8d540_0 .net "a", 0 0, L_0x8984fa800;  1 drivers
v0x898b8d5e0_0 .net "b", 0 0, L_0x8984fa8a0;  1 drivers
v0x898b8d680_0 .net "naCin", 0 0, L_0x898501030;  1 drivers
v0x898b8d720_0 .net "nab", 0 0, L_0x898500fc0;  1 drivers
v0x898b8d7c0_0 .net "nbCin", 0 0, L_0x8985010a0;  1 drivers
S_0x898b86a00 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b13ec0 .param/l "i" 1 6 21, +C4<0101>;
S_0x898b86b80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b86a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69c00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69c40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898501180/d .functor XOR 1, L_0x8984fa9e0, L_0x8984faa80, C4<0>, C4<0>;
L_0x898501180 .delay 1 (1,1,1) L_0x898501180/d;
L_0x8985011f0/d .functor XOR 1, L_0x898501180, L_0x8984fab20, C4<0>, C4<0>;
L_0x8985011f0 .delay 1 (1,1,1) L_0x8985011f0/d;
L_0x898501260/d .functor NAND 1, L_0x8984fa9e0, L_0x8984faa80, C4<1>, C4<1>;
L_0x898501260 .delay 1 (1,1,1) L_0x898501260/d;
L_0x8985012d0/d .functor NAND 1, L_0x8984fa9e0, L_0x8984fab20, C4<1>, C4<1>;
L_0x8985012d0 .delay 1 (1,1,1) L_0x8985012d0/d;
L_0x898501340/d .functor NAND 1, L_0x8984faa80, L_0x8984fab20, C4<1>, C4<1>;
L_0x898501340 .delay 1 (1,1,1) L_0x898501340/d;
L_0x8985013b0/d .functor NAND 1, L_0x898501260, L_0x8985012d0, L_0x898501340, C4<1>;
L_0x8985013b0 .delay 1 (1,1,1) L_0x8985013b0/d;
v0x898b8d860_0 .net "Cin", 0 0, L_0x8984fab20;  1 drivers
v0x898b8d900_0 .net "Cout", 0 0, L_0x8985013b0;  1 drivers
v0x898b8d9a0_0 .net "P", 0 0, L_0x898501180;  1 drivers
v0x898b8da40_0 .net "S", 0 0, L_0x8985011f0;  1 drivers
v0x898b8dae0_0 .net "a", 0 0, L_0x8984fa9e0;  1 drivers
v0x898b8db80_0 .net "b", 0 0, L_0x8984faa80;  1 drivers
v0x898b8dc20_0 .net "naCin", 0 0, L_0x8985012d0;  1 drivers
v0x898b8dcc0_0 .net "nab", 0 0, L_0x898501260;  1 drivers
v0x898b8dd60_0 .net "nbCin", 0 0, L_0x898501340;  1 drivers
S_0x898b86d00 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b13f00 .param/l "i" 1 6 21, +C4<0110>;
S_0x898b86e80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b86d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69c80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69cc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898501420/d .functor XOR 1, L_0x8984fabc0, L_0x8984fac60, C4<0>, C4<0>;
L_0x898501420 .delay 1 (1,1,1) L_0x898501420/d;
L_0x898501490/d .functor XOR 1, L_0x898501420, L_0x8984fada0, C4<0>, C4<0>;
L_0x898501490 .delay 1 (1,1,1) L_0x898501490/d;
L_0x898501500/d .functor NAND 1, L_0x8984fabc0, L_0x8984fac60, C4<1>, C4<1>;
L_0x898501500 .delay 1 (1,1,1) L_0x898501500/d;
L_0x898501570/d .functor NAND 1, L_0x8984fabc0, L_0x8984fada0, C4<1>, C4<1>;
L_0x898501570 .delay 1 (1,1,1) L_0x898501570/d;
L_0x8985015e0/d .functor NAND 1, L_0x8984fac60, L_0x8984fada0, C4<1>, C4<1>;
L_0x8985015e0 .delay 1 (1,1,1) L_0x8985015e0/d;
L_0x898501650/d .functor NAND 1, L_0x898501500, L_0x898501570, L_0x8985015e0, C4<1>;
L_0x898501650 .delay 1 (1,1,1) L_0x898501650/d;
v0x898b8de00_0 .net "Cin", 0 0, L_0x8984fada0;  1 drivers
v0x898b8dea0_0 .net "Cout", 0 0, L_0x898501650;  1 drivers
v0x898b8df40_0 .net "P", 0 0, L_0x898501420;  1 drivers
v0x898b8dfe0_0 .net "S", 0 0, L_0x898501490;  1 drivers
v0x898b8e080_0 .net "a", 0 0, L_0x8984fabc0;  1 drivers
v0x898b8e120_0 .net "b", 0 0, L_0x8984fac60;  1 drivers
v0x898b8e1c0_0 .net "naCin", 0 0, L_0x898501570;  1 drivers
v0x898b8e260_0 .net "nab", 0 0, L_0x898501500;  1 drivers
v0x898b8e300_0 .net "nbCin", 0 0, L_0x8985015e0;  1 drivers
S_0x898b87000 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b13f40 .param/l "i" 1 6 21, +C4<0111>;
S_0x898b87180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b87000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69d00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69d40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985016c0/d .functor XOR 1, L_0x8984fae40, L_0x8984faee0, C4<0>, C4<0>;
L_0x8985016c0 .delay 1 (1,1,1) L_0x8985016c0/d;
L_0x898501730/d .functor XOR 1, L_0x8985016c0, L_0x8984faf80, C4<0>, C4<0>;
L_0x898501730 .delay 1 (1,1,1) L_0x898501730/d;
L_0x8985017a0/d .functor NAND 1, L_0x8984fae40, L_0x8984faee0, C4<1>, C4<1>;
L_0x8985017a0 .delay 1 (1,1,1) L_0x8985017a0/d;
L_0x898501810/d .functor NAND 1, L_0x8984fae40, L_0x8984faf80, C4<1>, C4<1>;
L_0x898501810 .delay 1 (1,1,1) L_0x898501810/d;
L_0x898501880/d .functor NAND 1, L_0x8984faee0, L_0x8984faf80, C4<1>, C4<1>;
L_0x898501880 .delay 1 (1,1,1) L_0x898501880/d;
L_0x8985018f0/d .functor NAND 1, L_0x8985017a0, L_0x898501810, L_0x898501880, C4<1>;
L_0x8985018f0 .delay 1 (1,1,1) L_0x8985018f0/d;
v0x898b8e3a0_0 .net "Cin", 0 0, L_0x8984faf80;  1 drivers
v0x898b8e440_0 .net "Cout", 0 0, L_0x8985018f0;  1 drivers
v0x898b8e4e0_0 .net "P", 0 0, L_0x8985016c0;  1 drivers
v0x898b8e580_0 .net "S", 0 0, L_0x898501730;  1 drivers
v0x898b8e620_0 .net "a", 0 0, L_0x8984fae40;  1 drivers
v0x898b8e6c0_0 .net "b", 0 0, L_0x8984faee0;  1 drivers
v0x898b8e760_0 .net "naCin", 0 0, L_0x898501810;  1 drivers
v0x898b8e800_0 .net "nab", 0 0, L_0x8985017a0;  1 drivers
v0x898b8e8a0_0 .net "nbCin", 0 0, L_0x898501880;  1 drivers
S_0x898b87300 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b13f80 .param/l "i" 1 6 21, +C4<01000>;
S_0x898b87480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b87300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69d80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69dc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898501960/d .functor XOR 1, L_0x8984fad00, L_0x8984fb020, C4<0>, C4<0>;
L_0x898501960 .delay 1 (1,1,1) L_0x898501960/d;
L_0x8985019d0/d .functor XOR 1, L_0x898501960, L_0x8984fb0c0, C4<0>, C4<0>;
L_0x8985019d0 .delay 1 (1,1,1) L_0x8985019d0/d;
L_0x898501a40/d .functor NAND 1, L_0x8984fad00, L_0x8984fb020, C4<1>, C4<1>;
L_0x898501a40 .delay 1 (1,1,1) L_0x898501a40/d;
L_0x898501ab0/d .functor NAND 1, L_0x8984fad00, L_0x8984fb0c0, C4<1>, C4<1>;
L_0x898501ab0 .delay 1 (1,1,1) L_0x898501ab0/d;
L_0x898501b20/d .functor NAND 1, L_0x8984fb020, L_0x8984fb0c0, C4<1>, C4<1>;
L_0x898501b20 .delay 1 (1,1,1) L_0x898501b20/d;
L_0x898501b90/d .functor NAND 1, L_0x898501a40, L_0x898501ab0, L_0x898501b20, C4<1>;
L_0x898501b90 .delay 1 (1,1,1) L_0x898501b90/d;
v0x898b8e940_0 .net "Cin", 0 0, L_0x8984fb0c0;  1 drivers
v0x898b8e9e0_0 .net "Cout", 0 0, L_0x898501b90;  1 drivers
v0x898b8ea80_0 .net "P", 0 0, L_0x898501960;  1 drivers
v0x898b8eb20_0 .net "S", 0 0, L_0x8985019d0;  1 drivers
v0x898b8ebc0_0 .net "a", 0 0, L_0x8984fad00;  1 drivers
v0x898b8ec60_0 .net "b", 0 0, L_0x8984fb020;  1 drivers
v0x898b8ed00_0 .net "naCin", 0 0, L_0x898501ab0;  1 drivers
v0x898b8eda0_0 .net "nab", 0 0, L_0x898501a40;  1 drivers
v0x898b8ee40_0 .net "nbCin", 0 0, L_0x898501b20;  1 drivers
S_0x898b87600 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b13e80 .param/l "i" 1 6 21, +C4<01001>;
S_0x898b87780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b87600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69e80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69ec0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898501c00/d .functor XOR 1, L_0x8984fb160, L_0x8984fb200, C4<0>, C4<0>;
L_0x898501c00 .delay 1 (1,1,1) L_0x898501c00/d;
L_0x898501c70/d .functor XOR 1, L_0x898501c00, L_0x8984fb2a0, C4<0>, C4<0>;
L_0x898501c70 .delay 1 (1,1,1) L_0x898501c70/d;
L_0x898501ce0/d .functor NAND 1, L_0x8984fb160, L_0x8984fb200, C4<1>, C4<1>;
L_0x898501ce0 .delay 1 (1,1,1) L_0x898501ce0/d;
L_0x898501d50/d .functor NAND 1, L_0x8984fb160, L_0x8984fb2a0, C4<1>, C4<1>;
L_0x898501d50 .delay 1 (1,1,1) L_0x898501d50/d;
L_0x898501dc0/d .functor NAND 1, L_0x8984fb200, L_0x8984fb2a0, C4<1>, C4<1>;
L_0x898501dc0 .delay 1 (1,1,1) L_0x898501dc0/d;
L_0x898501e30/d .functor NAND 1, L_0x898501ce0, L_0x898501d50, L_0x898501dc0, C4<1>;
L_0x898501e30 .delay 1 (1,1,1) L_0x898501e30/d;
v0x898b8eee0_0 .net "Cin", 0 0, L_0x8984fb2a0;  1 drivers
v0x898b8ef80_0 .net "Cout", 0 0, L_0x898501e30;  1 drivers
v0x898b8f020_0 .net "P", 0 0, L_0x898501c00;  1 drivers
v0x898b8f0c0_0 .net "S", 0 0, L_0x898501c70;  1 drivers
v0x898b8f160_0 .net "a", 0 0, L_0x8984fb160;  1 drivers
v0x898b8f200_0 .net "b", 0 0, L_0x8984fb200;  1 drivers
v0x898b8f2a0_0 .net "naCin", 0 0, L_0x898501d50;  1 drivers
v0x898b8f340_0 .net "nab", 0 0, L_0x898501ce0;  1 drivers
v0x898b8f3e0_0 .net "nbCin", 0 0, L_0x898501dc0;  1 drivers
S_0x898b87900 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b13fc0 .param/l "i" 1 6 21, +C4<01010>;
S_0x898b87a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b87900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69f00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69f40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898501ea0/d .functor XOR 1, L_0x8984fb340, L_0x8984fb3e0, C4<0>, C4<0>;
L_0x898501ea0 .delay 1 (1,1,1) L_0x898501ea0/d;
L_0x898501f10/d .functor XOR 1, L_0x898501ea0, L_0x8984fb480, C4<0>, C4<0>;
L_0x898501f10 .delay 1 (1,1,1) L_0x898501f10/d;
L_0x898501f80/d .functor NAND 1, L_0x8984fb340, L_0x8984fb3e0, C4<1>, C4<1>;
L_0x898501f80 .delay 1 (1,1,1) L_0x898501f80/d;
L_0x898501ff0/d .functor NAND 1, L_0x8984fb340, L_0x8984fb480, C4<1>, C4<1>;
L_0x898501ff0 .delay 1 (1,1,1) L_0x898501ff0/d;
L_0x898502060/d .functor NAND 1, L_0x8984fb3e0, L_0x8984fb480, C4<1>, C4<1>;
L_0x898502060 .delay 1 (1,1,1) L_0x898502060/d;
L_0x8985020d0/d .functor NAND 1, L_0x898501f80, L_0x898501ff0, L_0x898502060, C4<1>;
L_0x8985020d0 .delay 1 (1,1,1) L_0x8985020d0/d;
v0x898b8f480_0 .net "Cin", 0 0, L_0x8984fb480;  1 drivers
v0x898b8f520_0 .net "Cout", 0 0, L_0x8985020d0;  1 drivers
v0x898b8f5c0_0 .net "P", 0 0, L_0x898501ea0;  1 drivers
v0x898b8f660_0 .net "S", 0 0, L_0x898501f10;  1 drivers
v0x898b8f700_0 .net "a", 0 0, L_0x8984fb340;  1 drivers
v0x898b8f7a0_0 .net "b", 0 0, L_0x8984fb3e0;  1 drivers
v0x898b8f840_0 .net "naCin", 0 0, L_0x898501ff0;  1 drivers
v0x898b8f8e0_0 .net "nab", 0 0, L_0x898501f80;  1 drivers
v0x898b8f980_0 .net "nbCin", 0 0, L_0x898502060;  1 drivers
S_0x898b87c00 .scope generate, "adder[11]" "adder[11]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b90000 .param/l "i" 1 6 21, +C4<01011>;
S_0x898b87d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b87c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69f80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69fc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898502140/d .functor XOR 1, L_0x8984fb520, L_0x8984fb5c0, C4<0>, C4<0>;
L_0x898502140 .delay 1 (1,1,1) L_0x898502140/d;
L_0x8985021b0/d .functor XOR 1, L_0x898502140, L_0x8984fb660, C4<0>, C4<0>;
L_0x8985021b0 .delay 1 (1,1,1) L_0x8985021b0/d;
L_0x898502220/d .functor NAND 1, L_0x8984fb520, L_0x8984fb5c0, C4<1>, C4<1>;
L_0x898502220 .delay 1 (1,1,1) L_0x898502220/d;
L_0x898502290/d .functor NAND 1, L_0x8984fb520, L_0x8984fb660, C4<1>, C4<1>;
L_0x898502290 .delay 1 (1,1,1) L_0x898502290/d;
L_0x898502300/d .functor NAND 1, L_0x8984fb5c0, L_0x8984fb660, C4<1>, C4<1>;
L_0x898502300 .delay 1 (1,1,1) L_0x898502300/d;
L_0x898502370/d .functor NAND 1, L_0x898502220, L_0x898502290, L_0x898502300, C4<1>;
L_0x898502370 .delay 1 (1,1,1) L_0x898502370/d;
v0x898b8fa20_0 .net "Cin", 0 0, L_0x8984fb660;  1 drivers
v0x898b8fac0_0 .net "Cout", 0 0, L_0x898502370;  1 drivers
v0x898b8fb60_0 .net "P", 0 0, L_0x898502140;  1 drivers
v0x898b8fc00_0 .net "S", 0 0, L_0x8985021b0;  1 drivers
v0x898b8fca0_0 .net "a", 0 0, L_0x8984fb520;  1 drivers
v0x898b8fd40_0 .net "b", 0 0, L_0x8984fb5c0;  1 drivers
v0x898b8fde0_0 .net "naCin", 0 0, L_0x898502290;  1 drivers
v0x898b8fe80_0 .net "nab", 0 0, L_0x898502220;  1 drivers
v0x898b8ff20_0 .net "nbCin", 0 0, L_0x898502300;  1 drivers
S_0x898b94000 .scope generate, "adder[12]" "adder[12]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b90040 .param/l "i" 1 6 21, +C4<01100>;
S_0x898b94180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b94000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6a000 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6a040 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985023e0/d .functor XOR 1, L_0x8984fb700, L_0x8984fb7a0, C4<0>, C4<0>;
L_0x8985023e0 .delay 1 (1,1,1) L_0x8985023e0/d;
L_0x898502450/d .functor XOR 1, L_0x8985023e0, L_0x8984fb840, C4<0>, C4<0>;
L_0x898502450 .delay 1 (1,1,1) L_0x898502450/d;
L_0x8985024c0/d .functor NAND 1, L_0x8984fb700, L_0x8984fb7a0, C4<1>, C4<1>;
L_0x8985024c0 .delay 1 (1,1,1) L_0x8985024c0/d;
L_0x898502530/d .functor NAND 1, L_0x8984fb700, L_0x8984fb840, C4<1>, C4<1>;
L_0x898502530 .delay 1 (1,1,1) L_0x898502530/d;
L_0x8985025a0/d .functor NAND 1, L_0x8984fb7a0, L_0x8984fb840, C4<1>, C4<1>;
L_0x8985025a0 .delay 1 (1,1,1) L_0x8985025a0/d;
L_0x898502610/d .functor NAND 1, L_0x8985024c0, L_0x898502530, L_0x8985025a0, C4<1>;
L_0x898502610 .delay 1 (1,1,1) L_0x898502610/d;
v0x898b98000_0 .net "Cin", 0 0, L_0x8984fb840;  1 drivers
v0x898b980a0_0 .net "Cout", 0 0, L_0x898502610;  1 drivers
v0x898b98140_0 .net "P", 0 0, L_0x8985023e0;  1 drivers
v0x898b981e0_0 .net "S", 0 0, L_0x898502450;  1 drivers
v0x898b98280_0 .net "a", 0 0, L_0x8984fb700;  1 drivers
v0x898b98320_0 .net "b", 0 0, L_0x8984fb7a0;  1 drivers
v0x898b983c0_0 .net "naCin", 0 0, L_0x898502530;  1 drivers
v0x898b98460_0 .net "nab", 0 0, L_0x8985024c0;  1 drivers
v0x898b98500_0 .net "nbCin", 0 0, L_0x8985025a0;  1 drivers
S_0x898b94300 .scope generate, "adder[13]" "adder[13]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b90080 .param/l "i" 1 6 21, +C4<01101>;
S_0x898b94480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b94300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6a080 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6a0c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898502680/d .functor XOR 1, L_0x8984fb8e0, L_0x8984fb980, C4<0>, C4<0>;
L_0x898502680 .delay 1 (1,1,1) L_0x898502680/d;
L_0x8985026f0/d .functor XOR 1, L_0x898502680, L_0x8984fba20, C4<0>, C4<0>;
L_0x8985026f0 .delay 1 (1,1,1) L_0x8985026f0/d;
L_0x898502760/d .functor NAND 1, L_0x8984fb8e0, L_0x8984fb980, C4<1>, C4<1>;
L_0x898502760 .delay 1 (1,1,1) L_0x898502760/d;
L_0x8985027d0/d .functor NAND 1, L_0x8984fb8e0, L_0x8984fba20, C4<1>, C4<1>;
L_0x8985027d0 .delay 1 (1,1,1) L_0x8985027d0/d;
L_0x898502840/d .functor NAND 1, L_0x8984fb980, L_0x8984fba20, C4<1>, C4<1>;
L_0x898502840 .delay 1 (1,1,1) L_0x898502840/d;
L_0x8985028b0/d .functor NAND 1, L_0x898502760, L_0x8985027d0, L_0x898502840, C4<1>;
L_0x8985028b0 .delay 1 (1,1,1) L_0x8985028b0/d;
v0x898b985a0_0 .net "Cin", 0 0, L_0x8984fba20;  1 drivers
v0x898b98640_0 .net "Cout", 0 0, L_0x8985028b0;  1 drivers
v0x898b986e0_0 .net "P", 0 0, L_0x898502680;  1 drivers
v0x898b98780_0 .net "S", 0 0, L_0x8985026f0;  1 drivers
v0x898b98820_0 .net "a", 0 0, L_0x8984fb8e0;  1 drivers
v0x898b988c0_0 .net "b", 0 0, L_0x8984fb980;  1 drivers
v0x898b98960_0 .net "naCin", 0 0, L_0x8985027d0;  1 drivers
v0x898b98a00_0 .net "nab", 0 0, L_0x898502760;  1 drivers
v0x898b98aa0_0 .net "nbCin", 0 0, L_0x898502840;  1 drivers
S_0x898b94600 .scope generate, "adder[14]" "adder[14]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b900c0 .param/l "i" 1 6 21, +C4<01110>;
S_0x898b94780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b94600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6a100 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6a140 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898502920/d .functor XOR 1, L_0x8984fbac0, L_0x8984fbb60, C4<0>, C4<0>;
L_0x898502920 .delay 1 (1,1,1) L_0x898502920/d;
L_0x898502990/d .functor XOR 1, L_0x898502920, L_0x8984fbc00, C4<0>, C4<0>;
L_0x898502990 .delay 1 (1,1,1) L_0x898502990/d;
L_0x898502a00/d .functor NAND 1, L_0x8984fbac0, L_0x8984fbb60, C4<1>, C4<1>;
L_0x898502a00 .delay 1 (1,1,1) L_0x898502a00/d;
L_0x898502a70/d .functor NAND 1, L_0x8984fbac0, L_0x8984fbc00, C4<1>, C4<1>;
L_0x898502a70 .delay 1 (1,1,1) L_0x898502a70/d;
L_0x898502ae0/d .functor NAND 1, L_0x8984fbb60, L_0x8984fbc00, C4<1>, C4<1>;
L_0x898502ae0 .delay 1 (1,1,1) L_0x898502ae0/d;
L_0x898502b50/d .functor NAND 1, L_0x898502a00, L_0x898502a70, L_0x898502ae0, C4<1>;
L_0x898502b50 .delay 1 (1,1,1) L_0x898502b50/d;
v0x898b98b40_0 .net "Cin", 0 0, L_0x8984fbc00;  1 drivers
v0x898b98be0_0 .net "Cout", 0 0, L_0x898502b50;  1 drivers
v0x898b98c80_0 .net "P", 0 0, L_0x898502920;  1 drivers
v0x898b98d20_0 .net "S", 0 0, L_0x898502990;  1 drivers
v0x898b98dc0_0 .net "a", 0 0, L_0x8984fbac0;  1 drivers
v0x898b98e60_0 .net "b", 0 0, L_0x8984fbb60;  1 drivers
v0x898b98f00_0 .net "naCin", 0 0, L_0x898502a70;  1 drivers
v0x898b98fa0_0 .net "nab", 0 0, L_0x898502a00;  1 drivers
v0x898b99040_0 .net "nbCin", 0 0, L_0x898502ae0;  1 drivers
S_0x898b94900 .scope generate, "adder[15]" "adder[15]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b90100 .param/l "i" 1 6 21, +C4<01111>;
S_0x898b94a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b94900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6a180 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6a1c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898502bc0/d .functor XOR 1, L_0x8984fbca0, L_0x8984fbd40, C4<0>, C4<0>;
L_0x898502bc0 .delay 1 (1,1,1) L_0x898502bc0/d;
L_0x898502c30/d .functor XOR 1, L_0x898502bc0, L_0x8984fbde0, C4<0>, C4<0>;
L_0x898502c30 .delay 1 (1,1,1) L_0x898502c30/d;
L_0x898502ca0/d .functor NAND 1, L_0x8984fbca0, L_0x8984fbd40, C4<1>, C4<1>;
L_0x898502ca0 .delay 1 (1,1,1) L_0x898502ca0/d;
L_0x898502d10/d .functor NAND 1, L_0x8984fbca0, L_0x8984fbde0, C4<1>, C4<1>;
L_0x898502d10 .delay 1 (1,1,1) L_0x898502d10/d;
L_0x898502d80/d .functor NAND 1, L_0x8984fbd40, L_0x8984fbde0, C4<1>, C4<1>;
L_0x898502d80 .delay 1 (1,1,1) L_0x898502d80/d;
L_0x898502df0/d .functor NAND 1, L_0x898502ca0, L_0x898502d10, L_0x898502d80, C4<1>;
L_0x898502df0 .delay 1 (1,1,1) L_0x898502df0/d;
v0x898b990e0_0 .net "Cin", 0 0, L_0x8984fbde0;  1 drivers
v0x898b99180_0 .net "Cout", 0 0, L_0x898502df0;  1 drivers
v0x898b99220_0 .net "P", 0 0, L_0x898502bc0;  1 drivers
v0x898b992c0_0 .net "S", 0 0, L_0x898502c30;  1 drivers
v0x898b99360_0 .net "a", 0 0, L_0x8984fbca0;  1 drivers
v0x898b99400_0 .net "b", 0 0, L_0x8984fbd40;  1 drivers
v0x898b994a0_0 .net "naCin", 0 0, L_0x898502d10;  1 drivers
v0x898b99540_0 .net "nab", 0 0, L_0x898502ca0;  1 drivers
v0x898b995e0_0 .net "nbCin", 0 0, L_0x898502d80;  1 drivers
S_0x898b94c00 .scope generate, "adder[16]" "adder[16]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b90140 .param/l "i" 1 6 21, +C4<010000>;
S_0x898b94d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b94c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6a200 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6a240 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898502e60/d .functor XOR 1, L_0x8984fbe80, L_0x8984fbf20, C4<0>, C4<0>;
L_0x898502e60 .delay 1 (1,1,1) L_0x898502e60/d;
L_0x898502ed0/d .functor XOR 1, L_0x898502e60, L_0x89850c000, C4<0>, C4<0>;
L_0x898502ed0 .delay 1 (1,1,1) L_0x898502ed0/d;
L_0x898502f40/d .functor NAND 1, L_0x8984fbe80, L_0x8984fbf20, C4<1>, C4<1>;
L_0x898502f40 .delay 1 (1,1,1) L_0x898502f40/d;
L_0x898502fb0/d .functor NAND 1, L_0x8984fbe80, L_0x89850c000, C4<1>, C4<1>;
L_0x898502fb0 .delay 1 (1,1,1) L_0x898502fb0/d;
L_0x898503020/d .functor NAND 1, L_0x8984fbf20, L_0x89850c000, C4<1>, C4<1>;
L_0x898503020 .delay 1 (1,1,1) L_0x898503020/d;
L_0x898503090/d .functor NAND 1, L_0x898502f40, L_0x898502fb0, L_0x898503020, C4<1>;
L_0x898503090 .delay 1 (1,1,1) L_0x898503090/d;
v0x898b99680_0 .net "Cin", 0 0, L_0x89850c000;  1 drivers
v0x898b99720_0 .net "Cout", 0 0, L_0x898503090;  1 drivers
v0x898b997c0_0 .net "P", 0 0, L_0x898502e60;  1 drivers
v0x898b99860_0 .net "S", 0 0, L_0x898502ed0;  1 drivers
v0x898b99900_0 .net "a", 0 0, L_0x8984fbe80;  1 drivers
v0x898b999a0_0 .net "b", 0 0, L_0x8984fbf20;  1 drivers
v0x898b99a40_0 .net "naCin", 0 0, L_0x898502fb0;  1 drivers
v0x898b99ae0_0 .net "nab", 0 0, L_0x898502f40;  1 drivers
v0x898b99b80_0 .net "nbCin", 0 0, L_0x898503020;  1 drivers
S_0x898b94f00 .scope generate, "adder[17]" "adder[17]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b90180 .param/l "i" 1 6 21, +C4<010001>;
S_0x898b95080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b94f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b69e00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b69e40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898503100/d .functor XOR 1, L_0x89850c0a0, L_0x89850c140, C4<0>, C4<0>;
L_0x898503100 .delay 1 (1,1,1) L_0x898503100/d;
L_0x898503170/d .functor XOR 1, L_0x898503100, L_0x89850c1e0, C4<0>, C4<0>;
L_0x898503170 .delay 1 (1,1,1) L_0x898503170/d;
L_0x8985031e0/d .functor NAND 1, L_0x89850c0a0, L_0x89850c140, C4<1>, C4<1>;
L_0x8985031e0 .delay 1 (1,1,1) L_0x8985031e0/d;
L_0x898503250/d .functor NAND 1, L_0x89850c0a0, L_0x89850c1e0, C4<1>, C4<1>;
L_0x898503250 .delay 1 (1,1,1) L_0x898503250/d;
L_0x8985032c0/d .functor NAND 1, L_0x89850c140, L_0x89850c1e0, C4<1>, C4<1>;
L_0x8985032c0 .delay 1 (1,1,1) L_0x8985032c0/d;
L_0x898503330/d .functor NAND 1, L_0x8985031e0, L_0x898503250, L_0x8985032c0, C4<1>;
L_0x898503330 .delay 1 (1,1,1) L_0x898503330/d;
v0x898b99c20_0 .net "Cin", 0 0, L_0x89850c1e0;  1 drivers
v0x898b99cc0_0 .net "Cout", 0 0, L_0x898503330;  1 drivers
v0x898b99d60_0 .net "P", 0 0, L_0x898503100;  1 drivers
v0x898b99e00_0 .net "S", 0 0, L_0x898503170;  1 drivers
v0x898b99ea0_0 .net "a", 0 0, L_0x89850c0a0;  1 drivers
v0x898b99f40_0 .net "b", 0 0, L_0x89850c140;  1 drivers
v0x898b99fe0_0 .net "naCin", 0 0, L_0x898503250;  1 drivers
v0x898b9a080_0 .net "nab", 0 0, L_0x8985031e0;  1 drivers
v0x898b9a120_0 .net "nbCin", 0 0, L_0x8985032c0;  1 drivers
S_0x898b95200 .scope generate, "adder[18]" "adder[18]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b901c0 .param/l "i" 1 6 21, +C4<010010>;
S_0x898b95380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b95200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6a280 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6a2c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985033a0/d .functor XOR 1, L_0x89850c280, L_0x89850c320, C4<0>, C4<0>;
L_0x8985033a0 .delay 1 (1,1,1) L_0x8985033a0/d;
L_0x898503410/d .functor XOR 1, L_0x8985033a0, L_0x89850c3c0, C4<0>, C4<0>;
L_0x898503410 .delay 1 (1,1,1) L_0x898503410/d;
L_0x898503480/d .functor NAND 1, L_0x89850c280, L_0x89850c320, C4<1>, C4<1>;
L_0x898503480 .delay 1 (1,1,1) L_0x898503480/d;
L_0x8985034f0/d .functor NAND 1, L_0x89850c280, L_0x89850c3c0, C4<1>, C4<1>;
L_0x8985034f0 .delay 1 (1,1,1) L_0x8985034f0/d;
L_0x898503560/d .functor NAND 1, L_0x89850c320, L_0x89850c3c0, C4<1>, C4<1>;
L_0x898503560 .delay 1 (1,1,1) L_0x898503560/d;
L_0x8985035d0/d .functor NAND 1, L_0x898503480, L_0x8985034f0, L_0x898503560, C4<1>;
L_0x8985035d0 .delay 1 (1,1,1) L_0x8985035d0/d;
v0x898b9a1c0_0 .net "Cin", 0 0, L_0x89850c3c0;  1 drivers
v0x898b9a260_0 .net "Cout", 0 0, L_0x8985035d0;  1 drivers
v0x898b9a300_0 .net "P", 0 0, L_0x8985033a0;  1 drivers
v0x898b9a3a0_0 .net "S", 0 0, L_0x898503410;  1 drivers
v0x898b9a440_0 .net "a", 0 0, L_0x89850c280;  1 drivers
v0x898b9a4e0_0 .net "b", 0 0, L_0x89850c320;  1 drivers
v0x898b9a580_0 .net "naCin", 0 0, L_0x8985034f0;  1 drivers
v0x898b9a620_0 .net "nab", 0 0, L_0x898503480;  1 drivers
v0x898b9a6c0_0 .net "nbCin", 0 0, L_0x898503560;  1 drivers
S_0x898b95500 .scope generate, "adder[19]" "adder[19]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b90200 .param/l "i" 1 6 21, +C4<010011>;
S_0x898b95680 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b95500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6a300 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6a340 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898503640/d .functor XOR 1, L_0x89850c460, L_0x89850c500, C4<0>, C4<0>;
L_0x898503640 .delay 1 (1,1,1) L_0x898503640/d;
L_0x8985036b0/d .functor XOR 1, L_0x898503640, L_0x89850c5a0, C4<0>, C4<0>;
L_0x8985036b0 .delay 1 (1,1,1) L_0x8985036b0/d;
L_0x898503720/d .functor NAND 1, L_0x89850c460, L_0x89850c500, C4<1>, C4<1>;
L_0x898503720 .delay 1 (1,1,1) L_0x898503720/d;
L_0x898503790/d .functor NAND 1, L_0x89850c460, L_0x89850c5a0, C4<1>, C4<1>;
L_0x898503790 .delay 1 (1,1,1) L_0x898503790/d;
L_0x898503800/d .functor NAND 1, L_0x89850c500, L_0x89850c5a0, C4<1>, C4<1>;
L_0x898503800 .delay 1 (1,1,1) L_0x898503800/d;
L_0x898503870/d .functor NAND 1, L_0x898503720, L_0x898503790, L_0x898503800, C4<1>;
L_0x898503870 .delay 1 (1,1,1) L_0x898503870/d;
v0x898b9a760_0 .net "Cin", 0 0, L_0x89850c5a0;  1 drivers
v0x898b9a800_0 .net "Cout", 0 0, L_0x898503870;  1 drivers
v0x898b9a8a0_0 .net "P", 0 0, L_0x898503640;  1 drivers
v0x898b9a940_0 .net "S", 0 0, L_0x8985036b0;  1 drivers
v0x898b9a9e0_0 .net "a", 0 0, L_0x89850c460;  1 drivers
v0x898b9aa80_0 .net "b", 0 0, L_0x89850c500;  1 drivers
v0x898b9ab20_0 .net "naCin", 0 0, L_0x898503790;  1 drivers
v0x898b9abc0_0 .net "nab", 0 0, L_0x898503720;  1 drivers
v0x898b9ac60_0 .net "nbCin", 0 0, L_0x898503800;  1 drivers
S_0x898b95800 .scope generate, "adder[20]" "adder[20]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b90240 .param/l "i" 1 6 21, +C4<010100>;
S_0x898b95980 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b95800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6a380 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6a3c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985038e0/d .functor XOR 1, L_0x89850c640, L_0x89850c6e0, C4<0>, C4<0>;
L_0x8985038e0 .delay 1 (1,1,1) L_0x8985038e0/d;
L_0x898503950/d .functor XOR 1, L_0x8985038e0, L_0x89850c780, C4<0>, C4<0>;
L_0x898503950 .delay 1 (1,1,1) L_0x898503950/d;
L_0x8985039c0/d .functor NAND 1, L_0x89850c640, L_0x89850c6e0, C4<1>, C4<1>;
L_0x8985039c0 .delay 1 (1,1,1) L_0x8985039c0/d;
L_0x898503a30/d .functor NAND 1, L_0x89850c640, L_0x89850c780, C4<1>, C4<1>;
L_0x898503a30 .delay 1 (1,1,1) L_0x898503a30/d;
L_0x898503aa0/d .functor NAND 1, L_0x89850c6e0, L_0x89850c780, C4<1>, C4<1>;
L_0x898503aa0 .delay 1 (1,1,1) L_0x898503aa0/d;
L_0x898503b10/d .functor NAND 1, L_0x8985039c0, L_0x898503a30, L_0x898503aa0, C4<1>;
L_0x898503b10 .delay 1 (1,1,1) L_0x898503b10/d;
v0x898b9ad00_0 .net "Cin", 0 0, L_0x89850c780;  1 drivers
v0x898b9ada0_0 .net "Cout", 0 0, L_0x898503b10;  1 drivers
v0x898b9ae40_0 .net "P", 0 0, L_0x8985038e0;  1 drivers
v0x898b9aee0_0 .net "S", 0 0, L_0x898503950;  1 drivers
v0x898b9af80_0 .net "a", 0 0, L_0x89850c640;  1 drivers
v0x898b9b020_0 .net "b", 0 0, L_0x89850c6e0;  1 drivers
v0x898b9b0c0_0 .net "naCin", 0 0, L_0x898503a30;  1 drivers
v0x898b9b160_0 .net "nab", 0 0, L_0x8985039c0;  1 drivers
v0x898b9b200_0 .net "nbCin", 0 0, L_0x898503aa0;  1 drivers
S_0x898b95b00 .scope generate, "adder[21]" "adder[21]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b90280 .param/l "i" 1 6 21, +C4<010101>;
S_0x898b95c80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b95b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6a400 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6a440 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898503b80/d .functor XOR 1, L_0x89850c820, L_0x89850c8c0, C4<0>, C4<0>;
L_0x898503b80 .delay 1 (1,1,1) L_0x898503b80/d;
L_0x898503bf0/d .functor XOR 1, L_0x898503b80, L_0x89850c960, C4<0>, C4<0>;
L_0x898503bf0 .delay 1 (1,1,1) L_0x898503bf0/d;
L_0x898503c60/d .functor NAND 1, L_0x89850c820, L_0x89850c8c0, C4<1>, C4<1>;
L_0x898503c60 .delay 1 (1,1,1) L_0x898503c60/d;
L_0x898503cd0/d .functor NAND 1, L_0x89850c820, L_0x89850c960, C4<1>, C4<1>;
L_0x898503cd0 .delay 1 (1,1,1) L_0x898503cd0/d;
L_0x898503d40/d .functor NAND 1, L_0x89850c8c0, L_0x89850c960, C4<1>, C4<1>;
L_0x898503d40 .delay 1 (1,1,1) L_0x898503d40/d;
L_0x898503db0/d .functor NAND 1, L_0x898503c60, L_0x898503cd0, L_0x898503d40, C4<1>;
L_0x898503db0 .delay 1 (1,1,1) L_0x898503db0/d;
v0x898b9b2a0_0 .net "Cin", 0 0, L_0x89850c960;  1 drivers
v0x898b9b340_0 .net "Cout", 0 0, L_0x898503db0;  1 drivers
v0x898b9b3e0_0 .net "P", 0 0, L_0x898503b80;  1 drivers
v0x898b9b480_0 .net "S", 0 0, L_0x898503bf0;  1 drivers
v0x898b9b520_0 .net "a", 0 0, L_0x89850c820;  1 drivers
v0x898b9b5c0_0 .net "b", 0 0, L_0x89850c8c0;  1 drivers
v0x898b9b660_0 .net "naCin", 0 0, L_0x898503cd0;  1 drivers
v0x898b9b700_0 .net "nab", 0 0, L_0x898503c60;  1 drivers
v0x898b9b7a0_0 .net "nbCin", 0 0, L_0x898503d40;  1 drivers
S_0x898b95e00 .scope generate, "adder[22]" "adder[22]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b902c0 .param/l "i" 1 6 21, +C4<010110>;
S_0x898b95f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b95e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6a480 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6a4c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898503e20/d .functor XOR 1, L_0x89850ca00, L_0x89850caa0, C4<0>, C4<0>;
L_0x898503e20 .delay 1 (1,1,1) L_0x898503e20/d;
L_0x898503e90/d .functor XOR 1, L_0x898503e20, L_0x89850cb40, C4<0>, C4<0>;
L_0x898503e90 .delay 1 (1,1,1) L_0x898503e90/d;
L_0x898503f00/d .functor NAND 1, L_0x89850ca00, L_0x89850caa0, C4<1>, C4<1>;
L_0x898503f00 .delay 1 (1,1,1) L_0x898503f00/d;
L_0x898503f70/d .functor NAND 1, L_0x89850ca00, L_0x89850cb40, C4<1>, C4<1>;
L_0x898503f70 .delay 1 (1,1,1) L_0x898503f70/d;
L_0x898510000/d .functor NAND 1, L_0x89850caa0, L_0x89850cb40, C4<1>, C4<1>;
L_0x898510000 .delay 1 (1,1,1) L_0x898510000/d;
L_0x898510070/d .functor NAND 1, L_0x898503f00, L_0x898503f70, L_0x898510000, C4<1>;
L_0x898510070 .delay 1 (1,1,1) L_0x898510070/d;
v0x898b9b840_0 .net "Cin", 0 0, L_0x89850cb40;  1 drivers
v0x898b9b8e0_0 .net "Cout", 0 0, L_0x898510070;  1 drivers
v0x898b9b980_0 .net "P", 0 0, L_0x898503e20;  1 drivers
v0x898b9ba20_0 .net "S", 0 0, L_0x898503e90;  1 drivers
v0x898b9bac0_0 .net "a", 0 0, L_0x89850ca00;  1 drivers
v0x898b9bb60_0 .net "b", 0 0, L_0x89850caa0;  1 drivers
v0x898b9bc00_0 .net "naCin", 0 0, L_0x898503f70;  1 drivers
v0x898b9bca0_0 .net "nab", 0 0, L_0x898503f00;  1 drivers
v0x898b9bd40_0 .net "nbCin", 0 0, L_0x898510000;  1 drivers
S_0x898b96100 .scope generate, "adder[23]" "adder[23]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b90300 .param/l "i" 1 6 21, +C4<010111>;
S_0x898b96280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b96100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6a500 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6a540 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985100e0/d .functor XOR 1, L_0x89850cbe0, L_0x89850cc80, C4<0>, C4<0>;
L_0x8985100e0 .delay 1 (1,1,1) L_0x8985100e0/d;
L_0x898510150/d .functor XOR 1, L_0x8985100e0, L_0x89850cd20, C4<0>, C4<0>;
L_0x898510150 .delay 1 (1,1,1) L_0x898510150/d;
L_0x8985101c0/d .functor NAND 1, L_0x89850cbe0, L_0x89850cc80, C4<1>, C4<1>;
L_0x8985101c0 .delay 1 (1,1,1) L_0x8985101c0/d;
L_0x898510230/d .functor NAND 1, L_0x89850cbe0, L_0x89850cd20, C4<1>, C4<1>;
L_0x898510230 .delay 1 (1,1,1) L_0x898510230/d;
L_0x8985102a0/d .functor NAND 1, L_0x89850cc80, L_0x89850cd20, C4<1>, C4<1>;
L_0x8985102a0 .delay 1 (1,1,1) L_0x8985102a0/d;
L_0x898510310/d .functor NAND 1, L_0x8985101c0, L_0x898510230, L_0x8985102a0, C4<1>;
L_0x898510310 .delay 1 (1,1,1) L_0x898510310/d;
v0x898b9bde0_0 .net "Cin", 0 0, L_0x89850cd20;  1 drivers
v0x898b9be80_0 .net "Cout", 0 0, L_0x898510310;  1 drivers
v0x898b9bf20_0 .net "P", 0 0, L_0x8985100e0;  1 drivers
v0x898ba4000_0 .net "S", 0 0, L_0x898510150;  1 drivers
v0x898ba40a0_0 .net "a", 0 0, L_0x89850cbe0;  1 drivers
v0x898ba4140_0 .net "b", 0 0, L_0x89850cc80;  1 drivers
v0x898ba41e0_0 .net "naCin", 0 0, L_0x898510230;  1 drivers
v0x898ba4280_0 .net "nab", 0 0, L_0x8985101c0;  1 drivers
v0x898ba4320_0 .net "nbCin", 0 0, L_0x8985102a0;  1 drivers
S_0x898b96400 .scope generate, "adder[24]" "adder[24]" 6 21, 6 21 0, S_0x898b85c80;
 .timescale -9 -9;
P_0x898b90340 .param/l "i" 1 6 21, +C4<011000>;
S_0x898b96580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b96400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6a580 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6a5c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898510380/d .functor XOR 1, L_0x89850cdc0, L_0x89850ce60, C4<0>, C4<0>;
L_0x898510380 .delay 1 (1,1,1) L_0x898510380/d;
L_0x8985103f0/d .functor XOR 1, L_0x898510380, L_0x89850cf00, C4<0>, C4<0>;
L_0x8985103f0 .delay 1 (1,1,1) L_0x8985103f0/d;
L_0x898510460/d .functor NAND 1, L_0x89850cdc0, L_0x89850ce60, C4<1>, C4<1>;
L_0x898510460 .delay 1 (1,1,1) L_0x898510460/d;
L_0x8985104d0/d .functor NAND 1, L_0x89850cdc0, L_0x89850cf00, C4<1>, C4<1>;
L_0x8985104d0 .delay 1 (1,1,1) L_0x8985104d0/d;
L_0x898510540/d .functor NAND 1, L_0x89850ce60, L_0x89850cf00, C4<1>, C4<1>;
L_0x898510540 .delay 1 (1,1,1) L_0x898510540/d;
L_0x8985105b0/d .functor NAND 1, L_0x898510460, L_0x8985104d0, L_0x898510540, C4<1>;
L_0x8985105b0 .delay 1 (1,1,1) L_0x8985105b0/d;
v0x898ba43c0_0 .net "Cin", 0 0, L_0x89850cf00;  1 drivers
v0x898ba4460_0 .net "Cout", 0 0, L_0x8985105b0;  1 drivers
v0x898ba4500_0 .net "P", 0 0, L_0x898510380;  1 drivers
v0x898ba45a0_0 .net "S", 0 0, L_0x8985103f0;  1 drivers
v0x898ba4640_0 .net "a", 0 0, L_0x89850cdc0;  1 drivers
v0x898ba46e0_0 .net "b", 0 0, L_0x89850ce60;  1 drivers
v0x898ba4780_0 .net "naCin", 0 0, L_0x8985104d0;  1 drivers
v0x898ba4820_0 .net "nab", 0 0, L_0x898510460;  1 drivers
v0x898ba48c0_0 .net "nbCin", 0 0, L_0x898510540;  1 drivers
S_0x898b96700 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898b85c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6a600 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6a640 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898510620/d .functor XOR 1, L_0x89850cfa0, L_0x89850d040, C4<0>, C4<0>;
L_0x898510620 .delay 1 (1,1,1) L_0x898510620/d;
L_0x898510690/d .functor XOR 1, L_0x898510620, v0x898ba5cc0_0, C4<0>, C4<0>;
L_0x898510690 .delay 1 (1,1,1) L_0x898510690/d;
L_0x898510700/d .functor NAND 1, L_0x89850cfa0, L_0x89850d040, C4<1>, C4<1>;
L_0x898510700 .delay 1 (1,1,1) L_0x898510700/d;
L_0x898510770/d .functor NAND 1, L_0x89850cfa0, v0x898ba5cc0_0, C4<1>, C4<1>;
L_0x898510770 .delay 1 (1,1,1) L_0x898510770/d;
L_0x8985107e0/d .functor NAND 1, L_0x89850d040, v0x898ba5cc0_0, C4<1>, C4<1>;
L_0x8985107e0 .delay 1 (1,1,1) L_0x8985107e0/d;
L_0x898510850/d .functor NAND 1, L_0x898510700, L_0x898510770, L_0x8985107e0, C4<1>;
L_0x898510850 .delay 1 (1,1,1) L_0x898510850/d;
v0x898ba4960_0 .net "Cin", 0 0, v0x898ba5cc0_0;  alias, 1 drivers
v0x898ba4a00_0 .net "Cout", 0 0, L_0x898510850;  1 drivers
v0x898ba4aa0_0 .net "P", 0 0, L_0x898510620;  1 drivers
v0x898ba4b40_0 .net "S", 0 0, L_0x898510690;  1 drivers
v0x898ba4be0_0 .net "a", 0 0, L_0x89850cfa0;  1 drivers
v0x898ba4c80_0 .net "b", 0 0, L_0x89850d040;  1 drivers
v0x898ba4d20_0 .net "naCin", 0 0, L_0x898510770;  1 drivers
v0x898ba4dc0_0 .net "nab", 0 0, L_0x898510700;  1 drivers
v0x898ba4e60_0 .net "nbCin", 0 0, L_0x8985107e0;  1 drivers
S_0x898b96880 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898b85800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 26 "in";
    .port_info 2 /OUTPUT 26 "out";
P_0x898b90440 .param/l "N" 0 8 4, +C4<00000000000000000000000000011010>;
v0x898ba59a0_0 .net "clk", 0 0, v0x898ba5f40_0;  alias, 1 drivers
v0x898ba5a40_0 .net "in", 25 0, L_0x899795040;  1 drivers
v0x898ba5ae0_0 .var "out", 25 0;
E_0x8997018c0 .event posedge, v0x898ba5860_0;
S_0x898b96a00 .scope generate, "WIDTH_TEST[26]" "WIDTH_TEST[26]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898b90600 .param/l "w" 1 3 23, +C4<011010>;
v0x898bb4320_0 .var "A", 25 0;
v0x898bb43c0_0 .var "B", 25 0;
v0x898bb4460_0 .var "Cin", 0 0;
v0x898bb4500_0 .net "Cout", 0 0, L_0x8985241e0;  1 drivers
v0x898bb45a0_0 .net "P", 25 0, L_0x899795180;  1 drivers
v0x898bb4640_0 .net "S", 25 0, L_0x898a7f7a0;  1 drivers
v0x898bb46e0_0 .var "clk", 0 0;
v0x898bb4780_0 .var "expected_sum", 26 0;
v0x898bb4820_0 .net "out", 26 0, v0x898bb4280_0;  1 drivers
L_0x8997952c0 .concat [ 26 1 0 0], L_0x898a7f7a0, L_0x8985241e0;
S_0x898b96b80 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898b96a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 26 "A";
    .port_info 3 /INPUT 26 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 26 "P";
    .port_info 7 /OUTPUT 26 "S";
P_0x898b90640 .param/l "N" 0 4 7, +C4<00000000000000000000000000011010>;
L_0x898518e00 .functor NOT 1, v0x898bb46e0_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x898518e70 .functor AND 1, L_0x898518e00, L_0x898cbc718, C4<1>, C4<1>;
v0x898bb3ac0_0 .net "A", 25 0, v0x898bb4320_0;  1 drivers
v0x898bb3b60_0 .net "B", 25 0, v0x898bb43c0_0;  1 drivers
v0x898bb3c00_0 .net "Cin", 0 0, v0x898bb4460_0;  1 drivers
v0x898bb3ca0_0 .net "Cout", 0 0, L_0x8985241e0;  alias, 1 drivers
v0x898bb3d40_0 .net "P", 25 0, L_0x899795180;  alias, 1 drivers
v0x898bb3de0_0 .net "RCA_sum", 25 0, L_0x899795220;  1 drivers
v0x898bb3e80_0 .net "S", 25 0, L_0x898a7f7a0;  alias, 1 drivers
v0x898bb3f20_0 .net *"_ivl_0", 0 0, L_0x898518e00;  1 drivers
v0x898bb4000_0 .net "clk", 0 0, v0x898bb46e0_0;  1 drivers
v0x898bb40a0_0 .net "enable", 0 0, L_0x898cbc718;  1 drivers
S_0x898b96d00 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898b96b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 26 "in";
    .port_info 1 /OUTPUT 26 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898b906c0 .param/l "N" 0 5 4, +C4<00000000000000000000000000011010>;
o0x898c67570 .functor BUFZ 26, c4<zzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898ba6120_0 name=_ivl_0
v0x898ba61c0_0 .net "control", 0 0, L_0x898518e70;  1 drivers
v0x898ba6260_0 .net "in", 25 0, L_0x899795220;  alias, 1 drivers
v0x898ba6300_0 .net "out", 25 0, L_0x898a7f7a0;  alias, 1 drivers
L_0x898a7f7a0 .functor MUXZ 26, o0x898c67570, L_0x899795220, L_0x898518e70, C4<>;
S_0x898b96e80 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898b96b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 26 "A";
    .port_info 1 /INPUT 26 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 26 "P";
    .port_info 5 /OUTPUT 26 "S";
P_0x898b90700 .param/l "N" 0 6 4, +C4<00000000000000000000000000011010>;
v0x898bb3660_0 .net "A", 25 0, v0x898bb4320_0;  alias, 1 drivers
v0x898bb3700_0 .net "B", 25 0, v0x898bb43c0_0;  alias, 1 drivers
v0x898bb37a0_0 .net "C", 25 0, L_0x8997950e0;  1 drivers
v0x898bb3840_0 .net "Cin", 0 0, v0x898bb4460_0;  alias, 1 drivers
v0x898bb38e0_0 .net "Cout", 0 0, L_0x8985241e0;  alias, 1 drivers
v0x898bb3980_0 .net "P", 25 0, L_0x899795180;  alias, 1 drivers
v0x898bb3a20_0 .net "S", 25 0, L_0x899795220;  alias, 1 drivers
L_0x89850d180 .part v0x898bb4320_0, 1, 1;
L_0x89850d220 .part v0x898bb43c0_0, 1, 1;
L_0x89850d2c0 .part L_0x8997950e0, 0, 1;
L_0x89850d360 .part v0x898bb4320_0, 2, 1;
L_0x89850d400 .part v0x898bb43c0_0, 2, 1;
L_0x89850d4a0 .part L_0x8997950e0, 1, 1;
L_0x89850d540 .part v0x898bb4320_0, 3, 1;
L_0x89850d5e0 .part v0x898bb43c0_0, 3, 1;
L_0x89850d680 .part L_0x8997950e0, 2, 1;
L_0x89850d720 .part v0x898bb4320_0, 4, 1;
L_0x89850d7c0 .part v0x898bb43c0_0, 4, 1;
L_0x89850d860 .part L_0x8997950e0, 3, 1;
L_0x89850d900 .part v0x898bb4320_0, 5, 1;
L_0x89850d9a0 .part v0x898bb43c0_0, 5, 1;
L_0x89850da40 .part L_0x8997950e0, 4, 1;
L_0x89850dae0 .part v0x898bb4320_0, 6, 1;
L_0x89850db80 .part v0x898bb43c0_0, 6, 1;
L_0x89850dcc0 .part L_0x8997950e0, 5, 1;
L_0x89850dd60 .part v0x898bb4320_0, 7, 1;
L_0x89850de00 .part v0x898bb43c0_0, 7, 1;
L_0x89850dea0 .part L_0x8997950e0, 6, 1;
L_0x89850dc20 .part v0x898bb4320_0, 8, 1;
L_0x89850df40 .part v0x898bb43c0_0, 8, 1;
L_0x89850dfe0 .part L_0x8997950e0, 7, 1;
L_0x89850e080 .part v0x898bb4320_0, 9, 1;
L_0x89850e120 .part v0x898bb43c0_0, 9, 1;
L_0x89850e1c0 .part L_0x8997950e0, 8, 1;
L_0x89850e260 .part v0x898bb4320_0, 10, 1;
L_0x89850e300 .part v0x898bb43c0_0, 10, 1;
L_0x89850e3a0 .part L_0x8997950e0, 9, 1;
L_0x89850e440 .part v0x898bb4320_0, 11, 1;
L_0x89850e4e0 .part v0x898bb43c0_0, 11, 1;
L_0x89850e580 .part L_0x8997950e0, 10, 1;
L_0x89850e620 .part v0x898bb4320_0, 12, 1;
L_0x89850e6c0 .part v0x898bb43c0_0, 12, 1;
L_0x89850e760 .part L_0x8997950e0, 11, 1;
L_0x89850e800 .part v0x898bb4320_0, 13, 1;
L_0x89850e8a0 .part v0x898bb43c0_0, 13, 1;
L_0x89850e940 .part L_0x8997950e0, 12, 1;
L_0x89850e9e0 .part v0x898bb4320_0, 14, 1;
L_0x89850ea80 .part v0x898bb43c0_0, 14, 1;
L_0x89850eb20 .part L_0x8997950e0, 13, 1;
L_0x89850ebc0 .part v0x898bb4320_0, 15, 1;
L_0x89850ec60 .part v0x898bb43c0_0, 15, 1;
L_0x89850ed00 .part L_0x8997950e0, 14, 1;
L_0x89850eda0 .part v0x898bb4320_0, 16, 1;
L_0x89850ee40 .part v0x898bb43c0_0, 16, 1;
L_0x89850eee0 .part L_0x8997950e0, 15, 1;
L_0x89850ef80 .part v0x898bb4320_0, 17, 1;
L_0x89850f020 .part v0x898bb43c0_0, 17, 1;
L_0x89850f0c0 .part L_0x8997950e0, 16, 1;
L_0x89850f160 .part v0x898bb4320_0, 18, 1;
L_0x89850f200 .part v0x898bb43c0_0, 18, 1;
L_0x89850f2a0 .part L_0x8997950e0, 17, 1;
L_0x89850f340 .part v0x898bb4320_0, 19, 1;
L_0x89850f3e0 .part v0x898bb43c0_0, 19, 1;
L_0x89850f480 .part L_0x8997950e0, 18, 1;
L_0x89850f520 .part v0x898bb4320_0, 20, 1;
L_0x89850f5c0 .part v0x898bb43c0_0, 20, 1;
L_0x89850f660 .part L_0x8997950e0, 19, 1;
L_0x89850f700 .part v0x898bb4320_0, 21, 1;
L_0x89850f7a0 .part v0x898bb43c0_0, 21, 1;
L_0x89850f840 .part L_0x8997950e0, 20, 1;
L_0x89850f8e0 .part v0x898bb4320_0, 22, 1;
L_0x89850f980 .part v0x898bb43c0_0, 22, 1;
L_0x89850fa20 .part L_0x8997950e0, 21, 1;
L_0x89850fac0 .part v0x898bb4320_0, 23, 1;
L_0x89850fb60 .part v0x898bb43c0_0, 23, 1;
L_0x89850fc00 .part L_0x8997950e0, 22, 1;
L_0x89850fca0 .part v0x898bb4320_0, 24, 1;
L_0x89850fd40 .part v0x898bb43c0_0, 24, 1;
L_0x89850fde0 .part L_0x8997950e0, 23, 1;
L_0x89850fe80 .part v0x898bb4320_0, 25, 1;
L_0x89850ff20 .part v0x898bb43c0_0, 25, 1;
L_0x898524000 .part L_0x8997950e0, 24, 1;
L_0x8985240a0 .part v0x898bb4320_0, 0, 1;
L_0x898524140 .part v0x898bb43c0_0, 0, 1;
LS_0x8997950e0_0_0 .concat8 [ 1 1 1 1], L_0x898518d90, L_0x898510bd0, L_0x898510e70, L_0x898511110;
LS_0x8997950e0_0_4 .concat8 [ 1 1 1 1], L_0x8985113b0, L_0x898511650, L_0x8985118f0, L_0x898511b90;
LS_0x8997950e0_0_8 .concat8 [ 1 1 1 1], L_0x898511e30, L_0x8985120d0, L_0x898512370, L_0x898512610;
LS_0x8997950e0_0_12 .concat8 [ 1 1 1 1], L_0x8985128b0, L_0x898512b50, L_0x898512df0, L_0x898513090;
LS_0x8997950e0_0_16 .concat8 [ 1 1 1 1], L_0x898513330, L_0x8985135d0, L_0x898513870, L_0x898513b10;
LS_0x8997950e0_0_20 .concat8 [ 1 1 1 1], L_0x898513db0, L_0x898518070, L_0x898518310, L_0x8985185b0;
LS_0x8997950e0_0_24 .concat8 [ 1 1 0 0], L_0x898518850, L_0x898518af0;
LS_0x8997950e0_1_0 .concat8 [ 4 4 4 4], LS_0x8997950e0_0_0, LS_0x8997950e0_0_4, LS_0x8997950e0_0_8, LS_0x8997950e0_0_12;
LS_0x8997950e0_1_4 .concat8 [ 4 4 2 0], LS_0x8997950e0_0_16, LS_0x8997950e0_0_20, LS_0x8997950e0_0_24;
L_0x8997950e0 .concat8 [ 16 10 0 0], LS_0x8997950e0_1_0, LS_0x8997950e0_1_4;
LS_0x899795180_0_0 .concat8 [ 1 1 1 1], L_0x898518b60, L_0x8985109a0, L_0x898510c40, L_0x898510ee0;
LS_0x899795180_0_4 .concat8 [ 1 1 1 1], L_0x898511180, L_0x898511420, L_0x8985116c0, L_0x898511960;
LS_0x899795180_0_8 .concat8 [ 1 1 1 1], L_0x898511c00, L_0x898511ea0, L_0x898512140, L_0x8985123e0;
LS_0x899795180_0_12 .concat8 [ 1 1 1 1], L_0x898512680, L_0x898512920, L_0x898512bc0, L_0x898512e60;
LS_0x899795180_0_16 .concat8 [ 1 1 1 1], L_0x898513100, L_0x8985133a0, L_0x898513640, L_0x8985138e0;
LS_0x899795180_0_20 .concat8 [ 1 1 1 1], L_0x898513b80, L_0x898513e20, L_0x8985180e0, L_0x898518380;
LS_0x899795180_0_24 .concat8 [ 1 1 0 0], L_0x898518620, L_0x8985188c0;
LS_0x899795180_1_0 .concat8 [ 4 4 4 4], LS_0x899795180_0_0, LS_0x899795180_0_4, LS_0x899795180_0_8, LS_0x899795180_0_12;
LS_0x899795180_1_4 .concat8 [ 4 4 2 0], LS_0x899795180_0_16, LS_0x899795180_0_20, LS_0x899795180_0_24;
L_0x899795180 .concat8 [ 16 10 0 0], LS_0x899795180_1_0, LS_0x899795180_1_4;
LS_0x899795220_0_0 .concat8 [ 1 1 1 1], L_0x898518bd0, L_0x898510a10, L_0x898510cb0, L_0x898510f50;
LS_0x899795220_0_4 .concat8 [ 1 1 1 1], L_0x8985111f0, L_0x898511490, L_0x898511730, L_0x8985119d0;
LS_0x899795220_0_8 .concat8 [ 1 1 1 1], L_0x898511c70, L_0x898511f10, L_0x8985121b0, L_0x898512450;
LS_0x899795220_0_12 .concat8 [ 1 1 1 1], L_0x8985126f0, L_0x898512990, L_0x898512c30, L_0x898512ed0;
LS_0x899795220_0_16 .concat8 [ 1 1 1 1], L_0x898513170, L_0x898513410, L_0x8985136b0, L_0x898513950;
LS_0x899795220_0_20 .concat8 [ 1 1 1 1], L_0x898513bf0, L_0x898513e90, L_0x898518150, L_0x8985183f0;
LS_0x899795220_0_24 .concat8 [ 1 1 0 0], L_0x898518690, L_0x898518930;
LS_0x899795220_1_0 .concat8 [ 4 4 4 4], LS_0x899795220_0_0, LS_0x899795220_0_4, LS_0x899795220_0_8, LS_0x899795220_0_12;
LS_0x899795220_1_4 .concat8 [ 4 4 2 0], LS_0x899795220_0_16, LS_0x899795220_0_20, LS_0x899795220_0_24;
L_0x899795220 .concat8 [ 16 10 0 0], LS_0x899795220_1_0, LS_0x899795220_1_4;
L_0x8985241e0 .part L_0x8997950e0, 25, 1;
S_0x898b97000 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90740 .param/l "i" 1 6 21, +C4<01>;
S_0x898b97180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b97000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6a680 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6a6c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985109a0/d .functor XOR 1, L_0x89850d180, L_0x89850d220, C4<0>, C4<0>;
L_0x8985109a0 .delay 1 (1,1,1) L_0x8985109a0/d;
L_0x898510a10/d .functor XOR 1, L_0x8985109a0, L_0x89850d2c0, C4<0>, C4<0>;
L_0x898510a10 .delay 1 (1,1,1) L_0x898510a10/d;
L_0x898510a80/d .functor NAND 1, L_0x89850d180, L_0x89850d220, C4<1>, C4<1>;
L_0x898510a80 .delay 1 (1,1,1) L_0x898510a80/d;
L_0x898510af0/d .functor NAND 1, L_0x89850d180, L_0x89850d2c0, C4<1>, C4<1>;
L_0x898510af0 .delay 1 (1,1,1) L_0x898510af0/d;
L_0x898510b60/d .functor NAND 1, L_0x89850d220, L_0x89850d2c0, C4<1>, C4<1>;
L_0x898510b60 .delay 1 (1,1,1) L_0x898510b60/d;
L_0x898510bd0/d .functor NAND 1, L_0x898510a80, L_0x898510af0, L_0x898510b60, C4<1>;
L_0x898510bd0 .delay 1 (1,1,1) L_0x898510bd0/d;
v0x898ba63a0_0 .net "Cin", 0 0, L_0x89850d2c0;  1 drivers
v0x898ba6440_0 .net "Cout", 0 0, L_0x898510bd0;  1 drivers
v0x898ba64e0_0 .net "P", 0 0, L_0x8985109a0;  1 drivers
v0x898ba6580_0 .net "S", 0 0, L_0x898510a10;  1 drivers
v0x898ba6620_0 .net "a", 0 0, L_0x89850d180;  1 drivers
v0x898ba66c0_0 .net "b", 0 0, L_0x89850d220;  1 drivers
v0x898ba6760_0 .net "naCin", 0 0, L_0x898510af0;  1 drivers
v0x898ba6800_0 .net "nab", 0 0, L_0x898510a80;  1 drivers
v0x898ba68a0_0 .net "nbCin", 0 0, L_0x898510b60;  1 drivers
S_0x898b97300 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90780 .param/l "i" 1 6 21, +C4<010>;
S_0x898b97480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b97300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6a700 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6a740 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898510c40/d .functor XOR 1, L_0x89850d360, L_0x89850d400, C4<0>, C4<0>;
L_0x898510c40 .delay 1 (1,1,1) L_0x898510c40/d;
L_0x898510cb0/d .functor XOR 1, L_0x898510c40, L_0x89850d4a0, C4<0>, C4<0>;
L_0x898510cb0 .delay 1 (1,1,1) L_0x898510cb0/d;
L_0x898510d20/d .functor NAND 1, L_0x89850d360, L_0x89850d400, C4<1>, C4<1>;
L_0x898510d20 .delay 1 (1,1,1) L_0x898510d20/d;
L_0x898510d90/d .functor NAND 1, L_0x89850d360, L_0x89850d4a0, C4<1>, C4<1>;
L_0x898510d90 .delay 1 (1,1,1) L_0x898510d90/d;
L_0x898510e00/d .functor NAND 1, L_0x89850d400, L_0x89850d4a0, C4<1>, C4<1>;
L_0x898510e00 .delay 1 (1,1,1) L_0x898510e00/d;
L_0x898510e70/d .functor NAND 1, L_0x898510d20, L_0x898510d90, L_0x898510e00, C4<1>;
L_0x898510e70 .delay 1 (1,1,1) L_0x898510e70/d;
v0x898ba6940_0 .net "Cin", 0 0, L_0x89850d4a0;  1 drivers
v0x898ba69e0_0 .net "Cout", 0 0, L_0x898510e70;  1 drivers
v0x898ba6a80_0 .net "P", 0 0, L_0x898510c40;  1 drivers
v0x898ba6b20_0 .net "S", 0 0, L_0x898510cb0;  1 drivers
v0x898ba6bc0_0 .net "a", 0 0, L_0x89850d360;  1 drivers
v0x898ba6c60_0 .net "b", 0 0, L_0x89850d400;  1 drivers
v0x898ba6d00_0 .net "naCin", 0 0, L_0x898510d90;  1 drivers
v0x898ba6da0_0 .net "nab", 0 0, L_0x898510d20;  1 drivers
v0x898ba6e40_0 .net "nbCin", 0 0, L_0x898510e00;  1 drivers
S_0x898b97600 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b907c0 .param/l "i" 1 6 21, +C4<011>;
S_0x898b97780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b97600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6a780 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6a7c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898510ee0/d .functor XOR 1, L_0x89850d540, L_0x89850d5e0, C4<0>, C4<0>;
L_0x898510ee0 .delay 1 (1,1,1) L_0x898510ee0/d;
L_0x898510f50/d .functor XOR 1, L_0x898510ee0, L_0x89850d680, C4<0>, C4<0>;
L_0x898510f50 .delay 1 (1,1,1) L_0x898510f50/d;
L_0x898510fc0/d .functor NAND 1, L_0x89850d540, L_0x89850d5e0, C4<1>, C4<1>;
L_0x898510fc0 .delay 1 (1,1,1) L_0x898510fc0/d;
L_0x898511030/d .functor NAND 1, L_0x89850d540, L_0x89850d680, C4<1>, C4<1>;
L_0x898511030 .delay 1 (1,1,1) L_0x898511030/d;
L_0x8985110a0/d .functor NAND 1, L_0x89850d5e0, L_0x89850d680, C4<1>, C4<1>;
L_0x8985110a0 .delay 1 (1,1,1) L_0x8985110a0/d;
L_0x898511110/d .functor NAND 1, L_0x898510fc0, L_0x898511030, L_0x8985110a0, C4<1>;
L_0x898511110 .delay 1 (1,1,1) L_0x898511110/d;
v0x898ba6ee0_0 .net "Cin", 0 0, L_0x89850d680;  1 drivers
v0x898ba6f80_0 .net "Cout", 0 0, L_0x898511110;  1 drivers
v0x898ba7020_0 .net "P", 0 0, L_0x898510ee0;  1 drivers
v0x898ba70c0_0 .net "S", 0 0, L_0x898510f50;  1 drivers
v0x898ba7160_0 .net "a", 0 0, L_0x89850d540;  1 drivers
v0x898ba7200_0 .net "b", 0 0, L_0x89850d5e0;  1 drivers
v0x898ba72a0_0 .net "naCin", 0 0, L_0x898511030;  1 drivers
v0x898ba7340_0 .net "nab", 0 0, L_0x898510fc0;  1 drivers
v0x898ba73e0_0 .net "nbCin", 0 0, L_0x8985110a0;  1 drivers
S_0x898b97900 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90800 .param/l "i" 1 6 21, +C4<0100>;
S_0x898b97a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b97900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6a800 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6a840 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898511180/d .functor XOR 1, L_0x89850d720, L_0x89850d7c0, C4<0>, C4<0>;
L_0x898511180 .delay 1 (1,1,1) L_0x898511180/d;
L_0x8985111f0/d .functor XOR 1, L_0x898511180, L_0x89850d860, C4<0>, C4<0>;
L_0x8985111f0 .delay 1 (1,1,1) L_0x8985111f0/d;
L_0x898511260/d .functor NAND 1, L_0x89850d720, L_0x89850d7c0, C4<1>, C4<1>;
L_0x898511260 .delay 1 (1,1,1) L_0x898511260/d;
L_0x8985112d0/d .functor NAND 1, L_0x89850d720, L_0x89850d860, C4<1>, C4<1>;
L_0x8985112d0 .delay 1 (1,1,1) L_0x8985112d0/d;
L_0x898511340/d .functor NAND 1, L_0x89850d7c0, L_0x89850d860, C4<1>, C4<1>;
L_0x898511340 .delay 1 (1,1,1) L_0x898511340/d;
L_0x8985113b0/d .functor NAND 1, L_0x898511260, L_0x8985112d0, L_0x898511340, C4<1>;
L_0x8985113b0 .delay 1 (1,1,1) L_0x8985113b0/d;
v0x898ba7480_0 .net "Cin", 0 0, L_0x89850d860;  1 drivers
v0x898ba7520_0 .net "Cout", 0 0, L_0x8985113b0;  1 drivers
v0x898ba75c0_0 .net "P", 0 0, L_0x898511180;  1 drivers
v0x898ba7660_0 .net "S", 0 0, L_0x8985111f0;  1 drivers
v0x898ba7700_0 .net "a", 0 0, L_0x89850d720;  1 drivers
v0x898ba77a0_0 .net "b", 0 0, L_0x89850d7c0;  1 drivers
v0x898ba7840_0 .net "naCin", 0 0, L_0x8985112d0;  1 drivers
v0x898ba78e0_0 .net "nab", 0 0, L_0x898511260;  1 drivers
v0x898ba7980_0 .net "nbCin", 0 0, L_0x898511340;  1 drivers
S_0x898b97c00 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90880 .param/l "i" 1 6 21, +C4<0101>;
S_0x898b97d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898b97c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6a880 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6a8c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898511420/d .functor XOR 1, L_0x89850d900, L_0x89850d9a0, C4<0>, C4<0>;
L_0x898511420 .delay 1 (1,1,1) L_0x898511420/d;
L_0x898511490/d .functor XOR 1, L_0x898511420, L_0x89850da40, C4<0>, C4<0>;
L_0x898511490 .delay 1 (1,1,1) L_0x898511490/d;
L_0x898511500/d .functor NAND 1, L_0x89850d900, L_0x89850d9a0, C4<1>, C4<1>;
L_0x898511500 .delay 1 (1,1,1) L_0x898511500/d;
L_0x898511570/d .functor NAND 1, L_0x89850d900, L_0x89850da40, C4<1>, C4<1>;
L_0x898511570 .delay 1 (1,1,1) L_0x898511570/d;
L_0x8985115e0/d .functor NAND 1, L_0x89850d9a0, L_0x89850da40, C4<1>, C4<1>;
L_0x8985115e0 .delay 1 (1,1,1) L_0x8985115e0/d;
L_0x898511650/d .functor NAND 1, L_0x898511500, L_0x898511570, L_0x8985115e0, C4<1>;
L_0x898511650 .delay 1 (1,1,1) L_0x898511650/d;
v0x898ba7a20_0 .net "Cin", 0 0, L_0x89850da40;  1 drivers
v0x898ba7ac0_0 .net "Cout", 0 0, L_0x898511650;  1 drivers
v0x898ba7b60_0 .net "P", 0 0, L_0x898511420;  1 drivers
v0x898ba7c00_0 .net "S", 0 0, L_0x898511490;  1 drivers
v0x898ba7ca0_0 .net "a", 0 0, L_0x89850d900;  1 drivers
v0x898ba7d40_0 .net "b", 0 0, L_0x89850d9a0;  1 drivers
v0x898ba7de0_0 .net "naCin", 0 0, L_0x898511570;  1 drivers
v0x898ba7e80_0 .net "nab", 0 0, L_0x898511500;  1 drivers
v0x898ba7f20_0 .net "nbCin", 0 0, L_0x8985115e0;  1 drivers
S_0x898ba8000 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b908c0 .param/l "i" 1 6 21, +C4<0110>;
S_0x898ba8180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ba8000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6a900 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6a940 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985116c0/d .functor XOR 1, L_0x89850dae0, L_0x89850db80, C4<0>, C4<0>;
L_0x8985116c0 .delay 1 (1,1,1) L_0x8985116c0/d;
L_0x898511730/d .functor XOR 1, L_0x8985116c0, L_0x89850dcc0, C4<0>, C4<0>;
L_0x898511730 .delay 1 (1,1,1) L_0x898511730/d;
L_0x8985117a0/d .functor NAND 1, L_0x89850dae0, L_0x89850db80, C4<1>, C4<1>;
L_0x8985117a0 .delay 1 (1,1,1) L_0x8985117a0/d;
L_0x898511810/d .functor NAND 1, L_0x89850dae0, L_0x89850dcc0, C4<1>, C4<1>;
L_0x898511810 .delay 1 (1,1,1) L_0x898511810/d;
L_0x898511880/d .functor NAND 1, L_0x89850db80, L_0x89850dcc0, C4<1>, C4<1>;
L_0x898511880 .delay 1 (1,1,1) L_0x898511880/d;
L_0x8985118f0/d .functor NAND 1, L_0x8985117a0, L_0x898511810, L_0x898511880, C4<1>;
L_0x8985118f0 .delay 1 (1,1,1) L_0x8985118f0/d;
v0x898bac000_0 .net "Cin", 0 0, L_0x89850dcc0;  1 drivers
v0x898bac0a0_0 .net "Cout", 0 0, L_0x8985118f0;  1 drivers
v0x898bac140_0 .net "P", 0 0, L_0x8985116c0;  1 drivers
v0x898bac1e0_0 .net "S", 0 0, L_0x898511730;  1 drivers
v0x898bac280_0 .net "a", 0 0, L_0x89850dae0;  1 drivers
v0x898bac320_0 .net "b", 0 0, L_0x89850db80;  1 drivers
v0x898bac3c0_0 .net "naCin", 0 0, L_0x898511810;  1 drivers
v0x898bac460_0 .net "nab", 0 0, L_0x8985117a0;  1 drivers
v0x898bac500_0 .net "nbCin", 0 0, L_0x898511880;  1 drivers
S_0x898ba8300 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90900 .param/l "i" 1 6 21, +C4<0111>;
S_0x898ba8480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ba8300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6a980 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6a9c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898511960/d .functor XOR 1, L_0x89850dd60, L_0x89850de00, C4<0>, C4<0>;
L_0x898511960 .delay 1 (1,1,1) L_0x898511960/d;
L_0x8985119d0/d .functor XOR 1, L_0x898511960, L_0x89850dea0, C4<0>, C4<0>;
L_0x8985119d0 .delay 1 (1,1,1) L_0x8985119d0/d;
L_0x898511a40/d .functor NAND 1, L_0x89850dd60, L_0x89850de00, C4<1>, C4<1>;
L_0x898511a40 .delay 1 (1,1,1) L_0x898511a40/d;
L_0x898511ab0/d .functor NAND 1, L_0x89850dd60, L_0x89850dea0, C4<1>, C4<1>;
L_0x898511ab0 .delay 1 (1,1,1) L_0x898511ab0/d;
L_0x898511b20/d .functor NAND 1, L_0x89850de00, L_0x89850dea0, C4<1>, C4<1>;
L_0x898511b20 .delay 1 (1,1,1) L_0x898511b20/d;
L_0x898511b90/d .functor NAND 1, L_0x898511a40, L_0x898511ab0, L_0x898511b20, C4<1>;
L_0x898511b90 .delay 1 (1,1,1) L_0x898511b90/d;
v0x898bac5a0_0 .net "Cin", 0 0, L_0x89850dea0;  1 drivers
v0x898bac640_0 .net "Cout", 0 0, L_0x898511b90;  1 drivers
v0x898bac6e0_0 .net "P", 0 0, L_0x898511960;  1 drivers
v0x898bac780_0 .net "S", 0 0, L_0x8985119d0;  1 drivers
v0x898bac820_0 .net "a", 0 0, L_0x89850dd60;  1 drivers
v0x898bac8c0_0 .net "b", 0 0, L_0x89850de00;  1 drivers
v0x898bac960_0 .net "naCin", 0 0, L_0x898511ab0;  1 drivers
v0x898baca00_0 .net "nab", 0 0, L_0x898511a40;  1 drivers
v0x898bacaa0_0 .net "nbCin", 0 0, L_0x898511b20;  1 drivers
S_0x898ba8600 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90940 .param/l "i" 1 6 21, +C4<01000>;
S_0x898ba8780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ba8600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6aa00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6aa40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898511c00/d .functor XOR 1, L_0x89850dc20, L_0x89850df40, C4<0>, C4<0>;
L_0x898511c00 .delay 1 (1,1,1) L_0x898511c00/d;
L_0x898511c70/d .functor XOR 1, L_0x898511c00, L_0x89850dfe0, C4<0>, C4<0>;
L_0x898511c70 .delay 1 (1,1,1) L_0x898511c70/d;
L_0x898511ce0/d .functor NAND 1, L_0x89850dc20, L_0x89850df40, C4<1>, C4<1>;
L_0x898511ce0 .delay 1 (1,1,1) L_0x898511ce0/d;
L_0x898511d50/d .functor NAND 1, L_0x89850dc20, L_0x89850dfe0, C4<1>, C4<1>;
L_0x898511d50 .delay 1 (1,1,1) L_0x898511d50/d;
L_0x898511dc0/d .functor NAND 1, L_0x89850df40, L_0x89850dfe0, C4<1>, C4<1>;
L_0x898511dc0 .delay 1 (1,1,1) L_0x898511dc0/d;
L_0x898511e30/d .functor NAND 1, L_0x898511ce0, L_0x898511d50, L_0x898511dc0, C4<1>;
L_0x898511e30 .delay 1 (1,1,1) L_0x898511e30/d;
v0x898bacb40_0 .net "Cin", 0 0, L_0x89850dfe0;  1 drivers
v0x898bacbe0_0 .net "Cout", 0 0, L_0x898511e30;  1 drivers
v0x898bacc80_0 .net "P", 0 0, L_0x898511c00;  1 drivers
v0x898bacd20_0 .net "S", 0 0, L_0x898511c70;  1 drivers
v0x898bacdc0_0 .net "a", 0 0, L_0x89850dc20;  1 drivers
v0x898bace60_0 .net "b", 0 0, L_0x89850df40;  1 drivers
v0x898bacf00_0 .net "naCin", 0 0, L_0x898511d50;  1 drivers
v0x898bacfa0_0 .net "nab", 0 0, L_0x898511ce0;  1 drivers
v0x898bad040_0 .net "nbCin", 0 0, L_0x898511dc0;  1 drivers
S_0x898ba8900 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90840 .param/l "i" 1 6 21, +C4<01001>;
S_0x898ba8a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ba8900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6ab00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6ab40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898511ea0/d .functor XOR 1, L_0x89850e080, L_0x89850e120, C4<0>, C4<0>;
L_0x898511ea0 .delay 1 (1,1,1) L_0x898511ea0/d;
L_0x898511f10/d .functor XOR 1, L_0x898511ea0, L_0x89850e1c0, C4<0>, C4<0>;
L_0x898511f10 .delay 1 (1,1,1) L_0x898511f10/d;
L_0x898511f80/d .functor NAND 1, L_0x89850e080, L_0x89850e120, C4<1>, C4<1>;
L_0x898511f80 .delay 1 (1,1,1) L_0x898511f80/d;
L_0x898511ff0/d .functor NAND 1, L_0x89850e080, L_0x89850e1c0, C4<1>, C4<1>;
L_0x898511ff0 .delay 1 (1,1,1) L_0x898511ff0/d;
L_0x898512060/d .functor NAND 1, L_0x89850e120, L_0x89850e1c0, C4<1>, C4<1>;
L_0x898512060 .delay 1 (1,1,1) L_0x898512060/d;
L_0x8985120d0/d .functor NAND 1, L_0x898511f80, L_0x898511ff0, L_0x898512060, C4<1>;
L_0x8985120d0 .delay 1 (1,1,1) L_0x8985120d0/d;
v0x898bad0e0_0 .net "Cin", 0 0, L_0x89850e1c0;  1 drivers
v0x898bad180_0 .net "Cout", 0 0, L_0x8985120d0;  1 drivers
v0x898bad220_0 .net "P", 0 0, L_0x898511ea0;  1 drivers
v0x898bad2c0_0 .net "S", 0 0, L_0x898511f10;  1 drivers
v0x898bad360_0 .net "a", 0 0, L_0x89850e080;  1 drivers
v0x898bad400_0 .net "b", 0 0, L_0x89850e120;  1 drivers
v0x898bad4a0_0 .net "naCin", 0 0, L_0x898511ff0;  1 drivers
v0x898bad540_0 .net "nab", 0 0, L_0x898511f80;  1 drivers
v0x898bad5e0_0 .net "nbCin", 0 0, L_0x898512060;  1 drivers
S_0x898ba8c00 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90980 .param/l "i" 1 6 21, +C4<01010>;
S_0x898ba8d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ba8c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6ab80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6abc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898512140/d .functor XOR 1, L_0x89850e260, L_0x89850e300, C4<0>, C4<0>;
L_0x898512140 .delay 1 (1,1,1) L_0x898512140/d;
L_0x8985121b0/d .functor XOR 1, L_0x898512140, L_0x89850e3a0, C4<0>, C4<0>;
L_0x8985121b0 .delay 1 (1,1,1) L_0x8985121b0/d;
L_0x898512220/d .functor NAND 1, L_0x89850e260, L_0x89850e300, C4<1>, C4<1>;
L_0x898512220 .delay 1 (1,1,1) L_0x898512220/d;
L_0x898512290/d .functor NAND 1, L_0x89850e260, L_0x89850e3a0, C4<1>, C4<1>;
L_0x898512290 .delay 1 (1,1,1) L_0x898512290/d;
L_0x898512300/d .functor NAND 1, L_0x89850e300, L_0x89850e3a0, C4<1>, C4<1>;
L_0x898512300 .delay 1 (1,1,1) L_0x898512300/d;
L_0x898512370/d .functor NAND 1, L_0x898512220, L_0x898512290, L_0x898512300, C4<1>;
L_0x898512370 .delay 1 (1,1,1) L_0x898512370/d;
v0x898bad680_0 .net "Cin", 0 0, L_0x89850e3a0;  1 drivers
v0x898bad720_0 .net "Cout", 0 0, L_0x898512370;  1 drivers
v0x898bad7c0_0 .net "P", 0 0, L_0x898512140;  1 drivers
v0x898bad860_0 .net "S", 0 0, L_0x8985121b0;  1 drivers
v0x898bad900_0 .net "a", 0 0, L_0x89850e260;  1 drivers
v0x898bad9a0_0 .net "b", 0 0, L_0x89850e300;  1 drivers
v0x898bada40_0 .net "naCin", 0 0, L_0x898512290;  1 drivers
v0x898badae0_0 .net "nab", 0 0, L_0x898512220;  1 drivers
v0x898badb80_0 .net "nbCin", 0 0, L_0x898512300;  1 drivers
S_0x898ba8f00 .scope generate, "adder[11]" "adder[11]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b909c0 .param/l "i" 1 6 21, +C4<01011>;
S_0x898ba9080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ba8f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6ac00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6ac40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985123e0/d .functor XOR 1, L_0x89850e440, L_0x89850e4e0, C4<0>, C4<0>;
L_0x8985123e0 .delay 1 (1,1,1) L_0x8985123e0/d;
L_0x898512450/d .functor XOR 1, L_0x8985123e0, L_0x89850e580, C4<0>, C4<0>;
L_0x898512450 .delay 1 (1,1,1) L_0x898512450/d;
L_0x8985124c0/d .functor NAND 1, L_0x89850e440, L_0x89850e4e0, C4<1>, C4<1>;
L_0x8985124c0 .delay 1 (1,1,1) L_0x8985124c0/d;
L_0x898512530/d .functor NAND 1, L_0x89850e440, L_0x89850e580, C4<1>, C4<1>;
L_0x898512530 .delay 1 (1,1,1) L_0x898512530/d;
L_0x8985125a0/d .functor NAND 1, L_0x89850e4e0, L_0x89850e580, C4<1>, C4<1>;
L_0x8985125a0 .delay 1 (1,1,1) L_0x8985125a0/d;
L_0x898512610/d .functor NAND 1, L_0x8985124c0, L_0x898512530, L_0x8985125a0, C4<1>;
L_0x898512610 .delay 1 (1,1,1) L_0x898512610/d;
v0x898badc20_0 .net "Cin", 0 0, L_0x89850e580;  1 drivers
v0x898badcc0_0 .net "Cout", 0 0, L_0x898512610;  1 drivers
v0x898badd60_0 .net "P", 0 0, L_0x8985123e0;  1 drivers
v0x898bade00_0 .net "S", 0 0, L_0x898512450;  1 drivers
v0x898badea0_0 .net "a", 0 0, L_0x89850e440;  1 drivers
v0x898badf40_0 .net "b", 0 0, L_0x89850e4e0;  1 drivers
v0x898badfe0_0 .net "naCin", 0 0, L_0x898512530;  1 drivers
v0x898bae080_0 .net "nab", 0 0, L_0x8985124c0;  1 drivers
v0x898bae120_0 .net "nbCin", 0 0, L_0x8985125a0;  1 drivers
S_0x898ba9200 .scope generate, "adder[12]" "adder[12]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90a00 .param/l "i" 1 6 21, +C4<01100>;
S_0x898ba9380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ba9200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6ac80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6acc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898512680/d .functor XOR 1, L_0x89850e620, L_0x89850e6c0, C4<0>, C4<0>;
L_0x898512680 .delay 1 (1,1,1) L_0x898512680/d;
L_0x8985126f0/d .functor XOR 1, L_0x898512680, L_0x89850e760, C4<0>, C4<0>;
L_0x8985126f0 .delay 1 (1,1,1) L_0x8985126f0/d;
L_0x898512760/d .functor NAND 1, L_0x89850e620, L_0x89850e6c0, C4<1>, C4<1>;
L_0x898512760 .delay 1 (1,1,1) L_0x898512760/d;
L_0x8985127d0/d .functor NAND 1, L_0x89850e620, L_0x89850e760, C4<1>, C4<1>;
L_0x8985127d0 .delay 1 (1,1,1) L_0x8985127d0/d;
L_0x898512840/d .functor NAND 1, L_0x89850e6c0, L_0x89850e760, C4<1>, C4<1>;
L_0x898512840 .delay 1 (1,1,1) L_0x898512840/d;
L_0x8985128b0/d .functor NAND 1, L_0x898512760, L_0x8985127d0, L_0x898512840, C4<1>;
L_0x8985128b0 .delay 1 (1,1,1) L_0x8985128b0/d;
v0x898bae1c0_0 .net "Cin", 0 0, L_0x89850e760;  1 drivers
v0x898bae260_0 .net "Cout", 0 0, L_0x8985128b0;  1 drivers
v0x898bae300_0 .net "P", 0 0, L_0x898512680;  1 drivers
v0x898bae3a0_0 .net "S", 0 0, L_0x8985126f0;  1 drivers
v0x898bae440_0 .net "a", 0 0, L_0x89850e620;  1 drivers
v0x898bae4e0_0 .net "b", 0 0, L_0x89850e6c0;  1 drivers
v0x898bae580_0 .net "naCin", 0 0, L_0x8985127d0;  1 drivers
v0x898bae620_0 .net "nab", 0 0, L_0x898512760;  1 drivers
v0x898bae6c0_0 .net "nbCin", 0 0, L_0x898512840;  1 drivers
S_0x898ba9500 .scope generate, "adder[13]" "adder[13]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90a40 .param/l "i" 1 6 21, +C4<01101>;
S_0x898ba9680 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ba9500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6ad00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6ad40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898512920/d .functor XOR 1, L_0x89850e800, L_0x89850e8a0, C4<0>, C4<0>;
L_0x898512920 .delay 1 (1,1,1) L_0x898512920/d;
L_0x898512990/d .functor XOR 1, L_0x898512920, L_0x89850e940, C4<0>, C4<0>;
L_0x898512990 .delay 1 (1,1,1) L_0x898512990/d;
L_0x898512a00/d .functor NAND 1, L_0x89850e800, L_0x89850e8a0, C4<1>, C4<1>;
L_0x898512a00 .delay 1 (1,1,1) L_0x898512a00/d;
L_0x898512a70/d .functor NAND 1, L_0x89850e800, L_0x89850e940, C4<1>, C4<1>;
L_0x898512a70 .delay 1 (1,1,1) L_0x898512a70/d;
L_0x898512ae0/d .functor NAND 1, L_0x89850e8a0, L_0x89850e940, C4<1>, C4<1>;
L_0x898512ae0 .delay 1 (1,1,1) L_0x898512ae0/d;
L_0x898512b50/d .functor NAND 1, L_0x898512a00, L_0x898512a70, L_0x898512ae0, C4<1>;
L_0x898512b50 .delay 1 (1,1,1) L_0x898512b50/d;
v0x898bae760_0 .net "Cin", 0 0, L_0x89850e940;  1 drivers
v0x898bae800_0 .net "Cout", 0 0, L_0x898512b50;  1 drivers
v0x898bae8a0_0 .net "P", 0 0, L_0x898512920;  1 drivers
v0x898bae940_0 .net "S", 0 0, L_0x898512990;  1 drivers
v0x898bae9e0_0 .net "a", 0 0, L_0x89850e800;  1 drivers
v0x898baea80_0 .net "b", 0 0, L_0x89850e8a0;  1 drivers
v0x898baeb20_0 .net "naCin", 0 0, L_0x898512a70;  1 drivers
v0x898baebc0_0 .net "nab", 0 0, L_0x898512a00;  1 drivers
v0x898baec60_0 .net "nbCin", 0 0, L_0x898512ae0;  1 drivers
S_0x898ba9800 .scope generate, "adder[14]" "adder[14]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90a80 .param/l "i" 1 6 21, +C4<01110>;
S_0x898ba9980 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ba9800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6ad80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6adc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898512bc0/d .functor XOR 1, L_0x89850e9e0, L_0x89850ea80, C4<0>, C4<0>;
L_0x898512bc0 .delay 1 (1,1,1) L_0x898512bc0/d;
L_0x898512c30/d .functor XOR 1, L_0x898512bc0, L_0x89850eb20, C4<0>, C4<0>;
L_0x898512c30 .delay 1 (1,1,1) L_0x898512c30/d;
L_0x898512ca0/d .functor NAND 1, L_0x89850e9e0, L_0x89850ea80, C4<1>, C4<1>;
L_0x898512ca0 .delay 1 (1,1,1) L_0x898512ca0/d;
L_0x898512d10/d .functor NAND 1, L_0x89850e9e0, L_0x89850eb20, C4<1>, C4<1>;
L_0x898512d10 .delay 1 (1,1,1) L_0x898512d10/d;
L_0x898512d80/d .functor NAND 1, L_0x89850ea80, L_0x89850eb20, C4<1>, C4<1>;
L_0x898512d80 .delay 1 (1,1,1) L_0x898512d80/d;
L_0x898512df0/d .functor NAND 1, L_0x898512ca0, L_0x898512d10, L_0x898512d80, C4<1>;
L_0x898512df0 .delay 1 (1,1,1) L_0x898512df0/d;
v0x898baed00_0 .net "Cin", 0 0, L_0x89850eb20;  1 drivers
v0x898baeda0_0 .net "Cout", 0 0, L_0x898512df0;  1 drivers
v0x898baee40_0 .net "P", 0 0, L_0x898512bc0;  1 drivers
v0x898baeee0_0 .net "S", 0 0, L_0x898512c30;  1 drivers
v0x898baef80_0 .net "a", 0 0, L_0x89850e9e0;  1 drivers
v0x898baf020_0 .net "b", 0 0, L_0x89850ea80;  1 drivers
v0x898baf0c0_0 .net "naCin", 0 0, L_0x898512d10;  1 drivers
v0x898baf160_0 .net "nab", 0 0, L_0x898512ca0;  1 drivers
v0x898baf200_0 .net "nbCin", 0 0, L_0x898512d80;  1 drivers
S_0x898ba9b00 .scope generate, "adder[15]" "adder[15]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90ac0 .param/l "i" 1 6 21, +C4<01111>;
S_0x898ba9c80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ba9b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6ae00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6ae40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898512e60/d .functor XOR 1, L_0x89850ebc0, L_0x89850ec60, C4<0>, C4<0>;
L_0x898512e60 .delay 1 (1,1,1) L_0x898512e60/d;
L_0x898512ed0/d .functor XOR 1, L_0x898512e60, L_0x89850ed00, C4<0>, C4<0>;
L_0x898512ed0 .delay 1 (1,1,1) L_0x898512ed0/d;
L_0x898512f40/d .functor NAND 1, L_0x89850ebc0, L_0x89850ec60, C4<1>, C4<1>;
L_0x898512f40 .delay 1 (1,1,1) L_0x898512f40/d;
L_0x898512fb0/d .functor NAND 1, L_0x89850ebc0, L_0x89850ed00, C4<1>, C4<1>;
L_0x898512fb0 .delay 1 (1,1,1) L_0x898512fb0/d;
L_0x898513020/d .functor NAND 1, L_0x89850ec60, L_0x89850ed00, C4<1>, C4<1>;
L_0x898513020 .delay 1 (1,1,1) L_0x898513020/d;
L_0x898513090/d .functor NAND 1, L_0x898512f40, L_0x898512fb0, L_0x898513020, C4<1>;
L_0x898513090 .delay 1 (1,1,1) L_0x898513090/d;
v0x898baf2a0_0 .net "Cin", 0 0, L_0x89850ed00;  1 drivers
v0x898baf340_0 .net "Cout", 0 0, L_0x898513090;  1 drivers
v0x898baf3e0_0 .net "P", 0 0, L_0x898512e60;  1 drivers
v0x898baf480_0 .net "S", 0 0, L_0x898512ed0;  1 drivers
v0x898baf520_0 .net "a", 0 0, L_0x89850ebc0;  1 drivers
v0x898baf5c0_0 .net "b", 0 0, L_0x89850ec60;  1 drivers
v0x898baf660_0 .net "naCin", 0 0, L_0x898512fb0;  1 drivers
v0x898baf700_0 .net "nab", 0 0, L_0x898512f40;  1 drivers
v0x898baf7a0_0 .net "nbCin", 0 0, L_0x898513020;  1 drivers
S_0x898ba9e00 .scope generate, "adder[16]" "adder[16]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90b00 .param/l "i" 1 6 21, +C4<010000>;
S_0x898ba9f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898ba9e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6ae80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6aec0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898513100/d .functor XOR 1, L_0x89850eda0, L_0x89850ee40, C4<0>, C4<0>;
L_0x898513100 .delay 1 (1,1,1) L_0x898513100/d;
L_0x898513170/d .functor XOR 1, L_0x898513100, L_0x89850eee0, C4<0>, C4<0>;
L_0x898513170 .delay 1 (1,1,1) L_0x898513170/d;
L_0x8985131e0/d .functor NAND 1, L_0x89850eda0, L_0x89850ee40, C4<1>, C4<1>;
L_0x8985131e0 .delay 1 (1,1,1) L_0x8985131e0/d;
L_0x898513250/d .functor NAND 1, L_0x89850eda0, L_0x89850eee0, C4<1>, C4<1>;
L_0x898513250 .delay 1 (1,1,1) L_0x898513250/d;
L_0x8985132c0/d .functor NAND 1, L_0x89850ee40, L_0x89850eee0, C4<1>, C4<1>;
L_0x8985132c0 .delay 1 (1,1,1) L_0x8985132c0/d;
L_0x898513330/d .functor NAND 1, L_0x8985131e0, L_0x898513250, L_0x8985132c0, C4<1>;
L_0x898513330 .delay 1 (1,1,1) L_0x898513330/d;
v0x898baf840_0 .net "Cin", 0 0, L_0x89850eee0;  1 drivers
v0x898baf8e0_0 .net "Cout", 0 0, L_0x898513330;  1 drivers
v0x898baf980_0 .net "P", 0 0, L_0x898513100;  1 drivers
v0x898bafa20_0 .net "S", 0 0, L_0x898513170;  1 drivers
v0x898bafac0_0 .net "a", 0 0, L_0x89850eda0;  1 drivers
v0x898bafb60_0 .net "b", 0 0, L_0x89850ee40;  1 drivers
v0x898bafc00_0 .net "naCin", 0 0, L_0x898513250;  1 drivers
v0x898bafca0_0 .net "nab", 0 0, L_0x8985131e0;  1 drivers
v0x898bafd40_0 .net "nbCin", 0 0, L_0x8985132c0;  1 drivers
S_0x898baa100 .scope generate, "adder[17]" "adder[17]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90b40 .param/l "i" 1 6 21, +C4<010001>;
S_0x898baa280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898baa100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6aa80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6aac0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985133a0/d .functor XOR 1, L_0x89850ef80, L_0x89850f020, C4<0>, C4<0>;
L_0x8985133a0 .delay 1 (1,1,1) L_0x8985133a0/d;
L_0x898513410/d .functor XOR 1, L_0x8985133a0, L_0x89850f0c0, C4<0>, C4<0>;
L_0x898513410 .delay 1 (1,1,1) L_0x898513410/d;
L_0x898513480/d .functor NAND 1, L_0x89850ef80, L_0x89850f020, C4<1>, C4<1>;
L_0x898513480 .delay 1 (1,1,1) L_0x898513480/d;
L_0x8985134f0/d .functor NAND 1, L_0x89850ef80, L_0x89850f0c0, C4<1>, C4<1>;
L_0x8985134f0 .delay 1 (1,1,1) L_0x8985134f0/d;
L_0x898513560/d .functor NAND 1, L_0x89850f020, L_0x89850f0c0, C4<1>, C4<1>;
L_0x898513560 .delay 1 (1,1,1) L_0x898513560/d;
L_0x8985135d0/d .functor NAND 1, L_0x898513480, L_0x8985134f0, L_0x898513560, C4<1>;
L_0x8985135d0 .delay 1 (1,1,1) L_0x8985135d0/d;
v0x898bafde0_0 .net "Cin", 0 0, L_0x89850f0c0;  1 drivers
v0x898bafe80_0 .net "Cout", 0 0, L_0x8985135d0;  1 drivers
v0x898baff20_0 .net "P", 0 0, L_0x8985133a0;  1 drivers
v0x898bb0000_0 .net "S", 0 0, L_0x898513410;  1 drivers
v0x898bb00a0_0 .net "a", 0 0, L_0x89850ef80;  1 drivers
v0x898bb0140_0 .net "b", 0 0, L_0x89850f020;  1 drivers
v0x898bb01e0_0 .net "naCin", 0 0, L_0x8985134f0;  1 drivers
v0x898bb0280_0 .net "nab", 0 0, L_0x898513480;  1 drivers
v0x898bb0320_0 .net "nbCin", 0 0, L_0x898513560;  1 drivers
S_0x898baa400 .scope generate, "adder[18]" "adder[18]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90b80 .param/l "i" 1 6 21, +C4<010010>;
S_0x898baa580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898baa400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6af00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6af40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898513640/d .functor XOR 1, L_0x89850f160, L_0x89850f200, C4<0>, C4<0>;
L_0x898513640 .delay 1 (1,1,1) L_0x898513640/d;
L_0x8985136b0/d .functor XOR 1, L_0x898513640, L_0x89850f2a0, C4<0>, C4<0>;
L_0x8985136b0 .delay 1 (1,1,1) L_0x8985136b0/d;
L_0x898513720/d .functor NAND 1, L_0x89850f160, L_0x89850f200, C4<1>, C4<1>;
L_0x898513720 .delay 1 (1,1,1) L_0x898513720/d;
L_0x898513790/d .functor NAND 1, L_0x89850f160, L_0x89850f2a0, C4<1>, C4<1>;
L_0x898513790 .delay 1 (1,1,1) L_0x898513790/d;
L_0x898513800/d .functor NAND 1, L_0x89850f200, L_0x89850f2a0, C4<1>, C4<1>;
L_0x898513800 .delay 1 (1,1,1) L_0x898513800/d;
L_0x898513870/d .functor NAND 1, L_0x898513720, L_0x898513790, L_0x898513800, C4<1>;
L_0x898513870 .delay 1 (1,1,1) L_0x898513870/d;
v0x898bb03c0_0 .net "Cin", 0 0, L_0x89850f2a0;  1 drivers
v0x898bb0460_0 .net "Cout", 0 0, L_0x898513870;  1 drivers
v0x898bb0500_0 .net "P", 0 0, L_0x898513640;  1 drivers
v0x898bb05a0_0 .net "S", 0 0, L_0x8985136b0;  1 drivers
v0x898bb0640_0 .net "a", 0 0, L_0x89850f160;  1 drivers
v0x898bb06e0_0 .net "b", 0 0, L_0x89850f200;  1 drivers
v0x898bb0780_0 .net "naCin", 0 0, L_0x898513790;  1 drivers
v0x898bb0820_0 .net "nab", 0 0, L_0x898513720;  1 drivers
v0x898bb08c0_0 .net "nbCin", 0 0, L_0x898513800;  1 drivers
S_0x898baa700 .scope generate, "adder[19]" "adder[19]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90bc0 .param/l "i" 1 6 21, +C4<010011>;
S_0x898baa880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898baa700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6af80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6afc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985138e0/d .functor XOR 1, L_0x89850f340, L_0x89850f3e0, C4<0>, C4<0>;
L_0x8985138e0 .delay 1 (1,1,1) L_0x8985138e0/d;
L_0x898513950/d .functor XOR 1, L_0x8985138e0, L_0x89850f480, C4<0>, C4<0>;
L_0x898513950 .delay 1 (1,1,1) L_0x898513950/d;
L_0x8985139c0/d .functor NAND 1, L_0x89850f340, L_0x89850f3e0, C4<1>, C4<1>;
L_0x8985139c0 .delay 1 (1,1,1) L_0x8985139c0/d;
L_0x898513a30/d .functor NAND 1, L_0x89850f340, L_0x89850f480, C4<1>, C4<1>;
L_0x898513a30 .delay 1 (1,1,1) L_0x898513a30/d;
L_0x898513aa0/d .functor NAND 1, L_0x89850f3e0, L_0x89850f480, C4<1>, C4<1>;
L_0x898513aa0 .delay 1 (1,1,1) L_0x898513aa0/d;
L_0x898513b10/d .functor NAND 1, L_0x8985139c0, L_0x898513a30, L_0x898513aa0, C4<1>;
L_0x898513b10 .delay 1 (1,1,1) L_0x898513b10/d;
v0x898bb0960_0 .net "Cin", 0 0, L_0x89850f480;  1 drivers
v0x898bb0a00_0 .net "Cout", 0 0, L_0x898513b10;  1 drivers
v0x898bb0aa0_0 .net "P", 0 0, L_0x8985138e0;  1 drivers
v0x898bb0b40_0 .net "S", 0 0, L_0x898513950;  1 drivers
v0x898bb0be0_0 .net "a", 0 0, L_0x89850f340;  1 drivers
v0x898bb0c80_0 .net "b", 0 0, L_0x89850f3e0;  1 drivers
v0x898bb0d20_0 .net "naCin", 0 0, L_0x898513a30;  1 drivers
v0x898bb0dc0_0 .net "nab", 0 0, L_0x8985139c0;  1 drivers
v0x898bb0e60_0 .net "nbCin", 0 0, L_0x898513aa0;  1 drivers
S_0x898baaa00 .scope generate, "adder[20]" "adder[20]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90c00 .param/l "i" 1 6 21, +C4<010100>;
S_0x898baab80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898baaa00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6b000 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6b040 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898513b80/d .functor XOR 1, L_0x89850f520, L_0x89850f5c0, C4<0>, C4<0>;
L_0x898513b80 .delay 1 (1,1,1) L_0x898513b80/d;
L_0x898513bf0/d .functor XOR 1, L_0x898513b80, L_0x89850f660, C4<0>, C4<0>;
L_0x898513bf0 .delay 1 (1,1,1) L_0x898513bf0/d;
L_0x898513c60/d .functor NAND 1, L_0x89850f520, L_0x89850f5c0, C4<1>, C4<1>;
L_0x898513c60 .delay 1 (1,1,1) L_0x898513c60/d;
L_0x898513cd0/d .functor NAND 1, L_0x89850f520, L_0x89850f660, C4<1>, C4<1>;
L_0x898513cd0 .delay 1 (1,1,1) L_0x898513cd0/d;
L_0x898513d40/d .functor NAND 1, L_0x89850f5c0, L_0x89850f660, C4<1>, C4<1>;
L_0x898513d40 .delay 1 (1,1,1) L_0x898513d40/d;
L_0x898513db0/d .functor NAND 1, L_0x898513c60, L_0x898513cd0, L_0x898513d40, C4<1>;
L_0x898513db0 .delay 1 (1,1,1) L_0x898513db0/d;
v0x898bb0f00_0 .net "Cin", 0 0, L_0x89850f660;  1 drivers
v0x898bb0fa0_0 .net "Cout", 0 0, L_0x898513db0;  1 drivers
v0x898bb1040_0 .net "P", 0 0, L_0x898513b80;  1 drivers
v0x898bb10e0_0 .net "S", 0 0, L_0x898513bf0;  1 drivers
v0x898bb1180_0 .net "a", 0 0, L_0x89850f520;  1 drivers
v0x898bb1220_0 .net "b", 0 0, L_0x89850f5c0;  1 drivers
v0x898bb12c0_0 .net "naCin", 0 0, L_0x898513cd0;  1 drivers
v0x898bb1360_0 .net "nab", 0 0, L_0x898513c60;  1 drivers
v0x898bb1400_0 .net "nbCin", 0 0, L_0x898513d40;  1 drivers
S_0x898baad00 .scope generate, "adder[21]" "adder[21]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90c40 .param/l "i" 1 6 21, +C4<010101>;
S_0x898baae80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898baad00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6b080 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6b0c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898513e20/d .functor XOR 1, L_0x89850f700, L_0x89850f7a0, C4<0>, C4<0>;
L_0x898513e20 .delay 1 (1,1,1) L_0x898513e20/d;
L_0x898513e90/d .functor XOR 1, L_0x898513e20, L_0x89850f840, C4<0>, C4<0>;
L_0x898513e90 .delay 1 (1,1,1) L_0x898513e90/d;
L_0x898513f00/d .functor NAND 1, L_0x89850f700, L_0x89850f7a0, C4<1>, C4<1>;
L_0x898513f00 .delay 1 (1,1,1) L_0x898513f00/d;
L_0x898513f70/d .functor NAND 1, L_0x89850f700, L_0x89850f840, C4<1>, C4<1>;
L_0x898513f70 .delay 1 (1,1,1) L_0x898513f70/d;
L_0x898518000/d .functor NAND 1, L_0x89850f7a0, L_0x89850f840, C4<1>, C4<1>;
L_0x898518000 .delay 1 (1,1,1) L_0x898518000/d;
L_0x898518070/d .functor NAND 1, L_0x898513f00, L_0x898513f70, L_0x898518000, C4<1>;
L_0x898518070 .delay 1 (1,1,1) L_0x898518070/d;
v0x898bb14a0_0 .net "Cin", 0 0, L_0x89850f840;  1 drivers
v0x898bb1540_0 .net "Cout", 0 0, L_0x898518070;  1 drivers
v0x898bb15e0_0 .net "P", 0 0, L_0x898513e20;  1 drivers
v0x898bb1680_0 .net "S", 0 0, L_0x898513e90;  1 drivers
v0x898bb1720_0 .net "a", 0 0, L_0x89850f700;  1 drivers
v0x898bb17c0_0 .net "b", 0 0, L_0x89850f7a0;  1 drivers
v0x898bb1860_0 .net "naCin", 0 0, L_0x898513f70;  1 drivers
v0x898bb1900_0 .net "nab", 0 0, L_0x898513f00;  1 drivers
v0x898bb19a0_0 .net "nbCin", 0 0, L_0x898518000;  1 drivers
S_0x898bab000 .scope generate, "adder[22]" "adder[22]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90c80 .param/l "i" 1 6 21, +C4<010110>;
S_0x898bab180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bab000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6b100 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6b140 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985180e0/d .functor XOR 1, L_0x89850f8e0, L_0x89850f980, C4<0>, C4<0>;
L_0x8985180e0 .delay 1 (1,1,1) L_0x8985180e0/d;
L_0x898518150/d .functor XOR 1, L_0x8985180e0, L_0x89850fa20, C4<0>, C4<0>;
L_0x898518150 .delay 1 (1,1,1) L_0x898518150/d;
L_0x8985181c0/d .functor NAND 1, L_0x89850f8e0, L_0x89850f980, C4<1>, C4<1>;
L_0x8985181c0 .delay 1 (1,1,1) L_0x8985181c0/d;
L_0x898518230/d .functor NAND 1, L_0x89850f8e0, L_0x89850fa20, C4<1>, C4<1>;
L_0x898518230 .delay 1 (1,1,1) L_0x898518230/d;
L_0x8985182a0/d .functor NAND 1, L_0x89850f980, L_0x89850fa20, C4<1>, C4<1>;
L_0x8985182a0 .delay 1 (1,1,1) L_0x8985182a0/d;
L_0x898518310/d .functor NAND 1, L_0x8985181c0, L_0x898518230, L_0x8985182a0, C4<1>;
L_0x898518310 .delay 1 (1,1,1) L_0x898518310/d;
v0x898bb1a40_0 .net "Cin", 0 0, L_0x89850fa20;  1 drivers
v0x898bb1ae0_0 .net "Cout", 0 0, L_0x898518310;  1 drivers
v0x898bb1b80_0 .net "P", 0 0, L_0x8985180e0;  1 drivers
v0x898bb1c20_0 .net "S", 0 0, L_0x898518150;  1 drivers
v0x898bb1cc0_0 .net "a", 0 0, L_0x89850f8e0;  1 drivers
v0x898bb1d60_0 .net "b", 0 0, L_0x89850f980;  1 drivers
v0x898bb1e00_0 .net "naCin", 0 0, L_0x898518230;  1 drivers
v0x898bb1ea0_0 .net "nab", 0 0, L_0x8985181c0;  1 drivers
v0x898bb1f40_0 .net "nbCin", 0 0, L_0x8985182a0;  1 drivers
S_0x898bab300 .scope generate, "adder[23]" "adder[23]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90cc0 .param/l "i" 1 6 21, +C4<010111>;
S_0x898bab480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bab300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6b180 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6b1c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898518380/d .functor XOR 1, L_0x89850fac0, L_0x89850fb60, C4<0>, C4<0>;
L_0x898518380 .delay 1 (1,1,1) L_0x898518380/d;
L_0x8985183f0/d .functor XOR 1, L_0x898518380, L_0x89850fc00, C4<0>, C4<0>;
L_0x8985183f0 .delay 1 (1,1,1) L_0x8985183f0/d;
L_0x898518460/d .functor NAND 1, L_0x89850fac0, L_0x89850fb60, C4<1>, C4<1>;
L_0x898518460 .delay 1 (1,1,1) L_0x898518460/d;
L_0x8985184d0/d .functor NAND 1, L_0x89850fac0, L_0x89850fc00, C4<1>, C4<1>;
L_0x8985184d0 .delay 1 (1,1,1) L_0x8985184d0/d;
L_0x898518540/d .functor NAND 1, L_0x89850fb60, L_0x89850fc00, C4<1>, C4<1>;
L_0x898518540 .delay 1 (1,1,1) L_0x898518540/d;
L_0x8985185b0/d .functor NAND 1, L_0x898518460, L_0x8985184d0, L_0x898518540, C4<1>;
L_0x8985185b0 .delay 1 (1,1,1) L_0x8985185b0/d;
v0x898bb1fe0_0 .net "Cin", 0 0, L_0x89850fc00;  1 drivers
v0x898bb2080_0 .net "Cout", 0 0, L_0x8985185b0;  1 drivers
v0x898bb2120_0 .net "P", 0 0, L_0x898518380;  1 drivers
v0x898bb21c0_0 .net "S", 0 0, L_0x8985183f0;  1 drivers
v0x898bb2260_0 .net "a", 0 0, L_0x89850fac0;  1 drivers
v0x898bb2300_0 .net "b", 0 0, L_0x89850fb60;  1 drivers
v0x898bb23a0_0 .net "naCin", 0 0, L_0x8985184d0;  1 drivers
v0x898bb2440_0 .net "nab", 0 0, L_0x898518460;  1 drivers
v0x898bb24e0_0 .net "nbCin", 0 0, L_0x898518540;  1 drivers
S_0x898bab600 .scope generate, "adder[24]" "adder[24]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90d00 .param/l "i" 1 6 21, +C4<011000>;
S_0x898bab780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bab600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6b200 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6b240 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898518620/d .functor XOR 1, L_0x89850fca0, L_0x89850fd40, C4<0>, C4<0>;
L_0x898518620 .delay 1 (1,1,1) L_0x898518620/d;
L_0x898518690/d .functor XOR 1, L_0x898518620, L_0x89850fde0, C4<0>, C4<0>;
L_0x898518690 .delay 1 (1,1,1) L_0x898518690/d;
L_0x898518700/d .functor NAND 1, L_0x89850fca0, L_0x89850fd40, C4<1>, C4<1>;
L_0x898518700 .delay 1 (1,1,1) L_0x898518700/d;
L_0x898518770/d .functor NAND 1, L_0x89850fca0, L_0x89850fde0, C4<1>, C4<1>;
L_0x898518770 .delay 1 (1,1,1) L_0x898518770/d;
L_0x8985187e0/d .functor NAND 1, L_0x89850fd40, L_0x89850fde0, C4<1>, C4<1>;
L_0x8985187e0 .delay 1 (1,1,1) L_0x8985187e0/d;
L_0x898518850/d .functor NAND 1, L_0x898518700, L_0x898518770, L_0x8985187e0, C4<1>;
L_0x898518850 .delay 1 (1,1,1) L_0x898518850/d;
v0x898bb2580_0 .net "Cin", 0 0, L_0x89850fde0;  1 drivers
v0x898bb2620_0 .net "Cout", 0 0, L_0x898518850;  1 drivers
v0x898bb26c0_0 .net "P", 0 0, L_0x898518620;  1 drivers
v0x898bb2760_0 .net "S", 0 0, L_0x898518690;  1 drivers
v0x898bb2800_0 .net "a", 0 0, L_0x89850fca0;  1 drivers
v0x898bb28a0_0 .net "b", 0 0, L_0x89850fd40;  1 drivers
v0x898bb2940_0 .net "naCin", 0 0, L_0x898518770;  1 drivers
v0x898bb29e0_0 .net "nab", 0 0, L_0x898518700;  1 drivers
v0x898bb2a80_0 .net "nbCin", 0 0, L_0x8985187e0;  1 drivers
S_0x898bab900 .scope generate, "adder[25]" "adder[25]" 6 21, 6 21 0, S_0x898b96e80;
 .timescale -9 -9;
P_0x898b90d40 .param/l "i" 1 6 21, +C4<011001>;
S_0x898baba80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bab900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6b280 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6b2c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985188c0/d .functor XOR 1, L_0x89850fe80, L_0x89850ff20, C4<0>, C4<0>;
L_0x8985188c0 .delay 1 (1,1,1) L_0x8985188c0/d;
L_0x898518930/d .functor XOR 1, L_0x8985188c0, L_0x898524000, C4<0>, C4<0>;
L_0x898518930 .delay 1 (1,1,1) L_0x898518930/d;
L_0x8985189a0/d .functor NAND 1, L_0x89850fe80, L_0x89850ff20, C4<1>, C4<1>;
L_0x8985189a0 .delay 1 (1,1,1) L_0x8985189a0/d;
L_0x898518a10/d .functor NAND 1, L_0x89850fe80, L_0x898524000, C4<1>, C4<1>;
L_0x898518a10 .delay 1 (1,1,1) L_0x898518a10/d;
L_0x898518a80/d .functor NAND 1, L_0x89850ff20, L_0x898524000, C4<1>, C4<1>;
L_0x898518a80 .delay 1 (1,1,1) L_0x898518a80/d;
L_0x898518af0/d .functor NAND 1, L_0x8985189a0, L_0x898518a10, L_0x898518a80, C4<1>;
L_0x898518af0 .delay 1 (1,1,1) L_0x898518af0/d;
v0x898bb2b20_0 .net "Cin", 0 0, L_0x898524000;  1 drivers
v0x898bb2bc0_0 .net "Cout", 0 0, L_0x898518af0;  1 drivers
v0x898bb2c60_0 .net "P", 0 0, L_0x8985188c0;  1 drivers
v0x898bb2d00_0 .net "S", 0 0, L_0x898518930;  1 drivers
v0x898bb2da0_0 .net "a", 0 0, L_0x89850fe80;  1 drivers
v0x898bb2e40_0 .net "b", 0 0, L_0x89850ff20;  1 drivers
v0x898bb2ee0_0 .net "naCin", 0 0, L_0x898518a10;  1 drivers
v0x898bb2f80_0 .net "nab", 0 0, L_0x8985189a0;  1 drivers
v0x898bb3020_0 .net "nbCin", 0 0, L_0x898518a80;  1 drivers
S_0x898babc00 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898b96e80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6b300 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6b340 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898518b60/d .functor XOR 1, L_0x8985240a0, L_0x898524140, C4<0>, C4<0>;
L_0x898518b60 .delay 1 (1,1,1) L_0x898518b60/d;
L_0x898518bd0/d .functor XOR 1, L_0x898518b60, v0x898bb4460_0, C4<0>, C4<0>;
L_0x898518bd0 .delay 1 (1,1,1) L_0x898518bd0/d;
L_0x898518c40/d .functor NAND 1, L_0x8985240a0, L_0x898524140, C4<1>, C4<1>;
L_0x898518c40 .delay 1 (1,1,1) L_0x898518c40/d;
L_0x898518cb0/d .functor NAND 1, L_0x8985240a0, v0x898bb4460_0, C4<1>, C4<1>;
L_0x898518cb0 .delay 1 (1,1,1) L_0x898518cb0/d;
L_0x898518d20/d .functor NAND 1, L_0x898524140, v0x898bb4460_0, C4<1>, C4<1>;
L_0x898518d20 .delay 1 (1,1,1) L_0x898518d20/d;
L_0x898518d90/d .functor NAND 1, L_0x898518c40, L_0x898518cb0, L_0x898518d20, C4<1>;
L_0x898518d90 .delay 1 (1,1,1) L_0x898518d90/d;
v0x898bb30c0_0 .net "Cin", 0 0, v0x898bb4460_0;  alias, 1 drivers
v0x898bb3160_0 .net "Cout", 0 0, L_0x898518d90;  1 drivers
v0x898bb3200_0 .net "P", 0 0, L_0x898518b60;  1 drivers
v0x898bb32a0_0 .net "S", 0 0, L_0x898518bd0;  1 drivers
v0x898bb3340_0 .net "a", 0 0, L_0x8985240a0;  1 drivers
v0x898bb33e0_0 .net "b", 0 0, L_0x898524140;  1 drivers
v0x898bb3480_0 .net "naCin", 0 0, L_0x898518cb0;  1 drivers
v0x898bb3520_0 .net "nab", 0 0, L_0x898518c40;  1 drivers
v0x898bb35c0_0 .net "nbCin", 0 0, L_0x898518d20;  1 drivers
S_0x898babd80 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898b96a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 27 "in";
    .port_info 2 /OUTPUT 27 "out";
P_0x898b90680 .param/l "N" 0 8 4, +C4<00000000000000000000000000011011>;
v0x898bb4140_0 .net "clk", 0 0, v0x898bb46e0_0;  alias, 1 drivers
v0x898bb41e0_0 .net "in", 26 0, L_0x8997952c0;  1 drivers
v0x898bb4280_0 .var "out", 26 0;
E_0x899701940 .event posedge, v0x898bb4000_0;
S_0x898bb8000 .scope generate, "WIDTH_TEST[27]" "WIDTH_TEST[27]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898b90fc0 .param/l "w" 1 3 23, +C4<011011>;
v0x898bc7020_0 .var "A", 26 0;
v0x898bc70c0_0 .var "B", 26 0;
v0x898bc7160_0 .var "Cin", 0 0;
v0x898bc7200_0 .net "Cout", 0 0, L_0x898527480;  1 drivers
v0x898bc72a0_0 .net "P", 26 0, L_0x899795400;  1 drivers
v0x898bc7340_0 .net "S", 26 0, L_0x898a7f840;  1 drivers
v0x898bc73e0_0 .var "clk", 0 0;
v0x898bc7480_0 .var "expected_sum", 27 0;
v0x898bc7520_0 .net "out", 27 0, v0x898bc6f80_0;  1 drivers
L_0x899795540 .concat [ 27 1 0 0], L_0x898a7f840, L_0x898527480;
S_0x898bb8180 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898bb8000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 27 "A";
    .port_info 3 /INPUT 27 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 27 "P";
    .port_info 7 /OUTPUT 27 "S";
P_0x898b91000 .param/l "N" 0 4 7, +C4<00000000000000000000000000011011>;
L_0x8985315e0 .functor NOT 1, v0x898bc73e0_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x898531650 .functor AND 1, L_0x8985315e0, L_0x898cbc760, C4<1>, C4<1>;
v0x898bc6800_0 .net "A", 26 0, v0x898bc7020_0;  1 drivers
v0x898bc68a0_0 .net "B", 26 0, v0x898bc70c0_0;  1 drivers
v0x898bc6940_0 .net "Cin", 0 0, v0x898bc7160_0;  1 drivers
v0x898bc69e0_0 .net "Cout", 0 0, L_0x898527480;  alias, 1 drivers
v0x898bc6a80_0 .net "P", 26 0, L_0x899795400;  alias, 1 drivers
v0x898bc6b20_0 .net "RCA_sum", 26 0, L_0x8997954a0;  1 drivers
v0x898bc6bc0_0 .net "S", 26 0, L_0x898a7f840;  alias, 1 drivers
v0x898bc6c60_0 .net *"_ivl_0", 0 0, L_0x8985315e0;  1 drivers
v0x898bc6d00_0 .net "clk", 0 0, v0x898bc73e0_0;  1 drivers
v0x898bc6da0_0 .net "enable", 0 0, L_0x898cbc760;  1 drivers
S_0x898bb8300 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898bb8180;
 .timescale -9 -9;
    .port_info 0 /INPUT 27 "in";
    .port_info 1 /OUTPUT 27 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898b91080 .param/l "N" 0 5 4, +C4<00000000000000000000000000011011>;
o0x898c6c520 .functor BUFZ 27, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898bb48c0_0 name=_ivl_0
v0x898bb4960_0 .net "control", 0 0, L_0x898531650;  1 drivers
v0x898bb4a00_0 .net "in", 26 0, L_0x8997954a0;  alias, 1 drivers
v0x898bb4aa0_0 .net "out", 26 0, L_0x898a7f840;  alias, 1 drivers
L_0x898a7f840 .functor MUXZ 27, o0x898c6c520, L_0x8997954a0, L_0x898531650, C4<>;
S_0x898bb8480 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898bb8180;
 .timescale -9 -9;
    .port_info 0 /INPUT 27 "A";
    .port_info 1 /INPUT 27 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 27 "P";
    .port_info 5 /OUTPUT 27 "S";
P_0x898b910c0 .param/l "N" 0 6 4, +C4<00000000000000000000000000011011>;
v0x898bc63a0_0 .net "A", 26 0, v0x898bc7020_0;  alias, 1 drivers
v0x898bc6440_0 .net "B", 26 0, v0x898bc70c0_0;  alias, 1 drivers
v0x898bc64e0_0 .net "C", 26 0, L_0x899795360;  1 drivers
v0x898bc6580_0 .net "Cin", 0 0, v0x898bc7160_0;  alias, 1 drivers
v0x898bc6620_0 .net "Cout", 0 0, L_0x898527480;  alias, 1 drivers
v0x898bc66c0_0 .net "P", 26 0, L_0x899795400;  alias, 1 drivers
v0x898bc6760_0 .net "S", 26 0, L_0x8997954a0;  alias, 1 drivers
L_0x898524280 .part v0x898bc7020_0, 1, 1;
L_0x898524320 .part v0x898bc70c0_0, 1, 1;
L_0x8985243c0 .part L_0x899795360, 0, 1;
L_0x898524460 .part v0x898bc7020_0, 2, 1;
L_0x898524500 .part v0x898bc70c0_0, 2, 1;
L_0x8985245a0 .part L_0x899795360, 1, 1;
L_0x898524640 .part v0x898bc7020_0, 3, 1;
L_0x8985246e0 .part v0x898bc70c0_0, 3, 1;
L_0x898524780 .part L_0x899795360, 2, 1;
L_0x898524820 .part v0x898bc7020_0, 4, 1;
L_0x8985248c0 .part v0x898bc70c0_0, 4, 1;
L_0x898524960 .part L_0x899795360, 3, 1;
L_0x898524a00 .part v0x898bc7020_0, 5, 1;
L_0x898524aa0 .part v0x898bc70c0_0, 5, 1;
L_0x898524b40 .part L_0x899795360, 4, 1;
L_0x898524be0 .part v0x898bc7020_0, 6, 1;
L_0x898524c80 .part v0x898bc70c0_0, 6, 1;
L_0x898524dc0 .part L_0x899795360, 5, 1;
L_0x898524e60 .part v0x898bc7020_0, 7, 1;
L_0x898524f00 .part v0x898bc70c0_0, 7, 1;
L_0x898524fa0 .part L_0x899795360, 6, 1;
L_0x898524d20 .part v0x898bc7020_0, 8, 1;
L_0x898525040 .part v0x898bc70c0_0, 8, 1;
L_0x8985250e0 .part L_0x899795360, 7, 1;
L_0x898525180 .part v0x898bc7020_0, 9, 1;
L_0x898525220 .part v0x898bc70c0_0, 9, 1;
L_0x8985252c0 .part L_0x899795360, 8, 1;
L_0x898525360 .part v0x898bc7020_0, 10, 1;
L_0x898525400 .part v0x898bc70c0_0, 10, 1;
L_0x8985254a0 .part L_0x899795360, 9, 1;
L_0x898525540 .part v0x898bc7020_0, 11, 1;
L_0x8985255e0 .part v0x898bc70c0_0, 11, 1;
L_0x898525680 .part L_0x899795360, 10, 1;
L_0x898525720 .part v0x898bc7020_0, 12, 1;
L_0x8985257c0 .part v0x898bc70c0_0, 12, 1;
L_0x898525860 .part L_0x899795360, 11, 1;
L_0x898525900 .part v0x898bc7020_0, 13, 1;
L_0x8985259a0 .part v0x898bc70c0_0, 13, 1;
L_0x898525a40 .part L_0x899795360, 12, 1;
L_0x898525ae0 .part v0x898bc7020_0, 14, 1;
L_0x898525b80 .part v0x898bc70c0_0, 14, 1;
L_0x898525c20 .part L_0x899795360, 13, 1;
L_0x898525cc0 .part v0x898bc7020_0, 15, 1;
L_0x898525d60 .part v0x898bc70c0_0, 15, 1;
L_0x898525e00 .part L_0x899795360, 14, 1;
L_0x898525ea0 .part v0x898bc7020_0, 16, 1;
L_0x898525f40 .part v0x898bc70c0_0, 16, 1;
L_0x898525fe0 .part L_0x899795360, 15, 1;
L_0x898526080 .part v0x898bc7020_0, 17, 1;
L_0x898526120 .part v0x898bc70c0_0, 17, 1;
L_0x8985261c0 .part L_0x899795360, 16, 1;
L_0x898526260 .part v0x898bc7020_0, 18, 1;
L_0x898526300 .part v0x898bc70c0_0, 18, 1;
L_0x8985263a0 .part L_0x899795360, 17, 1;
L_0x898526440 .part v0x898bc7020_0, 19, 1;
L_0x8985264e0 .part v0x898bc70c0_0, 19, 1;
L_0x898526580 .part L_0x899795360, 18, 1;
L_0x898526620 .part v0x898bc7020_0, 20, 1;
L_0x8985266c0 .part v0x898bc70c0_0, 20, 1;
L_0x898526760 .part L_0x899795360, 19, 1;
L_0x898526800 .part v0x898bc7020_0, 21, 1;
L_0x8985268a0 .part v0x898bc70c0_0, 21, 1;
L_0x898526940 .part L_0x899795360, 20, 1;
L_0x8985269e0 .part v0x898bc7020_0, 22, 1;
L_0x898526a80 .part v0x898bc70c0_0, 22, 1;
L_0x898526b20 .part L_0x899795360, 21, 1;
L_0x898526bc0 .part v0x898bc7020_0, 23, 1;
L_0x898526c60 .part v0x898bc70c0_0, 23, 1;
L_0x898526d00 .part L_0x899795360, 22, 1;
L_0x898526da0 .part v0x898bc7020_0, 24, 1;
L_0x898526e40 .part v0x898bc70c0_0, 24, 1;
L_0x898526ee0 .part L_0x899795360, 23, 1;
L_0x898526f80 .part v0x898bc7020_0, 25, 1;
L_0x898527020 .part v0x898bc70c0_0, 25, 1;
L_0x8985270c0 .part L_0x899795360, 24, 1;
L_0x898527160 .part v0x898bc7020_0, 26, 1;
L_0x898527200 .part v0x898bc70c0_0, 26, 1;
L_0x8985272a0 .part L_0x899795360, 25, 1;
L_0x898527340 .part v0x898bc7020_0, 0, 1;
L_0x8985273e0 .part v0x898bc70c0_0, 0, 1;
LS_0x899795360_0_0 .concat8 [ 1 1 1 1], L_0x898531570, L_0x898519110, L_0x8985193b0, L_0x898519650;
LS_0x899795360_0_4 .concat8 [ 1 1 1 1], L_0x8985198f0, L_0x898519b90, L_0x898519e30, L_0x89851a0d0;
LS_0x899795360_0_8 .concat8 [ 1 1 1 1], L_0x89851a370, L_0x89851a610, L_0x89851a8b0, L_0x89851ab50;
LS_0x899795360_0_12 .concat8 [ 1 1 1 1], L_0x89851adf0, L_0x89851b090, L_0x89851b330, L_0x89851b5d0;
LS_0x899795360_0_16 .concat8 [ 1 1 1 1], L_0x89851b870, L_0x89851bb10, L_0x89851bdb0, L_0x898530070;
LS_0x899795360_0_20 .concat8 [ 1 1 1 1], L_0x898530310, L_0x8985305b0, L_0x898530850, L_0x898530af0;
LS_0x899795360_0_24 .concat8 [ 1 1 1 0], L_0x898530d90, L_0x898531030, L_0x8985312d0;
LS_0x899795360_1_0 .concat8 [ 4 4 4 4], LS_0x899795360_0_0, LS_0x899795360_0_4, LS_0x899795360_0_8, LS_0x899795360_0_12;
LS_0x899795360_1_4 .concat8 [ 4 4 3 0], LS_0x899795360_0_16, LS_0x899795360_0_20, LS_0x899795360_0_24;
L_0x899795360 .concat8 [ 16 11 0 0], LS_0x899795360_1_0, LS_0x899795360_1_4;
LS_0x899795400_0_0 .concat8 [ 1 1 1 1], L_0x898531340, L_0x898518ee0, L_0x898519180, L_0x898519420;
LS_0x899795400_0_4 .concat8 [ 1 1 1 1], L_0x8985196c0, L_0x898519960, L_0x898519c00, L_0x898519ea0;
LS_0x899795400_0_8 .concat8 [ 1 1 1 1], L_0x89851a140, L_0x89851a3e0, L_0x89851a680, L_0x89851a920;
LS_0x899795400_0_12 .concat8 [ 1 1 1 1], L_0x89851abc0, L_0x89851ae60, L_0x89851b100, L_0x89851b3a0;
LS_0x899795400_0_16 .concat8 [ 1 1 1 1], L_0x89851b640, L_0x89851b8e0, L_0x89851bb80, L_0x89851be20;
LS_0x899795400_0_20 .concat8 [ 1 1 1 1], L_0x8985300e0, L_0x898530380, L_0x898530620, L_0x8985308c0;
LS_0x899795400_0_24 .concat8 [ 1 1 1 0], L_0x898530b60, L_0x898530e00, L_0x8985310a0;
LS_0x899795400_1_0 .concat8 [ 4 4 4 4], LS_0x899795400_0_0, LS_0x899795400_0_4, LS_0x899795400_0_8, LS_0x899795400_0_12;
LS_0x899795400_1_4 .concat8 [ 4 4 3 0], LS_0x899795400_0_16, LS_0x899795400_0_20, LS_0x899795400_0_24;
L_0x899795400 .concat8 [ 16 11 0 0], LS_0x899795400_1_0, LS_0x899795400_1_4;
LS_0x8997954a0_0_0 .concat8 [ 1 1 1 1], L_0x8985313b0, L_0x898518f50, L_0x8985191f0, L_0x898519490;
LS_0x8997954a0_0_4 .concat8 [ 1 1 1 1], L_0x898519730, L_0x8985199d0, L_0x898519c70, L_0x898519f10;
LS_0x8997954a0_0_8 .concat8 [ 1 1 1 1], L_0x89851a1b0, L_0x89851a450, L_0x89851a6f0, L_0x89851a990;
LS_0x8997954a0_0_12 .concat8 [ 1 1 1 1], L_0x89851ac30, L_0x89851aed0, L_0x89851b170, L_0x89851b410;
LS_0x8997954a0_0_16 .concat8 [ 1 1 1 1], L_0x89851b6b0, L_0x89851b950, L_0x89851bbf0, L_0x89851be90;
LS_0x8997954a0_0_20 .concat8 [ 1 1 1 1], L_0x898530150, L_0x8985303f0, L_0x898530690, L_0x898530930;
LS_0x8997954a0_0_24 .concat8 [ 1 1 1 0], L_0x898530bd0, L_0x898530e70, L_0x898531110;
LS_0x8997954a0_1_0 .concat8 [ 4 4 4 4], LS_0x8997954a0_0_0, LS_0x8997954a0_0_4, LS_0x8997954a0_0_8, LS_0x8997954a0_0_12;
LS_0x8997954a0_1_4 .concat8 [ 4 4 3 0], LS_0x8997954a0_0_16, LS_0x8997954a0_0_20, LS_0x8997954a0_0_24;
L_0x8997954a0 .concat8 [ 16 11 0 0], LS_0x8997954a0_1_0, LS_0x8997954a0_1_4;
L_0x898527480 .part L_0x899795360, 26, 1;
S_0x898bb8600 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b91100 .param/l "i" 1 6 21, +C4<01>;
S_0x898bb8780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bb8600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6b380 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6b3c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898518ee0/d .functor XOR 1, L_0x898524280, L_0x898524320, C4<0>, C4<0>;
L_0x898518ee0 .delay 1 (1,1,1) L_0x898518ee0/d;
L_0x898518f50/d .functor XOR 1, L_0x898518ee0, L_0x8985243c0, C4<0>, C4<0>;
L_0x898518f50 .delay 1 (1,1,1) L_0x898518f50/d;
L_0x898518fc0/d .functor NAND 1, L_0x898524280, L_0x898524320, C4<1>, C4<1>;
L_0x898518fc0 .delay 1 (1,1,1) L_0x898518fc0/d;
L_0x898519030/d .functor NAND 1, L_0x898524280, L_0x8985243c0, C4<1>, C4<1>;
L_0x898519030 .delay 1 (1,1,1) L_0x898519030/d;
L_0x8985190a0/d .functor NAND 1, L_0x898524320, L_0x8985243c0, C4<1>, C4<1>;
L_0x8985190a0 .delay 1 (1,1,1) L_0x8985190a0/d;
L_0x898519110/d .functor NAND 1, L_0x898518fc0, L_0x898519030, L_0x8985190a0, C4<1>;
L_0x898519110 .delay 1 (1,1,1) L_0x898519110/d;
v0x898bb4b40_0 .net "Cin", 0 0, L_0x8985243c0;  1 drivers
v0x898bb4be0_0 .net "Cout", 0 0, L_0x898519110;  1 drivers
v0x898bb4c80_0 .net "P", 0 0, L_0x898518ee0;  1 drivers
v0x898bb4d20_0 .net "S", 0 0, L_0x898518f50;  1 drivers
v0x898bb4dc0_0 .net "a", 0 0, L_0x898524280;  1 drivers
v0x898bb4e60_0 .net "b", 0 0, L_0x898524320;  1 drivers
v0x898bb4f00_0 .net "naCin", 0 0, L_0x898519030;  1 drivers
v0x898bb4fa0_0 .net "nab", 0 0, L_0x898518fc0;  1 drivers
v0x898bb5040_0 .net "nbCin", 0 0, L_0x8985190a0;  1 drivers
S_0x898bb8900 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b91140 .param/l "i" 1 6 21, +C4<010>;
S_0x898bb8a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bb8900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6b400 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6b440 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898519180/d .functor XOR 1, L_0x898524460, L_0x898524500, C4<0>, C4<0>;
L_0x898519180 .delay 1 (1,1,1) L_0x898519180/d;
L_0x8985191f0/d .functor XOR 1, L_0x898519180, L_0x8985245a0, C4<0>, C4<0>;
L_0x8985191f0 .delay 1 (1,1,1) L_0x8985191f0/d;
L_0x898519260/d .functor NAND 1, L_0x898524460, L_0x898524500, C4<1>, C4<1>;
L_0x898519260 .delay 1 (1,1,1) L_0x898519260/d;
L_0x8985192d0/d .functor NAND 1, L_0x898524460, L_0x8985245a0, C4<1>, C4<1>;
L_0x8985192d0 .delay 1 (1,1,1) L_0x8985192d0/d;
L_0x898519340/d .functor NAND 1, L_0x898524500, L_0x8985245a0, C4<1>, C4<1>;
L_0x898519340 .delay 1 (1,1,1) L_0x898519340/d;
L_0x8985193b0/d .functor NAND 1, L_0x898519260, L_0x8985192d0, L_0x898519340, C4<1>;
L_0x8985193b0 .delay 1 (1,1,1) L_0x8985193b0/d;
v0x898bb50e0_0 .net "Cin", 0 0, L_0x8985245a0;  1 drivers
v0x898bb5180_0 .net "Cout", 0 0, L_0x8985193b0;  1 drivers
v0x898bb5220_0 .net "P", 0 0, L_0x898519180;  1 drivers
v0x898bb52c0_0 .net "S", 0 0, L_0x8985191f0;  1 drivers
v0x898bb5360_0 .net "a", 0 0, L_0x898524460;  1 drivers
v0x898bb5400_0 .net "b", 0 0, L_0x898524500;  1 drivers
v0x898bb54a0_0 .net "naCin", 0 0, L_0x8985192d0;  1 drivers
v0x898bb5540_0 .net "nab", 0 0, L_0x898519260;  1 drivers
v0x898bb55e0_0 .net "nbCin", 0 0, L_0x898519340;  1 drivers
S_0x898bb8c00 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b91180 .param/l "i" 1 6 21, +C4<011>;
S_0x898bb8d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bb8c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6b480 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6b4c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898519420/d .functor XOR 1, L_0x898524640, L_0x8985246e0, C4<0>, C4<0>;
L_0x898519420 .delay 1 (1,1,1) L_0x898519420/d;
L_0x898519490/d .functor XOR 1, L_0x898519420, L_0x898524780, C4<0>, C4<0>;
L_0x898519490 .delay 1 (1,1,1) L_0x898519490/d;
L_0x898519500/d .functor NAND 1, L_0x898524640, L_0x8985246e0, C4<1>, C4<1>;
L_0x898519500 .delay 1 (1,1,1) L_0x898519500/d;
L_0x898519570/d .functor NAND 1, L_0x898524640, L_0x898524780, C4<1>, C4<1>;
L_0x898519570 .delay 1 (1,1,1) L_0x898519570/d;
L_0x8985195e0/d .functor NAND 1, L_0x8985246e0, L_0x898524780, C4<1>, C4<1>;
L_0x8985195e0 .delay 1 (1,1,1) L_0x8985195e0/d;
L_0x898519650/d .functor NAND 1, L_0x898519500, L_0x898519570, L_0x8985195e0, C4<1>;
L_0x898519650 .delay 1 (1,1,1) L_0x898519650/d;
v0x898bb5680_0 .net "Cin", 0 0, L_0x898524780;  1 drivers
v0x898bb5720_0 .net "Cout", 0 0, L_0x898519650;  1 drivers
v0x898bb57c0_0 .net "P", 0 0, L_0x898519420;  1 drivers
v0x898bb5860_0 .net "S", 0 0, L_0x898519490;  1 drivers
v0x898bb5900_0 .net "a", 0 0, L_0x898524640;  1 drivers
v0x898bb59a0_0 .net "b", 0 0, L_0x8985246e0;  1 drivers
v0x898bb5a40_0 .net "naCin", 0 0, L_0x898519570;  1 drivers
v0x898bb5ae0_0 .net "nab", 0 0, L_0x898519500;  1 drivers
v0x898bb5b80_0 .net "nbCin", 0 0, L_0x8985195e0;  1 drivers
S_0x898bb8f00 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b911c0 .param/l "i" 1 6 21, +C4<0100>;
S_0x898bb9080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bb8f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6b500 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6b540 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985196c0/d .functor XOR 1, L_0x898524820, L_0x8985248c0, C4<0>, C4<0>;
L_0x8985196c0 .delay 1 (1,1,1) L_0x8985196c0/d;
L_0x898519730/d .functor XOR 1, L_0x8985196c0, L_0x898524960, C4<0>, C4<0>;
L_0x898519730 .delay 1 (1,1,1) L_0x898519730/d;
L_0x8985197a0/d .functor NAND 1, L_0x898524820, L_0x8985248c0, C4<1>, C4<1>;
L_0x8985197a0 .delay 1 (1,1,1) L_0x8985197a0/d;
L_0x898519810/d .functor NAND 1, L_0x898524820, L_0x898524960, C4<1>, C4<1>;
L_0x898519810 .delay 1 (1,1,1) L_0x898519810/d;
L_0x898519880/d .functor NAND 1, L_0x8985248c0, L_0x898524960, C4<1>, C4<1>;
L_0x898519880 .delay 1 (1,1,1) L_0x898519880/d;
L_0x8985198f0/d .functor NAND 1, L_0x8985197a0, L_0x898519810, L_0x898519880, C4<1>;
L_0x8985198f0 .delay 1 (1,1,1) L_0x8985198f0/d;
v0x898bb5c20_0 .net "Cin", 0 0, L_0x898524960;  1 drivers
v0x898bb5cc0_0 .net "Cout", 0 0, L_0x8985198f0;  1 drivers
v0x898bb5d60_0 .net "P", 0 0, L_0x8985196c0;  1 drivers
v0x898bb5e00_0 .net "S", 0 0, L_0x898519730;  1 drivers
v0x898bb5ea0_0 .net "a", 0 0, L_0x898524820;  1 drivers
v0x898bb5f40_0 .net "b", 0 0, L_0x8985248c0;  1 drivers
v0x898bb5fe0_0 .net "naCin", 0 0, L_0x898519810;  1 drivers
v0x898bb6080_0 .net "nab", 0 0, L_0x8985197a0;  1 drivers
v0x898bb6120_0 .net "nbCin", 0 0, L_0x898519880;  1 drivers
S_0x898bb9200 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b91240 .param/l "i" 1 6 21, +C4<0101>;
S_0x898bb9380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bb9200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6b580 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6b5c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898519960/d .functor XOR 1, L_0x898524a00, L_0x898524aa0, C4<0>, C4<0>;
L_0x898519960 .delay 1 (1,1,1) L_0x898519960/d;
L_0x8985199d0/d .functor XOR 1, L_0x898519960, L_0x898524b40, C4<0>, C4<0>;
L_0x8985199d0 .delay 1 (1,1,1) L_0x8985199d0/d;
L_0x898519a40/d .functor NAND 1, L_0x898524a00, L_0x898524aa0, C4<1>, C4<1>;
L_0x898519a40 .delay 1 (1,1,1) L_0x898519a40/d;
L_0x898519ab0/d .functor NAND 1, L_0x898524a00, L_0x898524b40, C4<1>, C4<1>;
L_0x898519ab0 .delay 1 (1,1,1) L_0x898519ab0/d;
L_0x898519b20/d .functor NAND 1, L_0x898524aa0, L_0x898524b40, C4<1>, C4<1>;
L_0x898519b20 .delay 1 (1,1,1) L_0x898519b20/d;
L_0x898519b90/d .functor NAND 1, L_0x898519a40, L_0x898519ab0, L_0x898519b20, C4<1>;
L_0x898519b90 .delay 1 (1,1,1) L_0x898519b90/d;
v0x898bb61c0_0 .net "Cin", 0 0, L_0x898524b40;  1 drivers
v0x898bb6260_0 .net "Cout", 0 0, L_0x898519b90;  1 drivers
v0x898bb6300_0 .net "P", 0 0, L_0x898519960;  1 drivers
v0x898bb63a0_0 .net "S", 0 0, L_0x8985199d0;  1 drivers
v0x898bb6440_0 .net "a", 0 0, L_0x898524a00;  1 drivers
v0x898bb64e0_0 .net "b", 0 0, L_0x898524aa0;  1 drivers
v0x898bb6580_0 .net "naCin", 0 0, L_0x898519ab0;  1 drivers
v0x898bb6620_0 .net "nab", 0 0, L_0x898519a40;  1 drivers
v0x898bb66c0_0 .net "nbCin", 0 0, L_0x898519b20;  1 drivers
S_0x898bb9500 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b91280 .param/l "i" 1 6 21, +C4<0110>;
S_0x898bb9680 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bb9500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6b600 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6b640 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898519c00/d .functor XOR 1, L_0x898524be0, L_0x898524c80, C4<0>, C4<0>;
L_0x898519c00 .delay 1 (1,1,1) L_0x898519c00/d;
L_0x898519c70/d .functor XOR 1, L_0x898519c00, L_0x898524dc0, C4<0>, C4<0>;
L_0x898519c70 .delay 1 (1,1,1) L_0x898519c70/d;
L_0x898519ce0/d .functor NAND 1, L_0x898524be0, L_0x898524c80, C4<1>, C4<1>;
L_0x898519ce0 .delay 1 (1,1,1) L_0x898519ce0/d;
L_0x898519d50/d .functor NAND 1, L_0x898524be0, L_0x898524dc0, C4<1>, C4<1>;
L_0x898519d50 .delay 1 (1,1,1) L_0x898519d50/d;
L_0x898519dc0/d .functor NAND 1, L_0x898524c80, L_0x898524dc0, C4<1>, C4<1>;
L_0x898519dc0 .delay 1 (1,1,1) L_0x898519dc0/d;
L_0x898519e30/d .functor NAND 1, L_0x898519ce0, L_0x898519d50, L_0x898519dc0, C4<1>;
L_0x898519e30 .delay 1 (1,1,1) L_0x898519e30/d;
v0x898bb6760_0 .net "Cin", 0 0, L_0x898524dc0;  1 drivers
v0x898bb6800_0 .net "Cout", 0 0, L_0x898519e30;  1 drivers
v0x898bb68a0_0 .net "P", 0 0, L_0x898519c00;  1 drivers
v0x898bb6940_0 .net "S", 0 0, L_0x898519c70;  1 drivers
v0x898bb69e0_0 .net "a", 0 0, L_0x898524be0;  1 drivers
v0x898bb6a80_0 .net "b", 0 0, L_0x898524c80;  1 drivers
v0x898bb6b20_0 .net "naCin", 0 0, L_0x898519d50;  1 drivers
v0x898bb6bc0_0 .net "nab", 0 0, L_0x898519ce0;  1 drivers
v0x898bb6c60_0 .net "nbCin", 0 0, L_0x898519dc0;  1 drivers
S_0x898bb9800 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b912c0 .param/l "i" 1 6 21, +C4<0111>;
S_0x898bb9980 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bb9800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6b680 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6b6c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898519ea0/d .functor XOR 1, L_0x898524e60, L_0x898524f00, C4<0>, C4<0>;
L_0x898519ea0 .delay 1 (1,1,1) L_0x898519ea0/d;
L_0x898519f10/d .functor XOR 1, L_0x898519ea0, L_0x898524fa0, C4<0>, C4<0>;
L_0x898519f10 .delay 1 (1,1,1) L_0x898519f10/d;
L_0x898519f80/d .functor NAND 1, L_0x898524e60, L_0x898524f00, C4<1>, C4<1>;
L_0x898519f80 .delay 1 (1,1,1) L_0x898519f80/d;
L_0x898519ff0/d .functor NAND 1, L_0x898524e60, L_0x898524fa0, C4<1>, C4<1>;
L_0x898519ff0 .delay 1 (1,1,1) L_0x898519ff0/d;
L_0x89851a060/d .functor NAND 1, L_0x898524f00, L_0x898524fa0, C4<1>, C4<1>;
L_0x89851a060 .delay 1 (1,1,1) L_0x89851a060/d;
L_0x89851a0d0/d .functor NAND 1, L_0x898519f80, L_0x898519ff0, L_0x89851a060, C4<1>;
L_0x89851a0d0 .delay 1 (1,1,1) L_0x89851a0d0/d;
v0x898bb6d00_0 .net "Cin", 0 0, L_0x898524fa0;  1 drivers
v0x898bb6da0_0 .net "Cout", 0 0, L_0x89851a0d0;  1 drivers
v0x898bb6e40_0 .net "P", 0 0, L_0x898519ea0;  1 drivers
v0x898bb6ee0_0 .net "S", 0 0, L_0x898519f10;  1 drivers
v0x898bb6f80_0 .net "a", 0 0, L_0x898524e60;  1 drivers
v0x898bb7020_0 .net "b", 0 0, L_0x898524f00;  1 drivers
v0x898bb70c0_0 .net "naCin", 0 0, L_0x898519ff0;  1 drivers
v0x898bb7160_0 .net "nab", 0 0, L_0x898519f80;  1 drivers
v0x898bb7200_0 .net "nbCin", 0 0, L_0x89851a060;  1 drivers
S_0x898bb9b00 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b91300 .param/l "i" 1 6 21, +C4<01000>;
S_0x898bb9c80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bb9b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6b700 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6b740 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89851a140/d .functor XOR 1, L_0x898524d20, L_0x898525040, C4<0>, C4<0>;
L_0x89851a140 .delay 1 (1,1,1) L_0x89851a140/d;
L_0x89851a1b0/d .functor XOR 1, L_0x89851a140, L_0x8985250e0, C4<0>, C4<0>;
L_0x89851a1b0 .delay 1 (1,1,1) L_0x89851a1b0/d;
L_0x89851a220/d .functor NAND 1, L_0x898524d20, L_0x898525040, C4<1>, C4<1>;
L_0x89851a220 .delay 1 (1,1,1) L_0x89851a220/d;
L_0x89851a290/d .functor NAND 1, L_0x898524d20, L_0x8985250e0, C4<1>, C4<1>;
L_0x89851a290 .delay 1 (1,1,1) L_0x89851a290/d;
L_0x89851a300/d .functor NAND 1, L_0x898525040, L_0x8985250e0, C4<1>, C4<1>;
L_0x89851a300 .delay 1 (1,1,1) L_0x89851a300/d;
L_0x89851a370/d .functor NAND 1, L_0x89851a220, L_0x89851a290, L_0x89851a300, C4<1>;
L_0x89851a370 .delay 1 (1,1,1) L_0x89851a370/d;
v0x898bb72a0_0 .net "Cin", 0 0, L_0x8985250e0;  1 drivers
v0x898bb7340_0 .net "Cout", 0 0, L_0x89851a370;  1 drivers
v0x898bb73e0_0 .net "P", 0 0, L_0x89851a140;  1 drivers
v0x898bb7480_0 .net "S", 0 0, L_0x89851a1b0;  1 drivers
v0x898bb7520_0 .net "a", 0 0, L_0x898524d20;  1 drivers
v0x898bb75c0_0 .net "b", 0 0, L_0x898525040;  1 drivers
v0x898bb7660_0 .net "naCin", 0 0, L_0x89851a290;  1 drivers
v0x898bb7700_0 .net "nab", 0 0, L_0x89851a220;  1 drivers
v0x898bb77a0_0 .net "nbCin", 0 0, L_0x89851a300;  1 drivers
S_0x898bb9e00 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b91200 .param/l "i" 1 6 21, +C4<01001>;
S_0x898bb9f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bb9e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6b800 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6b840 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89851a3e0/d .functor XOR 1, L_0x898525180, L_0x898525220, C4<0>, C4<0>;
L_0x89851a3e0 .delay 1 (1,1,1) L_0x89851a3e0/d;
L_0x89851a450/d .functor XOR 1, L_0x89851a3e0, L_0x8985252c0, C4<0>, C4<0>;
L_0x89851a450 .delay 1 (1,1,1) L_0x89851a450/d;
L_0x89851a4c0/d .functor NAND 1, L_0x898525180, L_0x898525220, C4<1>, C4<1>;
L_0x89851a4c0 .delay 1 (1,1,1) L_0x89851a4c0/d;
L_0x89851a530/d .functor NAND 1, L_0x898525180, L_0x8985252c0, C4<1>, C4<1>;
L_0x89851a530 .delay 1 (1,1,1) L_0x89851a530/d;
L_0x89851a5a0/d .functor NAND 1, L_0x898525220, L_0x8985252c0, C4<1>, C4<1>;
L_0x89851a5a0 .delay 1 (1,1,1) L_0x89851a5a0/d;
L_0x89851a610/d .functor NAND 1, L_0x89851a4c0, L_0x89851a530, L_0x89851a5a0, C4<1>;
L_0x89851a610 .delay 1 (1,1,1) L_0x89851a610/d;
v0x898bb7840_0 .net "Cin", 0 0, L_0x8985252c0;  1 drivers
v0x898bb78e0_0 .net "Cout", 0 0, L_0x89851a610;  1 drivers
v0x898bb7980_0 .net "P", 0 0, L_0x89851a3e0;  1 drivers
v0x898bb7a20_0 .net "S", 0 0, L_0x89851a450;  1 drivers
v0x898bb7ac0_0 .net "a", 0 0, L_0x898525180;  1 drivers
v0x898bb7b60_0 .net "b", 0 0, L_0x898525220;  1 drivers
v0x898bb7c00_0 .net "naCin", 0 0, L_0x89851a530;  1 drivers
v0x898bb7ca0_0 .net "nab", 0 0, L_0x89851a4c0;  1 drivers
v0x898bb7d40_0 .net "nbCin", 0 0, L_0x89851a5a0;  1 drivers
S_0x898bba100 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b91340 .param/l "i" 1 6 21, +C4<01010>;
S_0x898bba280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bba100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6b880 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6b8c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89851a680/d .functor XOR 1, L_0x898525360, L_0x898525400, C4<0>, C4<0>;
L_0x89851a680 .delay 1 (1,1,1) L_0x89851a680/d;
L_0x89851a6f0/d .functor XOR 1, L_0x89851a680, L_0x8985254a0, C4<0>, C4<0>;
L_0x89851a6f0 .delay 1 (1,1,1) L_0x89851a6f0/d;
L_0x89851a760/d .functor NAND 1, L_0x898525360, L_0x898525400, C4<1>, C4<1>;
L_0x89851a760 .delay 1 (1,1,1) L_0x89851a760/d;
L_0x89851a7d0/d .functor NAND 1, L_0x898525360, L_0x8985254a0, C4<1>, C4<1>;
L_0x89851a7d0 .delay 1 (1,1,1) L_0x89851a7d0/d;
L_0x89851a840/d .functor NAND 1, L_0x898525400, L_0x8985254a0, C4<1>, C4<1>;
L_0x89851a840 .delay 1 (1,1,1) L_0x89851a840/d;
L_0x89851a8b0/d .functor NAND 1, L_0x89851a760, L_0x89851a7d0, L_0x89851a840, C4<1>;
L_0x89851a8b0 .delay 1 (1,1,1) L_0x89851a8b0/d;
v0x898bb7de0_0 .net "Cin", 0 0, L_0x8985254a0;  1 drivers
v0x898bb7e80_0 .net "Cout", 0 0, L_0x89851a8b0;  1 drivers
v0x898bb7f20_0 .net "P", 0 0, L_0x89851a680;  1 drivers
v0x898bbc000_0 .net "S", 0 0, L_0x89851a6f0;  1 drivers
v0x898bbc0a0_0 .net "a", 0 0, L_0x898525360;  1 drivers
v0x898bbc140_0 .net "b", 0 0, L_0x898525400;  1 drivers
v0x898bbc1e0_0 .net "naCin", 0 0, L_0x89851a7d0;  1 drivers
v0x898bbc280_0 .net "nab", 0 0, L_0x89851a760;  1 drivers
v0x898bbc320_0 .net "nbCin", 0 0, L_0x89851a840;  1 drivers
S_0x898bba400 .scope generate, "adder[11]" "adder[11]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b91380 .param/l "i" 1 6 21, +C4<01011>;
S_0x898bba580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bba400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6b900 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6b940 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89851a920/d .functor XOR 1, L_0x898525540, L_0x8985255e0, C4<0>, C4<0>;
L_0x89851a920 .delay 1 (1,1,1) L_0x89851a920/d;
L_0x89851a990/d .functor XOR 1, L_0x89851a920, L_0x898525680, C4<0>, C4<0>;
L_0x89851a990 .delay 1 (1,1,1) L_0x89851a990/d;
L_0x89851aa00/d .functor NAND 1, L_0x898525540, L_0x8985255e0, C4<1>, C4<1>;
L_0x89851aa00 .delay 1 (1,1,1) L_0x89851aa00/d;
L_0x89851aa70/d .functor NAND 1, L_0x898525540, L_0x898525680, C4<1>, C4<1>;
L_0x89851aa70 .delay 1 (1,1,1) L_0x89851aa70/d;
L_0x89851aae0/d .functor NAND 1, L_0x8985255e0, L_0x898525680, C4<1>, C4<1>;
L_0x89851aae0 .delay 1 (1,1,1) L_0x89851aae0/d;
L_0x89851ab50/d .functor NAND 1, L_0x89851aa00, L_0x89851aa70, L_0x89851aae0, C4<1>;
L_0x89851ab50 .delay 1 (1,1,1) L_0x89851ab50/d;
v0x898bbc3c0_0 .net "Cin", 0 0, L_0x898525680;  1 drivers
v0x898bbc460_0 .net "Cout", 0 0, L_0x89851ab50;  1 drivers
v0x898bbc500_0 .net "P", 0 0, L_0x89851a920;  1 drivers
v0x898bbc5a0_0 .net "S", 0 0, L_0x89851a990;  1 drivers
v0x898bbc640_0 .net "a", 0 0, L_0x898525540;  1 drivers
v0x898bbc6e0_0 .net "b", 0 0, L_0x8985255e0;  1 drivers
v0x898bbc780_0 .net "naCin", 0 0, L_0x89851aa70;  1 drivers
v0x898bbc820_0 .net "nab", 0 0, L_0x89851aa00;  1 drivers
v0x898bbc8c0_0 .net "nbCin", 0 0, L_0x89851aae0;  1 drivers
S_0x898bba700 .scope generate, "adder[12]" "adder[12]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b913c0 .param/l "i" 1 6 21, +C4<01100>;
S_0x898bba880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bba700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6b980 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6b9c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89851abc0/d .functor XOR 1, L_0x898525720, L_0x8985257c0, C4<0>, C4<0>;
L_0x89851abc0 .delay 1 (1,1,1) L_0x89851abc0/d;
L_0x89851ac30/d .functor XOR 1, L_0x89851abc0, L_0x898525860, C4<0>, C4<0>;
L_0x89851ac30 .delay 1 (1,1,1) L_0x89851ac30/d;
L_0x89851aca0/d .functor NAND 1, L_0x898525720, L_0x8985257c0, C4<1>, C4<1>;
L_0x89851aca0 .delay 1 (1,1,1) L_0x89851aca0/d;
L_0x89851ad10/d .functor NAND 1, L_0x898525720, L_0x898525860, C4<1>, C4<1>;
L_0x89851ad10 .delay 1 (1,1,1) L_0x89851ad10/d;
L_0x89851ad80/d .functor NAND 1, L_0x8985257c0, L_0x898525860, C4<1>, C4<1>;
L_0x89851ad80 .delay 1 (1,1,1) L_0x89851ad80/d;
L_0x89851adf0/d .functor NAND 1, L_0x89851aca0, L_0x89851ad10, L_0x89851ad80, C4<1>;
L_0x89851adf0 .delay 1 (1,1,1) L_0x89851adf0/d;
v0x898bbc960_0 .net "Cin", 0 0, L_0x898525860;  1 drivers
v0x898bbca00_0 .net "Cout", 0 0, L_0x89851adf0;  1 drivers
v0x898bbcaa0_0 .net "P", 0 0, L_0x89851abc0;  1 drivers
v0x898bbcb40_0 .net "S", 0 0, L_0x89851ac30;  1 drivers
v0x898bbcbe0_0 .net "a", 0 0, L_0x898525720;  1 drivers
v0x898bbcc80_0 .net "b", 0 0, L_0x8985257c0;  1 drivers
v0x898bbcd20_0 .net "naCin", 0 0, L_0x89851ad10;  1 drivers
v0x898bbcdc0_0 .net "nab", 0 0, L_0x89851aca0;  1 drivers
v0x898bbce60_0 .net "nbCin", 0 0, L_0x89851ad80;  1 drivers
S_0x898bbaa00 .scope generate, "adder[13]" "adder[13]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b91400 .param/l "i" 1 6 21, +C4<01101>;
S_0x898bbab80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bbaa00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6ba00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6ba40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89851ae60/d .functor XOR 1, L_0x898525900, L_0x8985259a0, C4<0>, C4<0>;
L_0x89851ae60 .delay 1 (1,1,1) L_0x89851ae60/d;
L_0x89851aed0/d .functor XOR 1, L_0x89851ae60, L_0x898525a40, C4<0>, C4<0>;
L_0x89851aed0 .delay 1 (1,1,1) L_0x89851aed0/d;
L_0x89851af40/d .functor NAND 1, L_0x898525900, L_0x8985259a0, C4<1>, C4<1>;
L_0x89851af40 .delay 1 (1,1,1) L_0x89851af40/d;
L_0x89851afb0/d .functor NAND 1, L_0x898525900, L_0x898525a40, C4<1>, C4<1>;
L_0x89851afb0 .delay 1 (1,1,1) L_0x89851afb0/d;
L_0x89851b020/d .functor NAND 1, L_0x8985259a0, L_0x898525a40, C4<1>, C4<1>;
L_0x89851b020 .delay 1 (1,1,1) L_0x89851b020/d;
L_0x89851b090/d .functor NAND 1, L_0x89851af40, L_0x89851afb0, L_0x89851b020, C4<1>;
L_0x89851b090 .delay 1 (1,1,1) L_0x89851b090/d;
v0x898bbcf00_0 .net "Cin", 0 0, L_0x898525a40;  1 drivers
v0x898bbcfa0_0 .net "Cout", 0 0, L_0x89851b090;  1 drivers
v0x898bbd040_0 .net "P", 0 0, L_0x89851ae60;  1 drivers
v0x898bbd0e0_0 .net "S", 0 0, L_0x89851aed0;  1 drivers
v0x898bbd180_0 .net "a", 0 0, L_0x898525900;  1 drivers
v0x898bbd220_0 .net "b", 0 0, L_0x8985259a0;  1 drivers
v0x898bbd2c0_0 .net "naCin", 0 0, L_0x89851afb0;  1 drivers
v0x898bbd360_0 .net "nab", 0 0, L_0x89851af40;  1 drivers
v0x898bbd400_0 .net "nbCin", 0 0, L_0x89851b020;  1 drivers
S_0x898bbad00 .scope generate, "adder[14]" "adder[14]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b91440 .param/l "i" 1 6 21, +C4<01110>;
S_0x898bbae80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bbad00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6ba80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6bac0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89851b100/d .functor XOR 1, L_0x898525ae0, L_0x898525b80, C4<0>, C4<0>;
L_0x89851b100 .delay 1 (1,1,1) L_0x89851b100/d;
L_0x89851b170/d .functor XOR 1, L_0x89851b100, L_0x898525c20, C4<0>, C4<0>;
L_0x89851b170 .delay 1 (1,1,1) L_0x89851b170/d;
L_0x89851b1e0/d .functor NAND 1, L_0x898525ae0, L_0x898525b80, C4<1>, C4<1>;
L_0x89851b1e0 .delay 1 (1,1,1) L_0x89851b1e0/d;
L_0x89851b250/d .functor NAND 1, L_0x898525ae0, L_0x898525c20, C4<1>, C4<1>;
L_0x89851b250 .delay 1 (1,1,1) L_0x89851b250/d;
L_0x89851b2c0/d .functor NAND 1, L_0x898525b80, L_0x898525c20, C4<1>, C4<1>;
L_0x89851b2c0 .delay 1 (1,1,1) L_0x89851b2c0/d;
L_0x89851b330/d .functor NAND 1, L_0x89851b1e0, L_0x89851b250, L_0x89851b2c0, C4<1>;
L_0x89851b330 .delay 1 (1,1,1) L_0x89851b330/d;
v0x898bbd4a0_0 .net "Cin", 0 0, L_0x898525c20;  1 drivers
v0x898bbd540_0 .net "Cout", 0 0, L_0x89851b330;  1 drivers
v0x898bbd5e0_0 .net "P", 0 0, L_0x89851b100;  1 drivers
v0x898bbd680_0 .net "S", 0 0, L_0x89851b170;  1 drivers
v0x898bbd720_0 .net "a", 0 0, L_0x898525ae0;  1 drivers
v0x898bbd7c0_0 .net "b", 0 0, L_0x898525b80;  1 drivers
v0x898bbd860_0 .net "naCin", 0 0, L_0x89851b250;  1 drivers
v0x898bbd900_0 .net "nab", 0 0, L_0x89851b1e0;  1 drivers
v0x898bbd9a0_0 .net "nbCin", 0 0, L_0x89851b2c0;  1 drivers
S_0x898bbb000 .scope generate, "adder[15]" "adder[15]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b91480 .param/l "i" 1 6 21, +C4<01111>;
S_0x898bbb180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bbb000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6bb00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6bb40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89851b3a0/d .functor XOR 1, L_0x898525cc0, L_0x898525d60, C4<0>, C4<0>;
L_0x89851b3a0 .delay 1 (1,1,1) L_0x89851b3a0/d;
L_0x89851b410/d .functor XOR 1, L_0x89851b3a0, L_0x898525e00, C4<0>, C4<0>;
L_0x89851b410 .delay 1 (1,1,1) L_0x89851b410/d;
L_0x89851b480/d .functor NAND 1, L_0x898525cc0, L_0x898525d60, C4<1>, C4<1>;
L_0x89851b480 .delay 1 (1,1,1) L_0x89851b480/d;
L_0x89851b4f0/d .functor NAND 1, L_0x898525cc0, L_0x898525e00, C4<1>, C4<1>;
L_0x89851b4f0 .delay 1 (1,1,1) L_0x89851b4f0/d;
L_0x89851b560/d .functor NAND 1, L_0x898525d60, L_0x898525e00, C4<1>, C4<1>;
L_0x89851b560 .delay 1 (1,1,1) L_0x89851b560/d;
L_0x89851b5d0/d .functor NAND 1, L_0x89851b480, L_0x89851b4f0, L_0x89851b560, C4<1>;
L_0x89851b5d0 .delay 1 (1,1,1) L_0x89851b5d0/d;
v0x898bbda40_0 .net "Cin", 0 0, L_0x898525e00;  1 drivers
v0x898bbdae0_0 .net "Cout", 0 0, L_0x89851b5d0;  1 drivers
v0x898bbdb80_0 .net "P", 0 0, L_0x89851b3a0;  1 drivers
v0x898bbdc20_0 .net "S", 0 0, L_0x89851b410;  1 drivers
v0x898bbdcc0_0 .net "a", 0 0, L_0x898525cc0;  1 drivers
v0x898bbdd60_0 .net "b", 0 0, L_0x898525d60;  1 drivers
v0x898bbde00_0 .net "naCin", 0 0, L_0x89851b4f0;  1 drivers
v0x898bbdea0_0 .net "nab", 0 0, L_0x89851b480;  1 drivers
v0x898bbdf40_0 .net "nbCin", 0 0, L_0x89851b560;  1 drivers
S_0x898bbb300 .scope generate, "adder[16]" "adder[16]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b914c0 .param/l "i" 1 6 21, +C4<010000>;
S_0x898bbb480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bbb300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6bb80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6bbc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89851b640/d .functor XOR 1, L_0x898525ea0, L_0x898525f40, C4<0>, C4<0>;
L_0x89851b640 .delay 1 (1,1,1) L_0x89851b640/d;
L_0x89851b6b0/d .functor XOR 1, L_0x89851b640, L_0x898525fe0, C4<0>, C4<0>;
L_0x89851b6b0 .delay 1 (1,1,1) L_0x89851b6b0/d;
L_0x89851b720/d .functor NAND 1, L_0x898525ea0, L_0x898525f40, C4<1>, C4<1>;
L_0x89851b720 .delay 1 (1,1,1) L_0x89851b720/d;
L_0x89851b790/d .functor NAND 1, L_0x898525ea0, L_0x898525fe0, C4<1>, C4<1>;
L_0x89851b790 .delay 1 (1,1,1) L_0x89851b790/d;
L_0x89851b800/d .functor NAND 1, L_0x898525f40, L_0x898525fe0, C4<1>, C4<1>;
L_0x89851b800 .delay 1 (1,1,1) L_0x89851b800/d;
L_0x89851b870/d .functor NAND 1, L_0x89851b720, L_0x89851b790, L_0x89851b800, C4<1>;
L_0x89851b870 .delay 1 (1,1,1) L_0x89851b870/d;
v0x898bbdfe0_0 .net "Cin", 0 0, L_0x898525fe0;  1 drivers
v0x898bbe080_0 .net "Cout", 0 0, L_0x89851b870;  1 drivers
v0x898bbe120_0 .net "P", 0 0, L_0x89851b640;  1 drivers
v0x898bbe1c0_0 .net "S", 0 0, L_0x89851b6b0;  1 drivers
v0x898bbe260_0 .net "a", 0 0, L_0x898525ea0;  1 drivers
v0x898bbe300_0 .net "b", 0 0, L_0x898525f40;  1 drivers
v0x898bbe3a0_0 .net "naCin", 0 0, L_0x89851b790;  1 drivers
v0x898bbe440_0 .net "nab", 0 0, L_0x89851b720;  1 drivers
v0x898bbe4e0_0 .net "nbCin", 0 0, L_0x89851b800;  1 drivers
S_0x898bbb600 .scope generate, "adder[17]" "adder[17]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b91500 .param/l "i" 1 6 21, +C4<010001>;
S_0x898bbb780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bbb600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6b780 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6b7c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89851b8e0/d .functor XOR 1, L_0x898526080, L_0x898526120, C4<0>, C4<0>;
L_0x89851b8e0 .delay 1 (1,1,1) L_0x89851b8e0/d;
L_0x89851b950/d .functor XOR 1, L_0x89851b8e0, L_0x8985261c0, C4<0>, C4<0>;
L_0x89851b950 .delay 1 (1,1,1) L_0x89851b950/d;
L_0x89851b9c0/d .functor NAND 1, L_0x898526080, L_0x898526120, C4<1>, C4<1>;
L_0x89851b9c0 .delay 1 (1,1,1) L_0x89851b9c0/d;
L_0x89851ba30/d .functor NAND 1, L_0x898526080, L_0x8985261c0, C4<1>, C4<1>;
L_0x89851ba30 .delay 1 (1,1,1) L_0x89851ba30/d;
L_0x89851baa0/d .functor NAND 1, L_0x898526120, L_0x8985261c0, C4<1>, C4<1>;
L_0x89851baa0 .delay 1 (1,1,1) L_0x89851baa0/d;
L_0x89851bb10/d .functor NAND 1, L_0x89851b9c0, L_0x89851ba30, L_0x89851baa0, C4<1>;
L_0x89851bb10 .delay 1 (1,1,1) L_0x89851bb10/d;
v0x898bbe580_0 .net "Cin", 0 0, L_0x8985261c0;  1 drivers
v0x898bbe620_0 .net "Cout", 0 0, L_0x89851bb10;  1 drivers
v0x898bbe6c0_0 .net "P", 0 0, L_0x89851b8e0;  1 drivers
v0x898bbe760_0 .net "S", 0 0, L_0x89851b950;  1 drivers
v0x898bbe800_0 .net "a", 0 0, L_0x898526080;  1 drivers
v0x898bbe8a0_0 .net "b", 0 0, L_0x898526120;  1 drivers
v0x898bbe940_0 .net "naCin", 0 0, L_0x89851ba30;  1 drivers
v0x898bbe9e0_0 .net "nab", 0 0, L_0x89851b9c0;  1 drivers
v0x898bbea80_0 .net "nbCin", 0 0, L_0x89851baa0;  1 drivers
S_0x898bbb900 .scope generate, "adder[18]" "adder[18]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b91540 .param/l "i" 1 6 21, +C4<010010>;
S_0x898bbba80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bbb900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6bc00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6bc40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89851bb80/d .functor XOR 1, L_0x898526260, L_0x898526300, C4<0>, C4<0>;
L_0x89851bb80 .delay 1 (1,1,1) L_0x89851bb80/d;
L_0x89851bbf0/d .functor XOR 1, L_0x89851bb80, L_0x8985263a0, C4<0>, C4<0>;
L_0x89851bbf0 .delay 1 (1,1,1) L_0x89851bbf0/d;
L_0x89851bc60/d .functor NAND 1, L_0x898526260, L_0x898526300, C4<1>, C4<1>;
L_0x89851bc60 .delay 1 (1,1,1) L_0x89851bc60/d;
L_0x89851bcd0/d .functor NAND 1, L_0x898526260, L_0x8985263a0, C4<1>, C4<1>;
L_0x89851bcd0 .delay 1 (1,1,1) L_0x89851bcd0/d;
L_0x89851bd40/d .functor NAND 1, L_0x898526300, L_0x8985263a0, C4<1>, C4<1>;
L_0x89851bd40 .delay 1 (1,1,1) L_0x89851bd40/d;
L_0x89851bdb0/d .functor NAND 1, L_0x89851bc60, L_0x89851bcd0, L_0x89851bd40, C4<1>;
L_0x89851bdb0 .delay 1 (1,1,1) L_0x89851bdb0/d;
v0x898bbeb20_0 .net "Cin", 0 0, L_0x8985263a0;  1 drivers
v0x898bbebc0_0 .net "Cout", 0 0, L_0x89851bdb0;  1 drivers
v0x898bbec60_0 .net "P", 0 0, L_0x89851bb80;  1 drivers
v0x898bbed00_0 .net "S", 0 0, L_0x89851bbf0;  1 drivers
v0x898bbeda0_0 .net "a", 0 0, L_0x898526260;  1 drivers
v0x898bbee40_0 .net "b", 0 0, L_0x898526300;  1 drivers
v0x898bbeee0_0 .net "naCin", 0 0, L_0x89851bcd0;  1 drivers
v0x898bbef80_0 .net "nab", 0 0, L_0x89851bc60;  1 drivers
v0x898bbf020_0 .net "nbCin", 0 0, L_0x89851bd40;  1 drivers
S_0x898bbbc00 .scope generate, "adder[19]" "adder[19]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b91580 .param/l "i" 1 6 21, +C4<010011>;
S_0x898bbbd80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bbbc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6bc80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6bcc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89851be20/d .functor XOR 1, L_0x898526440, L_0x8985264e0, C4<0>, C4<0>;
L_0x89851be20 .delay 1 (1,1,1) L_0x89851be20/d;
L_0x89851be90/d .functor XOR 1, L_0x89851be20, L_0x898526580, C4<0>, C4<0>;
L_0x89851be90 .delay 1 (1,1,1) L_0x89851be90/d;
L_0x89851bf00/d .functor NAND 1, L_0x898526440, L_0x8985264e0, C4<1>, C4<1>;
L_0x89851bf00 .delay 1 (1,1,1) L_0x89851bf00/d;
L_0x89851bf70/d .functor NAND 1, L_0x898526440, L_0x898526580, C4<1>, C4<1>;
L_0x89851bf70 .delay 1 (1,1,1) L_0x89851bf70/d;
L_0x898530000/d .functor NAND 1, L_0x8985264e0, L_0x898526580, C4<1>, C4<1>;
L_0x898530000 .delay 1 (1,1,1) L_0x898530000/d;
L_0x898530070/d .functor NAND 1, L_0x89851bf00, L_0x89851bf70, L_0x898530000, C4<1>;
L_0x898530070 .delay 1 (1,1,1) L_0x898530070/d;
v0x898bbf0c0_0 .net "Cin", 0 0, L_0x898526580;  1 drivers
v0x898bbf160_0 .net "Cout", 0 0, L_0x898530070;  1 drivers
v0x898bbf200_0 .net "P", 0 0, L_0x89851be20;  1 drivers
v0x898bbf2a0_0 .net "S", 0 0, L_0x89851be90;  1 drivers
v0x898bbf340_0 .net "a", 0 0, L_0x898526440;  1 drivers
v0x898bbf3e0_0 .net "b", 0 0, L_0x8985264e0;  1 drivers
v0x898bbf480_0 .net "naCin", 0 0, L_0x89851bf70;  1 drivers
v0x898bbf520_0 .net "nab", 0 0, L_0x89851bf00;  1 drivers
v0x898bbf5c0_0 .net "nbCin", 0 0, L_0x898530000;  1 drivers
S_0x898bc0000 .scope generate, "adder[20]" "adder[20]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b915c0 .param/l "i" 1 6 21, +C4<010100>;
S_0x898bc0180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bc0000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6bd00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6bd40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985300e0/d .functor XOR 1, L_0x898526620, L_0x8985266c0, C4<0>, C4<0>;
L_0x8985300e0 .delay 1 (1,1,1) L_0x8985300e0/d;
L_0x898530150/d .functor XOR 1, L_0x8985300e0, L_0x898526760, C4<0>, C4<0>;
L_0x898530150 .delay 1 (1,1,1) L_0x898530150/d;
L_0x8985301c0/d .functor NAND 1, L_0x898526620, L_0x8985266c0, C4<1>, C4<1>;
L_0x8985301c0 .delay 1 (1,1,1) L_0x8985301c0/d;
L_0x898530230/d .functor NAND 1, L_0x898526620, L_0x898526760, C4<1>, C4<1>;
L_0x898530230 .delay 1 (1,1,1) L_0x898530230/d;
L_0x8985302a0/d .functor NAND 1, L_0x8985266c0, L_0x898526760, C4<1>, C4<1>;
L_0x8985302a0 .delay 1 (1,1,1) L_0x8985302a0/d;
L_0x898530310/d .functor NAND 1, L_0x8985301c0, L_0x898530230, L_0x8985302a0, C4<1>;
L_0x898530310 .delay 1 (1,1,1) L_0x898530310/d;
v0x898bbf660_0 .net "Cin", 0 0, L_0x898526760;  1 drivers
v0x898bbf700_0 .net "Cout", 0 0, L_0x898530310;  1 drivers
v0x898bbf7a0_0 .net "P", 0 0, L_0x8985300e0;  1 drivers
v0x898bbf840_0 .net "S", 0 0, L_0x898530150;  1 drivers
v0x898bbf8e0_0 .net "a", 0 0, L_0x898526620;  1 drivers
v0x898bbf980_0 .net "b", 0 0, L_0x8985266c0;  1 drivers
v0x898bbfa20_0 .net "naCin", 0 0, L_0x898530230;  1 drivers
v0x898bbfac0_0 .net "nab", 0 0, L_0x8985301c0;  1 drivers
v0x898bbfb60_0 .net "nbCin", 0 0, L_0x8985302a0;  1 drivers
S_0x898bc0300 .scope generate, "adder[21]" "adder[21]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b91600 .param/l "i" 1 6 21, +C4<010101>;
S_0x898bc0480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bc0300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6bd80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6bdc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898530380/d .functor XOR 1, L_0x898526800, L_0x8985268a0, C4<0>, C4<0>;
L_0x898530380 .delay 1 (1,1,1) L_0x898530380/d;
L_0x8985303f0/d .functor XOR 1, L_0x898530380, L_0x898526940, C4<0>, C4<0>;
L_0x8985303f0 .delay 1 (1,1,1) L_0x8985303f0/d;
L_0x898530460/d .functor NAND 1, L_0x898526800, L_0x8985268a0, C4<1>, C4<1>;
L_0x898530460 .delay 1 (1,1,1) L_0x898530460/d;
L_0x8985304d0/d .functor NAND 1, L_0x898526800, L_0x898526940, C4<1>, C4<1>;
L_0x8985304d0 .delay 1 (1,1,1) L_0x8985304d0/d;
L_0x898530540/d .functor NAND 1, L_0x8985268a0, L_0x898526940, C4<1>, C4<1>;
L_0x898530540 .delay 1 (1,1,1) L_0x898530540/d;
L_0x8985305b0/d .functor NAND 1, L_0x898530460, L_0x8985304d0, L_0x898530540, C4<1>;
L_0x8985305b0 .delay 1 (1,1,1) L_0x8985305b0/d;
v0x898bbfc00_0 .net "Cin", 0 0, L_0x898526940;  1 drivers
v0x898bbfca0_0 .net "Cout", 0 0, L_0x8985305b0;  1 drivers
v0x898bbfd40_0 .net "P", 0 0, L_0x898530380;  1 drivers
v0x898bbfde0_0 .net "S", 0 0, L_0x8985303f0;  1 drivers
v0x898bbfe80_0 .net "a", 0 0, L_0x898526800;  1 drivers
v0x898bbff20_0 .net "b", 0 0, L_0x8985268a0;  1 drivers
v0x898bc4000_0 .net "naCin", 0 0, L_0x8985304d0;  1 drivers
v0x898bc40a0_0 .net "nab", 0 0, L_0x898530460;  1 drivers
v0x898bc4140_0 .net "nbCin", 0 0, L_0x898530540;  1 drivers
S_0x898bc0600 .scope generate, "adder[22]" "adder[22]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b91640 .param/l "i" 1 6 21, +C4<010110>;
S_0x898bc0780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bc0600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6be00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6be40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898530620/d .functor XOR 1, L_0x8985269e0, L_0x898526a80, C4<0>, C4<0>;
L_0x898530620 .delay 1 (1,1,1) L_0x898530620/d;
L_0x898530690/d .functor XOR 1, L_0x898530620, L_0x898526b20, C4<0>, C4<0>;
L_0x898530690 .delay 1 (1,1,1) L_0x898530690/d;
L_0x898530700/d .functor NAND 1, L_0x8985269e0, L_0x898526a80, C4<1>, C4<1>;
L_0x898530700 .delay 1 (1,1,1) L_0x898530700/d;
L_0x898530770/d .functor NAND 1, L_0x8985269e0, L_0x898526b20, C4<1>, C4<1>;
L_0x898530770 .delay 1 (1,1,1) L_0x898530770/d;
L_0x8985307e0/d .functor NAND 1, L_0x898526a80, L_0x898526b20, C4<1>, C4<1>;
L_0x8985307e0 .delay 1 (1,1,1) L_0x8985307e0/d;
L_0x898530850/d .functor NAND 1, L_0x898530700, L_0x898530770, L_0x8985307e0, C4<1>;
L_0x898530850 .delay 1 (1,1,1) L_0x898530850/d;
v0x898bc41e0_0 .net "Cin", 0 0, L_0x898526b20;  1 drivers
v0x898bc4280_0 .net "Cout", 0 0, L_0x898530850;  1 drivers
v0x898bc4320_0 .net "P", 0 0, L_0x898530620;  1 drivers
v0x898bc43c0_0 .net "S", 0 0, L_0x898530690;  1 drivers
v0x898bc4460_0 .net "a", 0 0, L_0x8985269e0;  1 drivers
v0x898bc4500_0 .net "b", 0 0, L_0x898526a80;  1 drivers
v0x898bc45a0_0 .net "naCin", 0 0, L_0x898530770;  1 drivers
v0x898bc4640_0 .net "nab", 0 0, L_0x898530700;  1 drivers
v0x898bc46e0_0 .net "nbCin", 0 0, L_0x8985307e0;  1 drivers
S_0x898bc0900 .scope generate, "adder[23]" "adder[23]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b91680 .param/l "i" 1 6 21, +C4<010111>;
S_0x898bc0a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bc0900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6be80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6bec0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985308c0/d .functor XOR 1, L_0x898526bc0, L_0x898526c60, C4<0>, C4<0>;
L_0x8985308c0 .delay 1 (1,1,1) L_0x8985308c0/d;
L_0x898530930/d .functor XOR 1, L_0x8985308c0, L_0x898526d00, C4<0>, C4<0>;
L_0x898530930 .delay 1 (1,1,1) L_0x898530930/d;
L_0x8985309a0/d .functor NAND 1, L_0x898526bc0, L_0x898526c60, C4<1>, C4<1>;
L_0x8985309a0 .delay 1 (1,1,1) L_0x8985309a0/d;
L_0x898530a10/d .functor NAND 1, L_0x898526bc0, L_0x898526d00, C4<1>, C4<1>;
L_0x898530a10 .delay 1 (1,1,1) L_0x898530a10/d;
L_0x898530a80/d .functor NAND 1, L_0x898526c60, L_0x898526d00, C4<1>, C4<1>;
L_0x898530a80 .delay 1 (1,1,1) L_0x898530a80/d;
L_0x898530af0/d .functor NAND 1, L_0x8985309a0, L_0x898530a10, L_0x898530a80, C4<1>;
L_0x898530af0 .delay 1 (1,1,1) L_0x898530af0/d;
v0x898bc4780_0 .net "Cin", 0 0, L_0x898526d00;  1 drivers
v0x898bc4820_0 .net "Cout", 0 0, L_0x898530af0;  1 drivers
v0x898bc48c0_0 .net "P", 0 0, L_0x8985308c0;  1 drivers
v0x898bc4960_0 .net "S", 0 0, L_0x898530930;  1 drivers
v0x898bc4a00_0 .net "a", 0 0, L_0x898526bc0;  1 drivers
v0x898bc4aa0_0 .net "b", 0 0, L_0x898526c60;  1 drivers
v0x898bc4b40_0 .net "naCin", 0 0, L_0x898530a10;  1 drivers
v0x898bc4be0_0 .net "nab", 0 0, L_0x8985309a0;  1 drivers
v0x898bc4c80_0 .net "nbCin", 0 0, L_0x898530a80;  1 drivers
S_0x898bc0c00 .scope generate, "adder[24]" "adder[24]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b916c0 .param/l "i" 1 6 21, +C4<011000>;
S_0x898bc0d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bc0c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6bf00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6bf40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898530b60/d .functor XOR 1, L_0x898526da0, L_0x898526e40, C4<0>, C4<0>;
L_0x898530b60 .delay 1 (1,1,1) L_0x898530b60/d;
L_0x898530bd0/d .functor XOR 1, L_0x898530b60, L_0x898526ee0, C4<0>, C4<0>;
L_0x898530bd0 .delay 1 (1,1,1) L_0x898530bd0/d;
L_0x898530c40/d .functor NAND 1, L_0x898526da0, L_0x898526e40, C4<1>, C4<1>;
L_0x898530c40 .delay 1 (1,1,1) L_0x898530c40/d;
L_0x898530cb0/d .functor NAND 1, L_0x898526da0, L_0x898526ee0, C4<1>, C4<1>;
L_0x898530cb0 .delay 1 (1,1,1) L_0x898530cb0/d;
L_0x898530d20/d .functor NAND 1, L_0x898526e40, L_0x898526ee0, C4<1>, C4<1>;
L_0x898530d20 .delay 1 (1,1,1) L_0x898530d20/d;
L_0x898530d90/d .functor NAND 1, L_0x898530c40, L_0x898530cb0, L_0x898530d20, C4<1>;
L_0x898530d90 .delay 1 (1,1,1) L_0x898530d90/d;
v0x898bc4d20_0 .net "Cin", 0 0, L_0x898526ee0;  1 drivers
v0x898bc4dc0_0 .net "Cout", 0 0, L_0x898530d90;  1 drivers
v0x898bc4e60_0 .net "P", 0 0, L_0x898530b60;  1 drivers
v0x898bc4f00_0 .net "S", 0 0, L_0x898530bd0;  1 drivers
v0x898bc4fa0_0 .net "a", 0 0, L_0x898526da0;  1 drivers
v0x898bc5040_0 .net "b", 0 0, L_0x898526e40;  1 drivers
v0x898bc50e0_0 .net "naCin", 0 0, L_0x898530cb0;  1 drivers
v0x898bc5180_0 .net "nab", 0 0, L_0x898530c40;  1 drivers
v0x898bc5220_0 .net "nbCin", 0 0, L_0x898530d20;  1 drivers
S_0x898bc0f00 .scope generate, "adder[25]" "adder[25]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b91700 .param/l "i" 1 6 21, +C4<011001>;
S_0x898bc1080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bc0f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898b6bf80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898b6bfc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898530e00/d .functor XOR 1, L_0x898526f80, L_0x898527020, C4<0>, C4<0>;
L_0x898530e00 .delay 1 (1,1,1) L_0x898530e00/d;
L_0x898530e70/d .functor XOR 1, L_0x898530e00, L_0x8985270c0, C4<0>, C4<0>;
L_0x898530e70 .delay 1 (1,1,1) L_0x898530e70/d;
L_0x898530ee0/d .functor NAND 1, L_0x898526f80, L_0x898527020, C4<1>, C4<1>;
L_0x898530ee0 .delay 1 (1,1,1) L_0x898530ee0/d;
L_0x898530f50/d .functor NAND 1, L_0x898526f80, L_0x8985270c0, C4<1>, C4<1>;
L_0x898530f50 .delay 1 (1,1,1) L_0x898530f50/d;
L_0x898530fc0/d .functor NAND 1, L_0x898527020, L_0x8985270c0, C4<1>, C4<1>;
L_0x898530fc0 .delay 1 (1,1,1) L_0x898530fc0/d;
L_0x898531030/d .functor NAND 1, L_0x898530ee0, L_0x898530f50, L_0x898530fc0, C4<1>;
L_0x898531030 .delay 1 (1,1,1) L_0x898531030/d;
v0x898bc52c0_0 .net "Cin", 0 0, L_0x8985270c0;  1 drivers
v0x898bc5360_0 .net "Cout", 0 0, L_0x898531030;  1 drivers
v0x898bc5400_0 .net "P", 0 0, L_0x898530e00;  1 drivers
v0x898bc54a0_0 .net "S", 0 0, L_0x898530e70;  1 drivers
v0x898bc5540_0 .net "a", 0 0, L_0x898526f80;  1 drivers
v0x898bc55e0_0 .net "b", 0 0, L_0x898527020;  1 drivers
v0x898bc5680_0 .net "naCin", 0 0, L_0x898530f50;  1 drivers
v0x898bc5720_0 .net "nab", 0 0, L_0x898530ee0;  1 drivers
v0x898bc57c0_0 .net "nbCin", 0 0, L_0x898530fc0;  1 drivers
S_0x898bc1200 .scope generate, "adder[26]" "adder[26]" 6 21, 6 21 0, S_0x898bb8480;
 .timescale -9 -9;
P_0x898b91740 .param/l "i" 1 6 21, +C4<011010>;
S_0x898bc1380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bc1200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8000 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8040 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985310a0/d .functor XOR 1, L_0x898527160, L_0x898527200, C4<0>, C4<0>;
L_0x8985310a0 .delay 1 (1,1,1) L_0x8985310a0/d;
L_0x898531110/d .functor XOR 1, L_0x8985310a0, L_0x8985272a0, C4<0>, C4<0>;
L_0x898531110 .delay 1 (1,1,1) L_0x898531110/d;
L_0x898531180/d .functor NAND 1, L_0x898527160, L_0x898527200, C4<1>, C4<1>;
L_0x898531180 .delay 1 (1,1,1) L_0x898531180/d;
L_0x8985311f0/d .functor NAND 1, L_0x898527160, L_0x8985272a0, C4<1>, C4<1>;
L_0x8985311f0 .delay 1 (1,1,1) L_0x8985311f0/d;
L_0x898531260/d .functor NAND 1, L_0x898527200, L_0x8985272a0, C4<1>, C4<1>;
L_0x898531260 .delay 1 (1,1,1) L_0x898531260/d;
L_0x8985312d0/d .functor NAND 1, L_0x898531180, L_0x8985311f0, L_0x898531260, C4<1>;
L_0x8985312d0 .delay 1 (1,1,1) L_0x8985312d0/d;
v0x898bc5860_0 .net "Cin", 0 0, L_0x8985272a0;  1 drivers
v0x898bc5900_0 .net "Cout", 0 0, L_0x8985312d0;  1 drivers
v0x898bc59a0_0 .net "P", 0 0, L_0x8985310a0;  1 drivers
v0x898bc5a40_0 .net "S", 0 0, L_0x898531110;  1 drivers
v0x898bc5ae0_0 .net "a", 0 0, L_0x898527160;  1 drivers
v0x898bc5b80_0 .net "b", 0 0, L_0x898527200;  1 drivers
v0x898bc5c20_0 .net "naCin", 0 0, L_0x8985311f0;  1 drivers
v0x898bc5cc0_0 .net "nab", 0 0, L_0x898531180;  1 drivers
v0x898bc5d60_0 .net "nbCin", 0 0, L_0x898531260;  1 drivers
S_0x898bc1500 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898bb8480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8080 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc80c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898531340/d .functor XOR 1, L_0x898527340, L_0x8985273e0, C4<0>, C4<0>;
L_0x898531340 .delay 1 (1,1,1) L_0x898531340/d;
L_0x8985313b0/d .functor XOR 1, L_0x898531340, v0x898bc7160_0, C4<0>, C4<0>;
L_0x8985313b0 .delay 1 (1,1,1) L_0x8985313b0/d;
L_0x898531420/d .functor NAND 1, L_0x898527340, L_0x8985273e0, C4<1>, C4<1>;
L_0x898531420 .delay 1 (1,1,1) L_0x898531420/d;
L_0x898531490/d .functor NAND 1, L_0x898527340, v0x898bc7160_0, C4<1>, C4<1>;
L_0x898531490 .delay 1 (1,1,1) L_0x898531490/d;
L_0x898531500/d .functor NAND 1, L_0x8985273e0, v0x898bc7160_0, C4<1>, C4<1>;
L_0x898531500 .delay 1 (1,1,1) L_0x898531500/d;
L_0x898531570/d .functor NAND 1, L_0x898531420, L_0x898531490, L_0x898531500, C4<1>;
L_0x898531570 .delay 1 (1,1,1) L_0x898531570/d;
v0x898bc5e00_0 .net "Cin", 0 0, v0x898bc7160_0;  alias, 1 drivers
v0x898bc5ea0_0 .net "Cout", 0 0, L_0x898531570;  1 drivers
v0x898bc5f40_0 .net "P", 0 0, L_0x898531340;  1 drivers
v0x898bc5fe0_0 .net "S", 0 0, L_0x8985313b0;  1 drivers
v0x898bc6080_0 .net "a", 0 0, L_0x898527340;  1 drivers
v0x898bc6120_0 .net "b", 0 0, L_0x8985273e0;  1 drivers
v0x898bc61c0_0 .net "naCin", 0 0, L_0x898531490;  1 drivers
v0x898bc6260_0 .net "nab", 0 0, L_0x898531420;  1 drivers
v0x898bc6300_0 .net "nbCin", 0 0, L_0x898531500;  1 drivers
S_0x898bc1680 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898bb8000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 28 "in";
    .port_info 2 /OUTPUT 28 "out";
P_0x898b91040 .param/l "N" 0 8 4, +C4<00000000000000000000000000011100>;
v0x898bc6e40_0 .net "clk", 0 0, v0x898bc73e0_0;  alias, 1 drivers
v0x898bc6ee0_0 .net "in", 27 0, L_0x899795540;  1 drivers
v0x898bc6f80_0 .var "out", 27 0;
E_0x8997019c0 .event posedge, v0x898bc6d00_0;
S_0x898bc1800 .scope generate, "WIDTH_TEST[28]" "WIDTH_TEST[28]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898b919c0 .param/l "w" 1 3 23, +C4<011100>;
v0x898bda300_0 .var "A", 27 0;
v0x898bda3a0_0 .var "B", 27 0;
v0x898bda440_0 .var "Cin", 0 0;
v0x898bda4e0_0 .net "Cout", 0 0, L_0x89853a940;  1 drivers
v0x898bda580_0 .net "P", 27 0, L_0x899795680;  1 drivers
v0x898bda620_0 .net "S", 27 0, L_0x898a7f8e0;  1 drivers
v0x898bda6c0_0 .var "clk", 0 0;
v0x898bda760_0 .var "expected_sum", 28 0;
v0x898bda800_0 .net "out", 28 0, v0x898bda260_0;  1 drivers
L_0x8997957c0 .concat [ 28 1 0 0], L_0x898a7f8e0, L_0x89853a940;
S_0x898bc1980 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898bc1800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 28 "A";
    .port_info 3 /INPUT 28 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 28 "P";
    .port_info 7 /OUTPUT 28 "S";
P_0x898b91a00 .param/l "N" 0 4 7, +C4<00000000000000000000000000011100>;
L_0x898546060 .functor NOT 1, v0x898bda6c0_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc7a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x8985460d0 .functor AND 1, L_0x898546060, L_0x898cbc7a8, C4<1>, C4<1>;
v0x898bd9ae0_0 .net "A", 27 0, v0x898bda300_0;  1 drivers
v0x898bd9b80_0 .net "B", 27 0, v0x898bda3a0_0;  1 drivers
v0x898bd9c20_0 .net "Cin", 0 0, v0x898bda440_0;  1 drivers
v0x898bd9cc0_0 .net "Cout", 0 0, L_0x89853a940;  alias, 1 drivers
v0x898bd9d60_0 .net "P", 27 0, L_0x899795680;  alias, 1 drivers
v0x898bd9e00_0 .net "RCA_sum", 27 0, L_0x899795720;  1 drivers
v0x898bd9ea0_0 .net "S", 27 0, L_0x898a7f8e0;  alias, 1 drivers
v0x898bd9f40_0 .net *"_ivl_0", 0 0, L_0x898546060;  1 drivers
v0x898bd9fe0_0 .net "clk", 0 0, v0x898bda6c0_0;  1 drivers
v0x898bda080_0 .net "enable", 0 0, L_0x898cbc7a8;  1 drivers
S_0x898bc1b00 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898bc1980;
 .timescale -9 -9;
    .port_info 0 /INPUT 28 "in";
    .port_info 1 /OUTPUT 28 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898b91a80 .param/l "N" 0 5 4, +C4<00000000000000000000000000011100>;
o0x898c717a0 .functor BUFZ 28, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898bc75c0_0 name=_ivl_0
v0x898bc7660_0 .net "control", 0 0, L_0x8985460d0;  1 drivers
v0x898bc7700_0 .net "in", 27 0, L_0x899795720;  alias, 1 drivers
v0x898bc77a0_0 .net "out", 27 0, L_0x898a7f8e0;  alias, 1 drivers
L_0x898a7f8e0 .functor MUXZ 28, o0x898c717a0, L_0x899795720, L_0x8985460d0, C4<>;
S_0x898bc1c80 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898bc1980;
 .timescale -9 -9;
    .port_info 0 /INPUT 28 "A";
    .port_info 1 /INPUT 28 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 28 "P";
    .port_info 5 /OUTPUT 28 "S";
P_0x898b91ac0 .param/l "N" 0 6 4, +C4<00000000000000000000000000011100>;
v0x898bd9680_0 .net "A", 27 0, v0x898bda300_0;  alias, 1 drivers
v0x898bd9720_0 .net "B", 27 0, v0x898bda3a0_0;  alias, 1 drivers
v0x898bd97c0_0 .net "C", 27 0, L_0x8997955e0;  1 drivers
v0x898bd9860_0 .net "Cin", 0 0, v0x898bda440_0;  alias, 1 drivers
v0x898bd9900_0 .net "Cout", 0 0, L_0x89853a940;  alias, 1 drivers
v0x898bd99a0_0 .net "P", 27 0, L_0x899795680;  alias, 1 drivers
v0x898bd9a40_0 .net "S", 27 0, L_0x899795720;  alias, 1 drivers
L_0x898527520 .part v0x898bda300_0, 1, 1;
L_0x8985275c0 .part v0x898bda3a0_0, 1, 1;
L_0x898527660 .part L_0x8997955e0, 0, 1;
L_0x898527700 .part v0x898bda300_0, 2, 1;
L_0x8985277a0 .part v0x898bda3a0_0, 2, 1;
L_0x898527840 .part L_0x8997955e0, 1, 1;
L_0x8985278e0 .part v0x898bda300_0, 3, 1;
L_0x898527980 .part v0x898bda3a0_0, 3, 1;
L_0x898527a20 .part L_0x8997955e0, 2, 1;
L_0x898527ac0 .part v0x898bda300_0, 4, 1;
L_0x898527b60 .part v0x898bda3a0_0, 4, 1;
L_0x898527c00 .part L_0x8997955e0, 3, 1;
L_0x898527ca0 .part v0x898bda300_0, 5, 1;
L_0x898527d40 .part v0x898bda3a0_0, 5, 1;
L_0x898527de0 .part L_0x8997955e0, 4, 1;
L_0x898527e80 .part v0x898bda300_0, 6, 1;
L_0x898527f20 .part v0x898bda3a0_0, 6, 1;
L_0x8985380a0 .part L_0x8997955e0, 5, 1;
L_0x898538140 .part v0x898bda300_0, 7, 1;
L_0x8985381e0 .part v0x898bda3a0_0, 7, 1;
L_0x898538280 .part L_0x8997955e0, 6, 1;
L_0x898538000 .part v0x898bda300_0, 8, 1;
L_0x898538320 .part v0x898bda3a0_0, 8, 1;
L_0x8985383c0 .part L_0x8997955e0, 7, 1;
L_0x898538460 .part v0x898bda300_0, 9, 1;
L_0x898538500 .part v0x898bda3a0_0, 9, 1;
L_0x8985385a0 .part L_0x8997955e0, 8, 1;
L_0x898538640 .part v0x898bda300_0, 10, 1;
L_0x8985386e0 .part v0x898bda3a0_0, 10, 1;
L_0x898538780 .part L_0x8997955e0, 9, 1;
L_0x898538820 .part v0x898bda300_0, 11, 1;
L_0x8985388c0 .part v0x898bda3a0_0, 11, 1;
L_0x898538960 .part L_0x8997955e0, 10, 1;
L_0x898538a00 .part v0x898bda300_0, 12, 1;
L_0x898538aa0 .part v0x898bda3a0_0, 12, 1;
L_0x898538b40 .part L_0x8997955e0, 11, 1;
L_0x898538be0 .part v0x898bda300_0, 13, 1;
L_0x898538c80 .part v0x898bda3a0_0, 13, 1;
L_0x898538d20 .part L_0x8997955e0, 12, 1;
L_0x898538dc0 .part v0x898bda300_0, 14, 1;
L_0x898538e60 .part v0x898bda3a0_0, 14, 1;
L_0x898538f00 .part L_0x8997955e0, 13, 1;
L_0x898538fa0 .part v0x898bda300_0, 15, 1;
L_0x898539040 .part v0x898bda3a0_0, 15, 1;
L_0x8985390e0 .part L_0x8997955e0, 14, 1;
L_0x898539180 .part v0x898bda300_0, 16, 1;
L_0x898539220 .part v0x898bda3a0_0, 16, 1;
L_0x8985392c0 .part L_0x8997955e0, 15, 1;
L_0x898539360 .part v0x898bda300_0, 17, 1;
L_0x898539400 .part v0x898bda3a0_0, 17, 1;
L_0x8985394a0 .part L_0x8997955e0, 16, 1;
L_0x898539540 .part v0x898bda300_0, 18, 1;
L_0x8985395e0 .part v0x898bda3a0_0, 18, 1;
L_0x898539680 .part L_0x8997955e0, 17, 1;
L_0x898539720 .part v0x898bda300_0, 19, 1;
L_0x8985397c0 .part v0x898bda3a0_0, 19, 1;
L_0x898539860 .part L_0x8997955e0, 18, 1;
L_0x898539900 .part v0x898bda300_0, 20, 1;
L_0x8985399a0 .part v0x898bda3a0_0, 20, 1;
L_0x898539a40 .part L_0x8997955e0, 19, 1;
L_0x898539ae0 .part v0x898bda300_0, 21, 1;
L_0x898539b80 .part v0x898bda3a0_0, 21, 1;
L_0x898539c20 .part L_0x8997955e0, 20, 1;
L_0x898539cc0 .part v0x898bda300_0, 22, 1;
L_0x898539d60 .part v0x898bda3a0_0, 22, 1;
L_0x898539e00 .part L_0x8997955e0, 21, 1;
L_0x898539ea0 .part v0x898bda300_0, 23, 1;
L_0x898539f40 .part v0x898bda3a0_0, 23, 1;
L_0x898539fe0 .part L_0x8997955e0, 22, 1;
L_0x89853a080 .part v0x898bda300_0, 24, 1;
L_0x89853a120 .part v0x898bda3a0_0, 24, 1;
L_0x89853a1c0 .part L_0x8997955e0, 23, 1;
L_0x89853a260 .part v0x898bda300_0, 25, 1;
L_0x89853a300 .part v0x898bda3a0_0, 25, 1;
L_0x89853a3a0 .part L_0x8997955e0, 24, 1;
L_0x89853a440 .part v0x898bda300_0, 26, 1;
L_0x89853a4e0 .part v0x898bda3a0_0, 26, 1;
L_0x89853a580 .part L_0x8997955e0, 25, 1;
L_0x89853a620 .part v0x898bda300_0, 27, 1;
L_0x89853a6c0 .part v0x898bda3a0_0, 27, 1;
L_0x89853a760 .part L_0x8997955e0, 26, 1;
L_0x89853a800 .part v0x898bda300_0, 0, 1;
L_0x89853a8a0 .part v0x898bda3a0_0, 0, 1;
LS_0x8997955e0_0_0 .concat8 [ 1 1 1 1], L_0x898545ff0, L_0x8985318f0, L_0x898531b90, L_0x898531e30;
LS_0x8997955e0_0_4 .concat8 [ 1 1 1 1], L_0x8985320d0, L_0x898532370, L_0x898532610, L_0x8985328b0;
LS_0x8997955e0_0_8 .concat8 [ 1 1 1 1], L_0x898532b50, L_0x898532df0, L_0x898533090, L_0x898533330;
LS_0x8997955e0_0_12 .concat8 [ 1 1 1 1], L_0x8985335d0, L_0x898533870, L_0x898533b10, L_0x898533db0;
LS_0x8997955e0_0_16 .concat8 [ 1 1 1 1], L_0x898544070, L_0x898544310, L_0x8985445b0, L_0x898544850;
LS_0x8997955e0_0_20 .concat8 [ 1 1 1 1], L_0x898544af0, L_0x898544d90, L_0x898545030, L_0x8985452d0;
LS_0x8997955e0_0_24 .concat8 [ 1 1 1 1], L_0x898545570, L_0x898545810, L_0x898545ab0, L_0x898545d50;
LS_0x8997955e0_1_0 .concat8 [ 4 4 4 4], LS_0x8997955e0_0_0, LS_0x8997955e0_0_4, LS_0x8997955e0_0_8, LS_0x8997955e0_0_12;
LS_0x8997955e0_1_4 .concat8 [ 4 4 4 0], LS_0x8997955e0_0_16, LS_0x8997955e0_0_20, LS_0x8997955e0_0_24;
L_0x8997955e0 .concat8 [ 16 12 0 0], LS_0x8997955e0_1_0, LS_0x8997955e0_1_4;
LS_0x899795680_0_0 .concat8 [ 1 1 1 1], L_0x898545dc0, L_0x8985316c0, L_0x898531960, L_0x898531c00;
LS_0x899795680_0_4 .concat8 [ 1 1 1 1], L_0x898531ea0, L_0x898532140, L_0x8985323e0, L_0x898532680;
LS_0x899795680_0_8 .concat8 [ 1 1 1 1], L_0x898532920, L_0x898532bc0, L_0x898532e60, L_0x898533100;
LS_0x899795680_0_12 .concat8 [ 1 1 1 1], L_0x8985333a0, L_0x898533640, L_0x8985338e0, L_0x898533b80;
LS_0x899795680_0_16 .concat8 [ 1 1 1 1], L_0x898533e20, L_0x8985440e0, L_0x898544380, L_0x898544620;
LS_0x899795680_0_20 .concat8 [ 1 1 1 1], L_0x8985448c0, L_0x898544b60, L_0x898544e00, L_0x8985450a0;
LS_0x899795680_0_24 .concat8 [ 1 1 1 1], L_0x898545340, L_0x8985455e0, L_0x898545880, L_0x898545b20;
LS_0x899795680_1_0 .concat8 [ 4 4 4 4], LS_0x899795680_0_0, LS_0x899795680_0_4, LS_0x899795680_0_8, LS_0x899795680_0_12;
LS_0x899795680_1_4 .concat8 [ 4 4 4 0], LS_0x899795680_0_16, LS_0x899795680_0_20, LS_0x899795680_0_24;
L_0x899795680 .concat8 [ 16 12 0 0], LS_0x899795680_1_0, LS_0x899795680_1_4;
LS_0x899795720_0_0 .concat8 [ 1 1 1 1], L_0x898545e30, L_0x898531730, L_0x8985319d0, L_0x898531c70;
LS_0x899795720_0_4 .concat8 [ 1 1 1 1], L_0x898531f10, L_0x8985321b0, L_0x898532450, L_0x8985326f0;
LS_0x899795720_0_8 .concat8 [ 1 1 1 1], L_0x898532990, L_0x898532c30, L_0x898532ed0, L_0x898533170;
LS_0x899795720_0_12 .concat8 [ 1 1 1 1], L_0x898533410, L_0x8985336b0, L_0x898533950, L_0x898533bf0;
LS_0x899795720_0_16 .concat8 [ 1 1 1 1], L_0x898533e90, L_0x898544150, L_0x8985443f0, L_0x898544690;
LS_0x899795720_0_20 .concat8 [ 1 1 1 1], L_0x898544930, L_0x898544bd0, L_0x898544e70, L_0x898545110;
LS_0x899795720_0_24 .concat8 [ 1 1 1 1], L_0x8985453b0, L_0x898545650, L_0x8985458f0, L_0x898545b90;
LS_0x899795720_1_0 .concat8 [ 4 4 4 4], LS_0x899795720_0_0, LS_0x899795720_0_4, LS_0x899795720_0_8, LS_0x899795720_0_12;
LS_0x899795720_1_4 .concat8 [ 4 4 4 0], LS_0x899795720_0_16, LS_0x899795720_0_20, LS_0x899795720_0_24;
L_0x899795720 .concat8 [ 16 12 0 0], LS_0x899795720_1_0, LS_0x899795720_1_4;
L_0x89853a940 .part L_0x8997955e0, 27, 1;
S_0x898bc1e00 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b91b00 .param/l "i" 1 6 21, +C4<01>;
S_0x898bc1f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bc1e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8100 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8140 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985316c0/d .functor XOR 1, L_0x898527520, L_0x8985275c0, C4<0>, C4<0>;
L_0x8985316c0 .delay 1 (1,1,1) L_0x8985316c0/d;
L_0x898531730/d .functor XOR 1, L_0x8985316c0, L_0x898527660, C4<0>, C4<0>;
L_0x898531730 .delay 1 (1,1,1) L_0x898531730/d;
L_0x8985317a0/d .functor NAND 1, L_0x898527520, L_0x8985275c0, C4<1>, C4<1>;
L_0x8985317a0 .delay 1 (1,1,1) L_0x8985317a0/d;
L_0x898531810/d .functor NAND 1, L_0x898527520, L_0x898527660, C4<1>, C4<1>;
L_0x898531810 .delay 1 (1,1,1) L_0x898531810/d;
L_0x898531880/d .functor NAND 1, L_0x8985275c0, L_0x898527660, C4<1>, C4<1>;
L_0x898531880 .delay 1 (1,1,1) L_0x898531880/d;
L_0x8985318f0/d .functor NAND 1, L_0x8985317a0, L_0x898531810, L_0x898531880, C4<1>;
L_0x8985318f0 .delay 1 (1,1,1) L_0x8985318f0/d;
v0x898bc7840_0 .net "Cin", 0 0, L_0x898527660;  1 drivers
v0x898bc78e0_0 .net "Cout", 0 0, L_0x8985318f0;  1 drivers
v0x898bc7980_0 .net "P", 0 0, L_0x8985316c0;  1 drivers
v0x898bc7a20_0 .net "S", 0 0, L_0x898531730;  1 drivers
v0x898bc7ac0_0 .net "a", 0 0, L_0x898527520;  1 drivers
v0x898bc7b60_0 .net "b", 0 0, L_0x8985275c0;  1 drivers
v0x898bc7c00_0 .net "naCin", 0 0, L_0x898531810;  1 drivers
v0x898bc7ca0_0 .net "nab", 0 0, L_0x8985317a0;  1 drivers
v0x898bc7d40_0 .net "nbCin", 0 0, L_0x898531880;  1 drivers
S_0x898bc2100 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b91b40 .param/l "i" 1 6 21, +C4<010>;
S_0x898bc2280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bc2100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8180 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc81c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898531960/d .functor XOR 1, L_0x898527700, L_0x8985277a0, C4<0>, C4<0>;
L_0x898531960 .delay 1 (1,1,1) L_0x898531960/d;
L_0x8985319d0/d .functor XOR 1, L_0x898531960, L_0x898527840, C4<0>, C4<0>;
L_0x8985319d0 .delay 1 (1,1,1) L_0x8985319d0/d;
L_0x898531a40/d .functor NAND 1, L_0x898527700, L_0x8985277a0, C4<1>, C4<1>;
L_0x898531a40 .delay 1 (1,1,1) L_0x898531a40/d;
L_0x898531ab0/d .functor NAND 1, L_0x898527700, L_0x898527840, C4<1>, C4<1>;
L_0x898531ab0 .delay 1 (1,1,1) L_0x898531ab0/d;
L_0x898531b20/d .functor NAND 1, L_0x8985277a0, L_0x898527840, C4<1>, C4<1>;
L_0x898531b20 .delay 1 (1,1,1) L_0x898531b20/d;
L_0x898531b90/d .functor NAND 1, L_0x898531a40, L_0x898531ab0, L_0x898531b20, C4<1>;
L_0x898531b90 .delay 1 (1,1,1) L_0x898531b90/d;
v0x898bc7de0_0 .net "Cin", 0 0, L_0x898527840;  1 drivers
v0x898bc7e80_0 .net "Cout", 0 0, L_0x898531b90;  1 drivers
v0x898bc7f20_0 .net "P", 0 0, L_0x898531960;  1 drivers
v0x898bcc000_0 .net "S", 0 0, L_0x8985319d0;  1 drivers
v0x898bcc0a0_0 .net "a", 0 0, L_0x898527700;  1 drivers
v0x898bcc140_0 .net "b", 0 0, L_0x8985277a0;  1 drivers
v0x898bcc1e0_0 .net "naCin", 0 0, L_0x898531ab0;  1 drivers
v0x898bcc280_0 .net "nab", 0 0, L_0x898531a40;  1 drivers
v0x898bcc320_0 .net "nbCin", 0 0, L_0x898531b20;  1 drivers
S_0x898bc2400 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b91b80 .param/l "i" 1 6 21, +C4<011>;
S_0x898bc2580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bc2400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8200 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8240 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898531c00/d .functor XOR 1, L_0x8985278e0, L_0x898527980, C4<0>, C4<0>;
L_0x898531c00 .delay 1 (1,1,1) L_0x898531c00/d;
L_0x898531c70/d .functor XOR 1, L_0x898531c00, L_0x898527a20, C4<0>, C4<0>;
L_0x898531c70 .delay 1 (1,1,1) L_0x898531c70/d;
L_0x898531ce0/d .functor NAND 1, L_0x8985278e0, L_0x898527980, C4<1>, C4<1>;
L_0x898531ce0 .delay 1 (1,1,1) L_0x898531ce0/d;
L_0x898531d50/d .functor NAND 1, L_0x8985278e0, L_0x898527a20, C4<1>, C4<1>;
L_0x898531d50 .delay 1 (1,1,1) L_0x898531d50/d;
L_0x898531dc0/d .functor NAND 1, L_0x898527980, L_0x898527a20, C4<1>, C4<1>;
L_0x898531dc0 .delay 1 (1,1,1) L_0x898531dc0/d;
L_0x898531e30/d .functor NAND 1, L_0x898531ce0, L_0x898531d50, L_0x898531dc0, C4<1>;
L_0x898531e30 .delay 1 (1,1,1) L_0x898531e30/d;
v0x898bcc3c0_0 .net "Cin", 0 0, L_0x898527a20;  1 drivers
v0x898bcc460_0 .net "Cout", 0 0, L_0x898531e30;  1 drivers
v0x898bcc500_0 .net "P", 0 0, L_0x898531c00;  1 drivers
v0x898bcc5a0_0 .net "S", 0 0, L_0x898531c70;  1 drivers
v0x898bcc640_0 .net "a", 0 0, L_0x8985278e0;  1 drivers
v0x898bcc6e0_0 .net "b", 0 0, L_0x898527980;  1 drivers
v0x898bcc780_0 .net "naCin", 0 0, L_0x898531d50;  1 drivers
v0x898bcc820_0 .net "nab", 0 0, L_0x898531ce0;  1 drivers
v0x898bcc8c0_0 .net "nbCin", 0 0, L_0x898531dc0;  1 drivers
S_0x898bc2700 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b91bc0 .param/l "i" 1 6 21, +C4<0100>;
S_0x898bc2880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bc2700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8280 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc82c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898531ea0/d .functor XOR 1, L_0x898527ac0, L_0x898527b60, C4<0>, C4<0>;
L_0x898531ea0 .delay 1 (1,1,1) L_0x898531ea0/d;
L_0x898531f10/d .functor XOR 1, L_0x898531ea0, L_0x898527c00, C4<0>, C4<0>;
L_0x898531f10 .delay 1 (1,1,1) L_0x898531f10/d;
L_0x898531f80/d .functor NAND 1, L_0x898527ac0, L_0x898527b60, C4<1>, C4<1>;
L_0x898531f80 .delay 1 (1,1,1) L_0x898531f80/d;
L_0x898531ff0/d .functor NAND 1, L_0x898527ac0, L_0x898527c00, C4<1>, C4<1>;
L_0x898531ff0 .delay 1 (1,1,1) L_0x898531ff0/d;
L_0x898532060/d .functor NAND 1, L_0x898527b60, L_0x898527c00, C4<1>, C4<1>;
L_0x898532060 .delay 1 (1,1,1) L_0x898532060/d;
L_0x8985320d0/d .functor NAND 1, L_0x898531f80, L_0x898531ff0, L_0x898532060, C4<1>;
L_0x8985320d0 .delay 1 (1,1,1) L_0x8985320d0/d;
v0x898bcc960_0 .net "Cin", 0 0, L_0x898527c00;  1 drivers
v0x898bcca00_0 .net "Cout", 0 0, L_0x8985320d0;  1 drivers
v0x898bccaa0_0 .net "P", 0 0, L_0x898531ea0;  1 drivers
v0x898bccb40_0 .net "S", 0 0, L_0x898531f10;  1 drivers
v0x898bccbe0_0 .net "a", 0 0, L_0x898527ac0;  1 drivers
v0x898bccc80_0 .net "b", 0 0, L_0x898527b60;  1 drivers
v0x898bccd20_0 .net "naCin", 0 0, L_0x898531ff0;  1 drivers
v0x898bccdc0_0 .net "nab", 0 0, L_0x898531f80;  1 drivers
v0x898bcce60_0 .net "nbCin", 0 0, L_0x898532060;  1 drivers
S_0x898bc2a00 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b91c40 .param/l "i" 1 6 21, +C4<0101>;
S_0x898bc2b80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bc2a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8300 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8340 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898532140/d .functor XOR 1, L_0x898527ca0, L_0x898527d40, C4<0>, C4<0>;
L_0x898532140 .delay 1 (1,1,1) L_0x898532140/d;
L_0x8985321b0/d .functor XOR 1, L_0x898532140, L_0x898527de0, C4<0>, C4<0>;
L_0x8985321b0 .delay 1 (1,1,1) L_0x8985321b0/d;
L_0x898532220/d .functor NAND 1, L_0x898527ca0, L_0x898527d40, C4<1>, C4<1>;
L_0x898532220 .delay 1 (1,1,1) L_0x898532220/d;
L_0x898532290/d .functor NAND 1, L_0x898527ca0, L_0x898527de0, C4<1>, C4<1>;
L_0x898532290 .delay 1 (1,1,1) L_0x898532290/d;
L_0x898532300/d .functor NAND 1, L_0x898527d40, L_0x898527de0, C4<1>, C4<1>;
L_0x898532300 .delay 1 (1,1,1) L_0x898532300/d;
L_0x898532370/d .functor NAND 1, L_0x898532220, L_0x898532290, L_0x898532300, C4<1>;
L_0x898532370 .delay 1 (1,1,1) L_0x898532370/d;
v0x898bccf00_0 .net "Cin", 0 0, L_0x898527de0;  1 drivers
v0x898bccfa0_0 .net "Cout", 0 0, L_0x898532370;  1 drivers
v0x898bcd040_0 .net "P", 0 0, L_0x898532140;  1 drivers
v0x898bcd0e0_0 .net "S", 0 0, L_0x8985321b0;  1 drivers
v0x898bcd180_0 .net "a", 0 0, L_0x898527ca0;  1 drivers
v0x898bcd220_0 .net "b", 0 0, L_0x898527d40;  1 drivers
v0x898bcd2c0_0 .net "naCin", 0 0, L_0x898532290;  1 drivers
v0x898bcd360_0 .net "nab", 0 0, L_0x898532220;  1 drivers
v0x898bcd400_0 .net "nbCin", 0 0, L_0x898532300;  1 drivers
S_0x898bc2d00 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b91c80 .param/l "i" 1 6 21, +C4<0110>;
S_0x898bc2e80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bc2d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8380 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc83c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985323e0/d .functor XOR 1, L_0x898527e80, L_0x898527f20, C4<0>, C4<0>;
L_0x8985323e0 .delay 1 (1,1,1) L_0x8985323e0/d;
L_0x898532450/d .functor XOR 1, L_0x8985323e0, L_0x8985380a0, C4<0>, C4<0>;
L_0x898532450 .delay 1 (1,1,1) L_0x898532450/d;
L_0x8985324c0/d .functor NAND 1, L_0x898527e80, L_0x898527f20, C4<1>, C4<1>;
L_0x8985324c0 .delay 1 (1,1,1) L_0x8985324c0/d;
L_0x898532530/d .functor NAND 1, L_0x898527e80, L_0x8985380a0, C4<1>, C4<1>;
L_0x898532530 .delay 1 (1,1,1) L_0x898532530/d;
L_0x8985325a0/d .functor NAND 1, L_0x898527f20, L_0x8985380a0, C4<1>, C4<1>;
L_0x8985325a0 .delay 1 (1,1,1) L_0x8985325a0/d;
L_0x898532610/d .functor NAND 1, L_0x8985324c0, L_0x898532530, L_0x8985325a0, C4<1>;
L_0x898532610 .delay 1 (1,1,1) L_0x898532610/d;
v0x898bcd4a0_0 .net "Cin", 0 0, L_0x8985380a0;  1 drivers
v0x898bcd540_0 .net "Cout", 0 0, L_0x898532610;  1 drivers
v0x898bcd5e0_0 .net "P", 0 0, L_0x8985323e0;  1 drivers
v0x898bcd680_0 .net "S", 0 0, L_0x898532450;  1 drivers
v0x898bcd720_0 .net "a", 0 0, L_0x898527e80;  1 drivers
v0x898bcd7c0_0 .net "b", 0 0, L_0x898527f20;  1 drivers
v0x898bcd860_0 .net "naCin", 0 0, L_0x898532530;  1 drivers
v0x898bcd900_0 .net "nab", 0 0, L_0x8985324c0;  1 drivers
v0x898bcd9a0_0 .net "nbCin", 0 0, L_0x8985325a0;  1 drivers
S_0x898bc3000 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b91cc0 .param/l "i" 1 6 21, +C4<0111>;
S_0x898bc3180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bc3000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8400 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8440 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898532680/d .functor XOR 1, L_0x898538140, L_0x8985381e0, C4<0>, C4<0>;
L_0x898532680 .delay 1 (1,1,1) L_0x898532680/d;
L_0x8985326f0/d .functor XOR 1, L_0x898532680, L_0x898538280, C4<0>, C4<0>;
L_0x8985326f0 .delay 1 (1,1,1) L_0x8985326f0/d;
L_0x898532760/d .functor NAND 1, L_0x898538140, L_0x8985381e0, C4<1>, C4<1>;
L_0x898532760 .delay 1 (1,1,1) L_0x898532760/d;
L_0x8985327d0/d .functor NAND 1, L_0x898538140, L_0x898538280, C4<1>, C4<1>;
L_0x8985327d0 .delay 1 (1,1,1) L_0x8985327d0/d;
L_0x898532840/d .functor NAND 1, L_0x8985381e0, L_0x898538280, C4<1>, C4<1>;
L_0x898532840 .delay 1 (1,1,1) L_0x898532840/d;
L_0x8985328b0/d .functor NAND 1, L_0x898532760, L_0x8985327d0, L_0x898532840, C4<1>;
L_0x8985328b0 .delay 1 (1,1,1) L_0x8985328b0/d;
v0x898bcda40_0 .net "Cin", 0 0, L_0x898538280;  1 drivers
v0x898bcdae0_0 .net "Cout", 0 0, L_0x8985328b0;  1 drivers
v0x898bcdb80_0 .net "P", 0 0, L_0x898532680;  1 drivers
v0x898bcdc20_0 .net "S", 0 0, L_0x8985326f0;  1 drivers
v0x898bcdcc0_0 .net "a", 0 0, L_0x898538140;  1 drivers
v0x898bcdd60_0 .net "b", 0 0, L_0x8985381e0;  1 drivers
v0x898bcde00_0 .net "naCin", 0 0, L_0x8985327d0;  1 drivers
v0x898bcdea0_0 .net "nab", 0 0, L_0x898532760;  1 drivers
v0x898bcdf40_0 .net "nbCin", 0 0, L_0x898532840;  1 drivers
S_0x898bc3300 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b91d00 .param/l "i" 1 6 21, +C4<01000>;
S_0x898bc3480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bc3300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8480 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc84c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898532920/d .functor XOR 1, L_0x898538000, L_0x898538320, C4<0>, C4<0>;
L_0x898532920 .delay 1 (1,1,1) L_0x898532920/d;
L_0x898532990/d .functor XOR 1, L_0x898532920, L_0x8985383c0, C4<0>, C4<0>;
L_0x898532990 .delay 1 (1,1,1) L_0x898532990/d;
L_0x898532a00/d .functor NAND 1, L_0x898538000, L_0x898538320, C4<1>, C4<1>;
L_0x898532a00 .delay 1 (1,1,1) L_0x898532a00/d;
L_0x898532a70/d .functor NAND 1, L_0x898538000, L_0x8985383c0, C4<1>, C4<1>;
L_0x898532a70 .delay 1 (1,1,1) L_0x898532a70/d;
L_0x898532ae0/d .functor NAND 1, L_0x898538320, L_0x8985383c0, C4<1>, C4<1>;
L_0x898532ae0 .delay 1 (1,1,1) L_0x898532ae0/d;
L_0x898532b50/d .functor NAND 1, L_0x898532a00, L_0x898532a70, L_0x898532ae0, C4<1>;
L_0x898532b50 .delay 1 (1,1,1) L_0x898532b50/d;
v0x898bcdfe0_0 .net "Cin", 0 0, L_0x8985383c0;  1 drivers
v0x898bce080_0 .net "Cout", 0 0, L_0x898532b50;  1 drivers
v0x898bce120_0 .net "P", 0 0, L_0x898532920;  1 drivers
v0x898bce1c0_0 .net "S", 0 0, L_0x898532990;  1 drivers
v0x898bce260_0 .net "a", 0 0, L_0x898538000;  1 drivers
v0x898bce300_0 .net "b", 0 0, L_0x898538320;  1 drivers
v0x898bce3a0_0 .net "naCin", 0 0, L_0x898532a70;  1 drivers
v0x898bce440_0 .net "nab", 0 0, L_0x898532a00;  1 drivers
v0x898bce4e0_0 .net "nbCin", 0 0, L_0x898532ae0;  1 drivers
S_0x898bc3600 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b91c00 .param/l "i" 1 6 21, +C4<01001>;
S_0x898bc3780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bc3600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8580 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc85c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898532bc0/d .functor XOR 1, L_0x898538460, L_0x898538500, C4<0>, C4<0>;
L_0x898532bc0 .delay 1 (1,1,1) L_0x898532bc0/d;
L_0x898532c30/d .functor XOR 1, L_0x898532bc0, L_0x8985385a0, C4<0>, C4<0>;
L_0x898532c30 .delay 1 (1,1,1) L_0x898532c30/d;
L_0x898532ca0/d .functor NAND 1, L_0x898538460, L_0x898538500, C4<1>, C4<1>;
L_0x898532ca0 .delay 1 (1,1,1) L_0x898532ca0/d;
L_0x898532d10/d .functor NAND 1, L_0x898538460, L_0x8985385a0, C4<1>, C4<1>;
L_0x898532d10 .delay 1 (1,1,1) L_0x898532d10/d;
L_0x898532d80/d .functor NAND 1, L_0x898538500, L_0x8985385a0, C4<1>, C4<1>;
L_0x898532d80 .delay 1 (1,1,1) L_0x898532d80/d;
L_0x898532df0/d .functor NAND 1, L_0x898532ca0, L_0x898532d10, L_0x898532d80, C4<1>;
L_0x898532df0 .delay 1 (1,1,1) L_0x898532df0/d;
v0x898bce580_0 .net "Cin", 0 0, L_0x8985385a0;  1 drivers
v0x898bce620_0 .net "Cout", 0 0, L_0x898532df0;  1 drivers
v0x898bce6c0_0 .net "P", 0 0, L_0x898532bc0;  1 drivers
v0x898bce760_0 .net "S", 0 0, L_0x898532c30;  1 drivers
v0x898bce800_0 .net "a", 0 0, L_0x898538460;  1 drivers
v0x898bce8a0_0 .net "b", 0 0, L_0x898538500;  1 drivers
v0x898bce940_0 .net "naCin", 0 0, L_0x898532d10;  1 drivers
v0x898bce9e0_0 .net "nab", 0 0, L_0x898532ca0;  1 drivers
v0x898bcea80_0 .net "nbCin", 0 0, L_0x898532d80;  1 drivers
S_0x898bc3900 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b91d40 .param/l "i" 1 6 21, +C4<01010>;
S_0x898bc3a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bc3900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8600 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8640 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898532e60/d .functor XOR 1, L_0x898538640, L_0x8985386e0, C4<0>, C4<0>;
L_0x898532e60 .delay 1 (1,1,1) L_0x898532e60/d;
L_0x898532ed0/d .functor XOR 1, L_0x898532e60, L_0x898538780, C4<0>, C4<0>;
L_0x898532ed0 .delay 1 (1,1,1) L_0x898532ed0/d;
L_0x898532f40/d .functor NAND 1, L_0x898538640, L_0x8985386e0, C4<1>, C4<1>;
L_0x898532f40 .delay 1 (1,1,1) L_0x898532f40/d;
L_0x898532fb0/d .functor NAND 1, L_0x898538640, L_0x898538780, C4<1>, C4<1>;
L_0x898532fb0 .delay 1 (1,1,1) L_0x898532fb0/d;
L_0x898533020/d .functor NAND 1, L_0x8985386e0, L_0x898538780, C4<1>, C4<1>;
L_0x898533020 .delay 1 (1,1,1) L_0x898533020/d;
L_0x898533090/d .functor NAND 1, L_0x898532f40, L_0x898532fb0, L_0x898533020, C4<1>;
L_0x898533090 .delay 1 (1,1,1) L_0x898533090/d;
v0x898bceb20_0 .net "Cin", 0 0, L_0x898538780;  1 drivers
v0x898bcebc0_0 .net "Cout", 0 0, L_0x898533090;  1 drivers
v0x898bcec60_0 .net "P", 0 0, L_0x898532e60;  1 drivers
v0x898bced00_0 .net "S", 0 0, L_0x898532ed0;  1 drivers
v0x898bceda0_0 .net "a", 0 0, L_0x898538640;  1 drivers
v0x898bcee40_0 .net "b", 0 0, L_0x8985386e0;  1 drivers
v0x898bceee0_0 .net "naCin", 0 0, L_0x898532fb0;  1 drivers
v0x898bcef80_0 .net "nab", 0 0, L_0x898532f40;  1 drivers
v0x898bcf020_0 .net "nbCin", 0 0, L_0x898533020;  1 drivers
S_0x898bc3c00 .scope generate, "adder[11]" "adder[11]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b91d80 .param/l "i" 1 6 21, +C4<01011>;
S_0x898bc3d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bc3c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8680 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc86c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898533100/d .functor XOR 1, L_0x898538820, L_0x8985388c0, C4<0>, C4<0>;
L_0x898533100 .delay 1 (1,1,1) L_0x898533100/d;
L_0x898533170/d .functor XOR 1, L_0x898533100, L_0x898538960, C4<0>, C4<0>;
L_0x898533170 .delay 1 (1,1,1) L_0x898533170/d;
L_0x8985331e0/d .functor NAND 1, L_0x898538820, L_0x8985388c0, C4<1>, C4<1>;
L_0x8985331e0 .delay 1 (1,1,1) L_0x8985331e0/d;
L_0x898533250/d .functor NAND 1, L_0x898538820, L_0x898538960, C4<1>, C4<1>;
L_0x898533250 .delay 1 (1,1,1) L_0x898533250/d;
L_0x8985332c0/d .functor NAND 1, L_0x8985388c0, L_0x898538960, C4<1>, C4<1>;
L_0x8985332c0 .delay 1 (1,1,1) L_0x8985332c0/d;
L_0x898533330/d .functor NAND 1, L_0x8985331e0, L_0x898533250, L_0x8985332c0, C4<1>;
L_0x898533330 .delay 1 (1,1,1) L_0x898533330/d;
v0x898bcf0c0_0 .net "Cin", 0 0, L_0x898538960;  1 drivers
v0x898bcf160_0 .net "Cout", 0 0, L_0x898533330;  1 drivers
v0x898bcf200_0 .net "P", 0 0, L_0x898533100;  1 drivers
v0x898bcf2a0_0 .net "S", 0 0, L_0x898533170;  1 drivers
v0x898bcf340_0 .net "a", 0 0, L_0x898538820;  1 drivers
v0x898bcf3e0_0 .net "b", 0 0, L_0x8985388c0;  1 drivers
v0x898bcf480_0 .net "naCin", 0 0, L_0x898533250;  1 drivers
v0x898bcf520_0 .net "nab", 0 0, L_0x8985331e0;  1 drivers
v0x898bcf5c0_0 .net "nbCin", 0 0, L_0x8985332c0;  1 drivers
S_0x898bd0000 .scope generate, "adder[12]" "adder[12]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b91dc0 .param/l "i" 1 6 21, +C4<01100>;
S_0x898bd0180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bd0000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8700 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8740 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985333a0/d .functor XOR 1, L_0x898538a00, L_0x898538aa0, C4<0>, C4<0>;
L_0x8985333a0 .delay 1 (1,1,1) L_0x8985333a0/d;
L_0x898533410/d .functor XOR 1, L_0x8985333a0, L_0x898538b40, C4<0>, C4<0>;
L_0x898533410 .delay 1 (1,1,1) L_0x898533410/d;
L_0x898533480/d .functor NAND 1, L_0x898538a00, L_0x898538aa0, C4<1>, C4<1>;
L_0x898533480 .delay 1 (1,1,1) L_0x898533480/d;
L_0x8985334f0/d .functor NAND 1, L_0x898538a00, L_0x898538b40, C4<1>, C4<1>;
L_0x8985334f0 .delay 1 (1,1,1) L_0x8985334f0/d;
L_0x898533560/d .functor NAND 1, L_0x898538aa0, L_0x898538b40, C4<1>, C4<1>;
L_0x898533560 .delay 1 (1,1,1) L_0x898533560/d;
L_0x8985335d0/d .functor NAND 1, L_0x898533480, L_0x8985334f0, L_0x898533560, C4<1>;
L_0x8985335d0 .delay 1 (1,1,1) L_0x8985335d0/d;
v0x898bcf660_0 .net "Cin", 0 0, L_0x898538b40;  1 drivers
v0x898bcf700_0 .net "Cout", 0 0, L_0x8985335d0;  1 drivers
v0x898bcf7a0_0 .net "P", 0 0, L_0x8985333a0;  1 drivers
v0x898bcf840_0 .net "S", 0 0, L_0x898533410;  1 drivers
v0x898bcf8e0_0 .net "a", 0 0, L_0x898538a00;  1 drivers
v0x898bcf980_0 .net "b", 0 0, L_0x898538aa0;  1 drivers
v0x898bcfa20_0 .net "naCin", 0 0, L_0x8985334f0;  1 drivers
v0x898bcfac0_0 .net "nab", 0 0, L_0x898533480;  1 drivers
v0x898bcfb60_0 .net "nbCin", 0 0, L_0x898533560;  1 drivers
S_0x898bd0300 .scope generate, "adder[13]" "adder[13]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b91e00 .param/l "i" 1 6 21, +C4<01101>;
S_0x898bd0480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bd0300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8780 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc87c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898533640/d .functor XOR 1, L_0x898538be0, L_0x898538c80, C4<0>, C4<0>;
L_0x898533640 .delay 1 (1,1,1) L_0x898533640/d;
L_0x8985336b0/d .functor XOR 1, L_0x898533640, L_0x898538d20, C4<0>, C4<0>;
L_0x8985336b0 .delay 1 (1,1,1) L_0x8985336b0/d;
L_0x898533720/d .functor NAND 1, L_0x898538be0, L_0x898538c80, C4<1>, C4<1>;
L_0x898533720 .delay 1 (1,1,1) L_0x898533720/d;
L_0x898533790/d .functor NAND 1, L_0x898538be0, L_0x898538d20, C4<1>, C4<1>;
L_0x898533790 .delay 1 (1,1,1) L_0x898533790/d;
L_0x898533800/d .functor NAND 1, L_0x898538c80, L_0x898538d20, C4<1>, C4<1>;
L_0x898533800 .delay 1 (1,1,1) L_0x898533800/d;
L_0x898533870/d .functor NAND 1, L_0x898533720, L_0x898533790, L_0x898533800, C4<1>;
L_0x898533870 .delay 1 (1,1,1) L_0x898533870/d;
v0x898bcfc00_0 .net "Cin", 0 0, L_0x898538d20;  1 drivers
v0x898bcfca0_0 .net "Cout", 0 0, L_0x898533870;  1 drivers
v0x898bcfd40_0 .net "P", 0 0, L_0x898533640;  1 drivers
v0x898bcfde0_0 .net "S", 0 0, L_0x8985336b0;  1 drivers
v0x898bcfe80_0 .net "a", 0 0, L_0x898538be0;  1 drivers
v0x898bcff20_0 .net "b", 0 0, L_0x898538c80;  1 drivers
v0x898bd4000_0 .net "naCin", 0 0, L_0x898533790;  1 drivers
v0x898bd40a0_0 .net "nab", 0 0, L_0x898533720;  1 drivers
v0x898bd4140_0 .net "nbCin", 0 0, L_0x898533800;  1 drivers
S_0x898bd0600 .scope generate, "adder[14]" "adder[14]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b91e40 .param/l "i" 1 6 21, +C4<01110>;
S_0x898bd0780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bd0600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8800 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8840 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985338e0/d .functor XOR 1, L_0x898538dc0, L_0x898538e60, C4<0>, C4<0>;
L_0x8985338e0 .delay 1 (1,1,1) L_0x8985338e0/d;
L_0x898533950/d .functor XOR 1, L_0x8985338e0, L_0x898538f00, C4<0>, C4<0>;
L_0x898533950 .delay 1 (1,1,1) L_0x898533950/d;
L_0x8985339c0/d .functor NAND 1, L_0x898538dc0, L_0x898538e60, C4<1>, C4<1>;
L_0x8985339c0 .delay 1 (1,1,1) L_0x8985339c0/d;
L_0x898533a30/d .functor NAND 1, L_0x898538dc0, L_0x898538f00, C4<1>, C4<1>;
L_0x898533a30 .delay 1 (1,1,1) L_0x898533a30/d;
L_0x898533aa0/d .functor NAND 1, L_0x898538e60, L_0x898538f00, C4<1>, C4<1>;
L_0x898533aa0 .delay 1 (1,1,1) L_0x898533aa0/d;
L_0x898533b10/d .functor NAND 1, L_0x8985339c0, L_0x898533a30, L_0x898533aa0, C4<1>;
L_0x898533b10 .delay 1 (1,1,1) L_0x898533b10/d;
v0x898bd41e0_0 .net "Cin", 0 0, L_0x898538f00;  1 drivers
v0x898bd4280_0 .net "Cout", 0 0, L_0x898533b10;  1 drivers
v0x898bd4320_0 .net "P", 0 0, L_0x8985338e0;  1 drivers
v0x898bd43c0_0 .net "S", 0 0, L_0x898533950;  1 drivers
v0x898bd4460_0 .net "a", 0 0, L_0x898538dc0;  1 drivers
v0x898bd4500_0 .net "b", 0 0, L_0x898538e60;  1 drivers
v0x898bd45a0_0 .net "naCin", 0 0, L_0x898533a30;  1 drivers
v0x898bd4640_0 .net "nab", 0 0, L_0x8985339c0;  1 drivers
v0x898bd46e0_0 .net "nbCin", 0 0, L_0x898533aa0;  1 drivers
S_0x898bd0900 .scope generate, "adder[15]" "adder[15]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b91e80 .param/l "i" 1 6 21, +C4<01111>;
S_0x898bd0a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bd0900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8880 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc88c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898533b80/d .functor XOR 1, L_0x898538fa0, L_0x898539040, C4<0>, C4<0>;
L_0x898533b80 .delay 1 (1,1,1) L_0x898533b80/d;
L_0x898533bf0/d .functor XOR 1, L_0x898533b80, L_0x8985390e0, C4<0>, C4<0>;
L_0x898533bf0 .delay 1 (1,1,1) L_0x898533bf0/d;
L_0x898533c60/d .functor NAND 1, L_0x898538fa0, L_0x898539040, C4<1>, C4<1>;
L_0x898533c60 .delay 1 (1,1,1) L_0x898533c60/d;
L_0x898533cd0/d .functor NAND 1, L_0x898538fa0, L_0x8985390e0, C4<1>, C4<1>;
L_0x898533cd0 .delay 1 (1,1,1) L_0x898533cd0/d;
L_0x898533d40/d .functor NAND 1, L_0x898539040, L_0x8985390e0, C4<1>, C4<1>;
L_0x898533d40 .delay 1 (1,1,1) L_0x898533d40/d;
L_0x898533db0/d .functor NAND 1, L_0x898533c60, L_0x898533cd0, L_0x898533d40, C4<1>;
L_0x898533db0 .delay 1 (1,1,1) L_0x898533db0/d;
v0x898bd4780_0 .net "Cin", 0 0, L_0x8985390e0;  1 drivers
v0x898bd4820_0 .net "Cout", 0 0, L_0x898533db0;  1 drivers
v0x898bd48c0_0 .net "P", 0 0, L_0x898533b80;  1 drivers
v0x898bd4960_0 .net "S", 0 0, L_0x898533bf0;  1 drivers
v0x898bd4a00_0 .net "a", 0 0, L_0x898538fa0;  1 drivers
v0x898bd4aa0_0 .net "b", 0 0, L_0x898539040;  1 drivers
v0x898bd4b40_0 .net "naCin", 0 0, L_0x898533cd0;  1 drivers
v0x898bd4be0_0 .net "nab", 0 0, L_0x898533c60;  1 drivers
v0x898bd4c80_0 .net "nbCin", 0 0, L_0x898533d40;  1 drivers
S_0x898bd0c00 .scope generate, "adder[16]" "adder[16]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b91ec0 .param/l "i" 1 6 21, +C4<010000>;
S_0x898bd0d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bd0c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8900 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8940 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898533e20/d .functor XOR 1, L_0x898539180, L_0x898539220, C4<0>, C4<0>;
L_0x898533e20 .delay 1 (1,1,1) L_0x898533e20/d;
L_0x898533e90/d .functor XOR 1, L_0x898533e20, L_0x8985392c0, C4<0>, C4<0>;
L_0x898533e90 .delay 1 (1,1,1) L_0x898533e90/d;
L_0x898533f00/d .functor NAND 1, L_0x898539180, L_0x898539220, C4<1>, C4<1>;
L_0x898533f00 .delay 1 (1,1,1) L_0x898533f00/d;
L_0x898533f70/d .functor NAND 1, L_0x898539180, L_0x8985392c0, C4<1>, C4<1>;
L_0x898533f70 .delay 1 (1,1,1) L_0x898533f70/d;
L_0x898544000/d .functor NAND 1, L_0x898539220, L_0x8985392c0, C4<1>, C4<1>;
L_0x898544000 .delay 1 (1,1,1) L_0x898544000/d;
L_0x898544070/d .functor NAND 1, L_0x898533f00, L_0x898533f70, L_0x898544000, C4<1>;
L_0x898544070 .delay 1 (1,1,1) L_0x898544070/d;
v0x898bd4d20_0 .net "Cin", 0 0, L_0x8985392c0;  1 drivers
v0x898bd4dc0_0 .net "Cout", 0 0, L_0x898544070;  1 drivers
v0x898bd4e60_0 .net "P", 0 0, L_0x898533e20;  1 drivers
v0x898bd4f00_0 .net "S", 0 0, L_0x898533e90;  1 drivers
v0x898bd4fa0_0 .net "a", 0 0, L_0x898539180;  1 drivers
v0x898bd5040_0 .net "b", 0 0, L_0x898539220;  1 drivers
v0x898bd50e0_0 .net "naCin", 0 0, L_0x898533f70;  1 drivers
v0x898bd5180_0 .net "nab", 0 0, L_0x898533f00;  1 drivers
v0x898bd5220_0 .net "nbCin", 0 0, L_0x898544000;  1 drivers
S_0x898bd0f00 .scope generate, "adder[17]" "adder[17]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b91f00 .param/l "i" 1 6 21, +C4<010001>;
S_0x898bd1080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bd0f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8500 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8540 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985440e0/d .functor XOR 1, L_0x898539360, L_0x898539400, C4<0>, C4<0>;
L_0x8985440e0 .delay 1 (1,1,1) L_0x8985440e0/d;
L_0x898544150/d .functor XOR 1, L_0x8985440e0, L_0x8985394a0, C4<0>, C4<0>;
L_0x898544150 .delay 1 (1,1,1) L_0x898544150/d;
L_0x8985441c0/d .functor NAND 1, L_0x898539360, L_0x898539400, C4<1>, C4<1>;
L_0x8985441c0 .delay 1 (1,1,1) L_0x8985441c0/d;
L_0x898544230/d .functor NAND 1, L_0x898539360, L_0x8985394a0, C4<1>, C4<1>;
L_0x898544230 .delay 1 (1,1,1) L_0x898544230/d;
L_0x8985442a0/d .functor NAND 1, L_0x898539400, L_0x8985394a0, C4<1>, C4<1>;
L_0x8985442a0 .delay 1 (1,1,1) L_0x8985442a0/d;
L_0x898544310/d .functor NAND 1, L_0x8985441c0, L_0x898544230, L_0x8985442a0, C4<1>;
L_0x898544310 .delay 1 (1,1,1) L_0x898544310/d;
v0x898bd52c0_0 .net "Cin", 0 0, L_0x8985394a0;  1 drivers
v0x898bd5360_0 .net "Cout", 0 0, L_0x898544310;  1 drivers
v0x898bd5400_0 .net "P", 0 0, L_0x8985440e0;  1 drivers
v0x898bd54a0_0 .net "S", 0 0, L_0x898544150;  1 drivers
v0x898bd5540_0 .net "a", 0 0, L_0x898539360;  1 drivers
v0x898bd55e0_0 .net "b", 0 0, L_0x898539400;  1 drivers
v0x898bd5680_0 .net "naCin", 0 0, L_0x898544230;  1 drivers
v0x898bd5720_0 .net "nab", 0 0, L_0x8985441c0;  1 drivers
v0x898bd57c0_0 .net "nbCin", 0 0, L_0x8985442a0;  1 drivers
S_0x898bd1200 .scope generate, "adder[18]" "adder[18]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b91f40 .param/l "i" 1 6 21, +C4<010010>;
S_0x898bd1380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bd1200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8980 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc89c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898544380/d .functor XOR 1, L_0x898539540, L_0x8985395e0, C4<0>, C4<0>;
L_0x898544380 .delay 1 (1,1,1) L_0x898544380/d;
L_0x8985443f0/d .functor XOR 1, L_0x898544380, L_0x898539680, C4<0>, C4<0>;
L_0x8985443f0 .delay 1 (1,1,1) L_0x8985443f0/d;
L_0x898544460/d .functor NAND 1, L_0x898539540, L_0x8985395e0, C4<1>, C4<1>;
L_0x898544460 .delay 1 (1,1,1) L_0x898544460/d;
L_0x8985444d0/d .functor NAND 1, L_0x898539540, L_0x898539680, C4<1>, C4<1>;
L_0x8985444d0 .delay 1 (1,1,1) L_0x8985444d0/d;
L_0x898544540/d .functor NAND 1, L_0x8985395e0, L_0x898539680, C4<1>, C4<1>;
L_0x898544540 .delay 1 (1,1,1) L_0x898544540/d;
L_0x8985445b0/d .functor NAND 1, L_0x898544460, L_0x8985444d0, L_0x898544540, C4<1>;
L_0x8985445b0 .delay 1 (1,1,1) L_0x8985445b0/d;
v0x898bd5860_0 .net "Cin", 0 0, L_0x898539680;  1 drivers
v0x898bd5900_0 .net "Cout", 0 0, L_0x8985445b0;  1 drivers
v0x898bd59a0_0 .net "P", 0 0, L_0x898544380;  1 drivers
v0x898bd5a40_0 .net "S", 0 0, L_0x8985443f0;  1 drivers
v0x898bd5ae0_0 .net "a", 0 0, L_0x898539540;  1 drivers
v0x898bd5b80_0 .net "b", 0 0, L_0x8985395e0;  1 drivers
v0x898bd5c20_0 .net "naCin", 0 0, L_0x8985444d0;  1 drivers
v0x898bd5cc0_0 .net "nab", 0 0, L_0x898544460;  1 drivers
v0x898bd5d60_0 .net "nbCin", 0 0, L_0x898544540;  1 drivers
S_0x898bd1500 .scope generate, "adder[19]" "adder[19]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b91f80 .param/l "i" 1 6 21, +C4<010011>;
S_0x898bd1680 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bd1500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8a00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8a40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898544620/d .functor XOR 1, L_0x898539720, L_0x8985397c0, C4<0>, C4<0>;
L_0x898544620 .delay 1 (1,1,1) L_0x898544620/d;
L_0x898544690/d .functor XOR 1, L_0x898544620, L_0x898539860, C4<0>, C4<0>;
L_0x898544690 .delay 1 (1,1,1) L_0x898544690/d;
L_0x898544700/d .functor NAND 1, L_0x898539720, L_0x8985397c0, C4<1>, C4<1>;
L_0x898544700 .delay 1 (1,1,1) L_0x898544700/d;
L_0x898544770/d .functor NAND 1, L_0x898539720, L_0x898539860, C4<1>, C4<1>;
L_0x898544770 .delay 1 (1,1,1) L_0x898544770/d;
L_0x8985447e0/d .functor NAND 1, L_0x8985397c0, L_0x898539860, C4<1>, C4<1>;
L_0x8985447e0 .delay 1 (1,1,1) L_0x8985447e0/d;
L_0x898544850/d .functor NAND 1, L_0x898544700, L_0x898544770, L_0x8985447e0, C4<1>;
L_0x898544850 .delay 1 (1,1,1) L_0x898544850/d;
v0x898bd5e00_0 .net "Cin", 0 0, L_0x898539860;  1 drivers
v0x898bd5ea0_0 .net "Cout", 0 0, L_0x898544850;  1 drivers
v0x898bd5f40_0 .net "P", 0 0, L_0x898544620;  1 drivers
v0x898bd5fe0_0 .net "S", 0 0, L_0x898544690;  1 drivers
v0x898bd6080_0 .net "a", 0 0, L_0x898539720;  1 drivers
v0x898bd6120_0 .net "b", 0 0, L_0x8985397c0;  1 drivers
v0x898bd61c0_0 .net "naCin", 0 0, L_0x898544770;  1 drivers
v0x898bd6260_0 .net "nab", 0 0, L_0x898544700;  1 drivers
v0x898bd6300_0 .net "nbCin", 0 0, L_0x8985447e0;  1 drivers
S_0x898bd1800 .scope generate, "adder[20]" "adder[20]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b91fc0 .param/l "i" 1 6 21, +C4<010100>;
S_0x898bd1980 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bd1800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8a80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8ac0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985448c0/d .functor XOR 1, L_0x898539900, L_0x8985399a0, C4<0>, C4<0>;
L_0x8985448c0 .delay 1 (1,1,1) L_0x8985448c0/d;
L_0x898544930/d .functor XOR 1, L_0x8985448c0, L_0x898539a40, C4<0>, C4<0>;
L_0x898544930 .delay 1 (1,1,1) L_0x898544930/d;
L_0x8985449a0/d .functor NAND 1, L_0x898539900, L_0x8985399a0, C4<1>, C4<1>;
L_0x8985449a0 .delay 1 (1,1,1) L_0x8985449a0/d;
L_0x898544a10/d .functor NAND 1, L_0x898539900, L_0x898539a40, C4<1>, C4<1>;
L_0x898544a10 .delay 1 (1,1,1) L_0x898544a10/d;
L_0x898544a80/d .functor NAND 1, L_0x8985399a0, L_0x898539a40, C4<1>, C4<1>;
L_0x898544a80 .delay 1 (1,1,1) L_0x898544a80/d;
L_0x898544af0/d .functor NAND 1, L_0x8985449a0, L_0x898544a10, L_0x898544a80, C4<1>;
L_0x898544af0 .delay 1 (1,1,1) L_0x898544af0/d;
v0x898bd63a0_0 .net "Cin", 0 0, L_0x898539a40;  1 drivers
v0x898bd6440_0 .net "Cout", 0 0, L_0x898544af0;  1 drivers
v0x898bd64e0_0 .net "P", 0 0, L_0x8985448c0;  1 drivers
v0x898bd6580_0 .net "S", 0 0, L_0x898544930;  1 drivers
v0x898bd6620_0 .net "a", 0 0, L_0x898539900;  1 drivers
v0x898bd66c0_0 .net "b", 0 0, L_0x8985399a0;  1 drivers
v0x898bd6760_0 .net "naCin", 0 0, L_0x898544a10;  1 drivers
v0x898bd6800_0 .net "nab", 0 0, L_0x8985449a0;  1 drivers
v0x898bd68a0_0 .net "nbCin", 0 0, L_0x898544a80;  1 drivers
S_0x898bd1b00 .scope generate, "adder[21]" "adder[21]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b92000 .param/l "i" 1 6 21, +C4<010101>;
S_0x898bd1c80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bd1b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8b00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8b40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898544b60/d .functor XOR 1, L_0x898539ae0, L_0x898539b80, C4<0>, C4<0>;
L_0x898544b60 .delay 1 (1,1,1) L_0x898544b60/d;
L_0x898544bd0/d .functor XOR 1, L_0x898544b60, L_0x898539c20, C4<0>, C4<0>;
L_0x898544bd0 .delay 1 (1,1,1) L_0x898544bd0/d;
L_0x898544c40/d .functor NAND 1, L_0x898539ae0, L_0x898539b80, C4<1>, C4<1>;
L_0x898544c40 .delay 1 (1,1,1) L_0x898544c40/d;
L_0x898544cb0/d .functor NAND 1, L_0x898539ae0, L_0x898539c20, C4<1>, C4<1>;
L_0x898544cb0 .delay 1 (1,1,1) L_0x898544cb0/d;
L_0x898544d20/d .functor NAND 1, L_0x898539b80, L_0x898539c20, C4<1>, C4<1>;
L_0x898544d20 .delay 1 (1,1,1) L_0x898544d20/d;
L_0x898544d90/d .functor NAND 1, L_0x898544c40, L_0x898544cb0, L_0x898544d20, C4<1>;
L_0x898544d90 .delay 1 (1,1,1) L_0x898544d90/d;
v0x898bd6940_0 .net "Cin", 0 0, L_0x898539c20;  1 drivers
v0x898bd69e0_0 .net "Cout", 0 0, L_0x898544d90;  1 drivers
v0x898bd6a80_0 .net "P", 0 0, L_0x898544b60;  1 drivers
v0x898bd6b20_0 .net "S", 0 0, L_0x898544bd0;  1 drivers
v0x898bd6bc0_0 .net "a", 0 0, L_0x898539ae0;  1 drivers
v0x898bd6c60_0 .net "b", 0 0, L_0x898539b80;  1 drivers
v0x898bd6d00_0 .net "naCin", 0 0, L_0x898544cb0;  1 drivers
v0x898bd6da0_0 .net "nab", 0 0, L_0x898544c40;  1 drivers
v0x898bd6e40_0 .net "nbCin", 0 0, L_0x898544d20;  1 drivers
S_0x898bd1e00 .scope generate, "adder[22]" "adder[22]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b92040 .param/l "i" 1 6 21, +C4<010110>;
S_0x898bd1f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bd1e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8b80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8bc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898544e00/d .functor XOR 1, L_0x898539cc0, L_0x898539d60, C4<0>, C4<0>;
L_0x898544e00 .delay 1 (1,1,1) L_0x898544e00/d;
L_0x898544e70/d .functor XOR 1, L_0x898544e00, L_0x898539e00, C4<0>, C4<0>;
L_0x898544e70 .delay 1 (1,1,1) L_0x898544e70/d;
L_0x898544ee0/d .functor NAND 1, L_0x898539cc0, L_0x898539d60, C4<1>, C4<1>;
L_0x898544ee0 .delay 1 (1,1,1) L_0x898544ee0/d;
L_0x898544f50/d .functor NAND 1, L_0x898539cc0, L_0x898539e00, C4<1>, C4<1>;
L_0x898544f50 .delay 1 (1,1,1) L_0x898544f50/d;
L_0x898544fc0/d .functor NAND 1, L_0x898539d60, L_0x898539e00, C4<1>, C4<1>;
L_0x898544fc0 .delay 1 (1,1,1) L_0x898544fc0/d;
L_0x898545030/d .functor NAND 1, L_0x898544ee0, L_0x898544f50, L_0x898544fc0, C4<1>;
L_0x898545030 .delay 1 (1,1,1) L_0x898545030/d;
v0x898bd6ee0_0 .net "Cin", 0 0, L_0x898539e00;  1 drivers
v0x898bd6f80_0 .net "Cout", 0 0, L_0x898545030;  1 drivers
v0x898bd7020_0 .net "P", 0 0, L_0x898544e00;  1 drivers
v0x898bd70c0_0 .net "S", 0 0, L_0x898544e70;  1 drivers
v0x898bd7160_0 .net "a", 0 0, L_0x898539cc0;  1 drivers
v0x898bd7200_0 .net "b", 0 0, L_0x898539d60;  1 drivers
v0x898bd72a0_0 .net "naCin", 0 0, L_0x898544f50;  1 drivers
v0x898bd7340_0 .net "nab", 0 0, L_0x898544ee0;  1 drivers
v0x898bd73e0_0 .net "nbCin", 0 0, L_0x898544fc0;  1 drivers
S_0x898bd2100 .scope generate, "adder[23]" "adder[23]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b92080 .param/l "i" 1 6 21, +C4<010111>;
S_0x898bd2280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bd2100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8c00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8c40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985450a0/d .functor XOR 1, L_0x898539ea0, L_0x898539f40, C4<0>, C4<0>;
L_0x8985450a0 .delay 1 (1,1,1) L_0x8985450a0/d;
L_0x898545110/d .functor XOR 1, L_0x8985450a0, L_0x898539fe0, C4<0>, C4<0>;
L_0x898545110 .delay 1 (1,1,1) L_0x898545110/d;
L_0x898545180/d .functor NAND 1, L_0x898539ea0, L_0x898539f40, C4<1>, C4<1>;
L_0x898545180 .delay 1 (1,1,1) L_0x898545180/d;
L_0x8985451f0/d .functor NAND 1, L_0x898539ea0, L_0x898539fe0, C4<1>, C4<1>;
L_0x8985451f0 .delay 1 (1,1,1) L_0x8985451f0/d;
L_0x898545260/d .functor NAND 1, L_0x898539f40, L_0x898539fe0, C4<1>, C4<1>;
L_0x898545260 .delay 1 (1,1,1) L_0x898545260/d;
L_0x8985452d0/d .functor NAND 1, L_0x898545180, L_0x8985451f0, L_0x898545260, C4<1>;
L_0x8985452d0 .delay 1 (1,1,1) L_0x8985452d0/d;
v0x898bd7480_0 .net "Cin", 0 0, L_0x898539fe0;  1 drivers
v0x898bd7520_0 .net "Cout", 0 0, L_0x8985452d0;  1 drivers
v0x898bd75c0_0 .net "P", 0 0, L_0x8985450a0;  1 drivers
v0x898bd7660_0 .net "S", 0 0, L_0x898545110;  1 drivers
v0x898bd7700_0 .net "a", 0 0, L_0x898539ea0;  1 drivers
v0x898bd77a0_0 .net "b", 0 0, L_0x898539f40;  1 drivers
v0x898bd7840_0 .net "naCin", 0 0, L_0x8985451f0;  1 drivers
v0x898bd78e0_0 .net "nab", 0 0, L_0x898545180;  1 drivers
v0x898bd7980_0 .net "nbCin", 0 0, L_0x898545260;  1 drivers
S_0x898bd2400 .scope generate, "adder[24]" "adder[24]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b920c0 .param/l "i" 1 6 21, +C4<011000>;
S_0x898bd2580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bd2400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8c80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8cc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898545340/d .functor XOR 1, L_0x89853a080, L_0x89853a120, C4<0>, C4<0>;
L_0x898545340 .delay 1 (1,1,1) L_0x898545340/d;
L_0x8985453b0/d .functor XOR 1, L_0x898545340, L_0x89853a1c0, C4<0>, C4<0>;
L_0x8985453b0 .delay 1 (1,1,1) L_0x8985453b0/d;
L_0x898545420/d .functor NAND 1, L_0x89853a080, L_0x89853a120, C4<1>, C4<1>;
L_0x898545420 .delay 1 (1,1,1) L_0x898545420/d;
L_0x898545490/d .functor NAND 1, L_0x89853a080, L_0x89853a1c0, C4<1>, C4<1>;
L_0x898545490 .delay 1 (1,1,1) L_0x898545490/d;
L_0x898545500/d .functor NAND 1, L_0x89853a120, L_0x89853a1c0, C4<1>, C4<1>;
L_0x898545500 .delay 1 (1,1,1) L_0x898545500/d;
L_0x898545570/d .functor NAND 1, L_0x898545420, L_0x898545490, L_0x898545500, C4<1>;
L_0x898545570 .delay 1 (1,1,1) L_0x898545570/d;
v0x898bd7a20_0 .net "Cin", 0 0, L_0x89853a1c0;  1 drivers
v0x898bd7ac0_0 .net "Cout", 0 0, L_0x898545570;  1 drivers
v0x898bd7b60_0 .net "P", 0 0, L_0x898545340;  1 drivers
v0x898bd7c00_0 .net "S", 0 0, L_0x8985453b0;  1 drivers
v0x898bd7ca0_0 .net "a", 0 0, L_0x89853a080;  1 drivers
v0x898bd7d40_0 .net "b", 0 0, L_0x89853a120;  1 drivers
v0x898bd7de0_0 .net "naCin", 0 0, L_0x898545490;  1 drivers
v0x898bd7e80_0 .net "nab", 0 0, L_0x898545420;  1 drivers
v0x898bd7f20_0 .net "nbCin", 0 0, L_0x898545500;  1 drivers
S_0x898bd2700 .scope generate, "adder[25]" "adder[25]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b92100 .param/l "i" 1 6 21, +C4<011001>;
S_0x898bd2880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bd2700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8d00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8d40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985455e0/d .functor XOR 1, L_0x89853a260, L_0x89853a300, C4<0>, C4<0>;
L_0x8985455e0 .delay 1 (1,1,1) L_0x8985455e0/d;
L_0x898545650/d .functor XOR 1, L_0x8985455e0, L_0x89853a3a0, C4<0>, C4<0>;
L_0x898545650 .delay 1 (1,1,1) L_0x898545650/d;
L_0x8985456c0/d .functor NAND 1, L_0x89853a260, L_0x89853a300, C4<1>, C4<1>;
L_0x8985456c0 .delay 1 (1,1,1) L_0x8985456c0/d;
L_0x898545730/d .functor NAND 1, L_0x89853a260, L_0x89853a3a0, C4<1>, C4<1>;
L_0x898545730 .delay 1 (1,1,1) L_0x898545730/d;
L_0x8985457a0/d .functor NAND 1, L_0x89853a300, L_0x89853a3a0, C4<1>, C4<1>;
L_0x8985457a0 .delay 1 (1,1,1) L_0x8985457a0/d;
L_0x898545810/d .functor NAND 1, L_0x8985456c0, L_0x898545730, L_0x8985457a0, C4<1>;
L_0x898545810 .delay 1 (1,1,1) L_0x898545810/d;
v0x898bd8000_0 .net "Cin", 0 0, L_0x89853a3a0;  1 drivers
v0x898bd80a0_0 .net "Cout", 0 0, L_0x898545810;  1 drivers
v0x898bd8140_0 .net "P", 0 0, L_0x8985455e0;  1 drivers
v0x898bd81e0_0 .net "S", 0 0, L_0x898545650;  1 drivers
v0x898bd8280_0 .net "a", 0 0, L_0x89853a260;  1 drivers
v0x898bd8320_0 .net "b", 0 0, L_0x89853a300;  1 drivers
v0x898bd83c0_0 .net "naCin", 0 0, L_0x898545730;  1 drivers
v0x898bd8460_0 .net "nab", 0 0, L_0x8985456c0;  1 drivers
v0x898bd8500_0 .net "nbCin", 0 0, L_0x8985457a0;  1 drivers
S_0x898bd2a00 .scope generate, "adder[26]" "adder[26]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b92140 .param/l "i" 1 6 21, +C4<011010>;
S_0x898bd2b80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bd2a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8d80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8dc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898545880/d .functor XOR 1, L_0x89853a440, L_0x89853a4e0, C4<0>, C4<0>;
L_0x898545880 .delay 1 (1,1,1) L_0x898545880/d;
L_0x8985458f0/d .functor XOR 1, L_0x898545880, L_0x89853a580, C4<0>, C4<0>;
L_0x8985458f0 .delay 1 (1,1,1) L_0x8985458f0/d;
L_0x898545960/d .functor NAND 1, L_0x89853a440, L_0x89853a4e0, C4<1>, C4<1>;
L_0x898545960 .delay 1 (1,1,1) L_0x898545960/d;
L_0x8985459d0/d .functor NAND 1, L_0x89853a440, L_0x89853a580, C4<1>, C4<1>;
L_0x8985459d0 .delay 1 (1,1,1) L_0x8985459d0/d;
L_0x898545a40/d .functor NAND 1, L_0x89853a4e0, L_0x89853a580, C4<1>, C4<1>;
L_0x898545a40 .delay 1 (1,1,1) L_0x898545a40/d;
L_0x898545ab0/d .functor NAND 1, L_0x898545960, L_0x8985459d0, L_0x898545a40, C4<1>;
L_0x898545ab0 .delay 1 (1,1,1) L_0x898545ab0/d;
v0x898bd85a0_0 .net "Cin", 0 0, L_0x89853a580;  1 drivers
v0x898bd8640_0 .net "Cout", 0 0, L_0x898545ab0;  1 drivers
v0x898bd86e0_0 .net "P", 0 0, L_0x898545880;  1 drivers
v0x898bd8780_0 .net "S", 0 0, L_0x8985458f0;  1 drivers
v0x898bd8820_0 .net "a", 0 0, L_0x89853a440;  1 drivers
v0x898bd88c0_0 .net "b", 0 0, L_0x89853a4e0;  1 drivers
v0x898bd8960_0 .net "naCin", 0 0, L_0x8985459d0;  1 drivers
v0x898bd8a00_0 .net "nab", 0 0, L_0x898545960;  1 drivers
v0x898bd8aa0_0 .net "nbCin", 0 0, L_0x898545a40;  1 drivers
S_0x898bd2d00 .scope generate, "adder[27]" "adder[27]" 6 21, 6 21 0, S_0x898bc1c80;
 .timescale -9 -9;
P_0x898b92180 .param/l "i" 1 6 21, +C4<011011>;
S_0x898bd2e80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bd2d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8e00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8e40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898545b20/d .functor XOR 1, L_0x89853a620, L_0x89853a6c0, C4<0>, C4<0>;
L_0x898545b20 .delay 1 (1,1,1) L_0x898545b20/d;
L_0x898545b90/d .functor XOR 1, L_0x898545b20, L_0x89853a760, C4<0>, C4<0>;
L_0x898545b90 .delay 1 (1,1,1) L_0x898545b90/d;
L_0x898545c00/d .functor NAND 1, L_0x89853a620, L_0x89853a6c0, C4<1>, C4<1>;
L_0x898545c00 .delay 1 (1,1,1) L_0x898545c00/d;
L_0x898545c70/d .functor NAND 1, L_0x89853a620, L_0x89853a760, C4<1>, C4<1>;
L_0x898545c70 .delay 1 (1,1,1) L_0x898545c70/d;
L_0x898545ce0/d .functor NAND 1, L_0x89853a6c0, L_0x89853a760, C4<1>, C4<1>;
L_0x898545ce0 .delay 1 (1,1,1) L_0x898545ce0/d;
L_0x898545d50/d .functor NAND 1, L_0x898545c00, L_0x898545c70, L_0x898545ce0, C4<1>;
L_0x898545d50 .delay 1 (1,1,1) L_0x898545d50/d;
v0x898bd8b40_0 .net "Cin", 0 0, L_0x89853a760;  1 drivers
v0x898bd8be0_0 .net "Cout", 0 0, L_0x898545d50;  1 drivers
v0x898bd8c80_0 .net "P", 0 0, L_0x898545b20;  1 drivers
v0x898bd8d20_0 .net "S", 0 0, L_0x898545b90;  1 drivers
v0x898bd8dc0_0 .net "a", 0 0, L_0x89853a620;  1 drivers
v0x898bd8e60_0 .net "b", 0 0, L_0x89853a6c0;  1 drivers
v0x898bd8f00_0 .net "naCin", 0 0, L_0x898545c70;  1 drivers
v0x898bd8fa0_0 .net "nab", 0 0, L_0x898545c00;  1 drivers
v0x898bd9040_0 .net "nbCin", 0 0, L_0x898545ce0;  1 drivers
S_0x898bd3000 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898bc1c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8e80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8ec0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898545dc0/d .functor XOR 1, L_0x89853a800, L_0x89853a8a0, C4<0>, C4<0>;
L_0x898545dc0 .delay 1 (1,1,1) L_0x898545dc0/d;
L_0x898545e30/d .functor XOR 1, L_0x898545dc0, v0x898bda440_0, C4<0>, C4<0>;
L_0x898545e30 .delay 1 (1,1,1) L_0x898545e30/d;
L_0x898545ea0/d .functor NAND 1, L_0x89853a800, L_0x89853a8a0, C4<1>, C4<1>;
L_0x898545ea0 .delay 1 (1,1,1) L_0x898545ea0/d;
L_0x898545f10/d .functor NAND 1, L_0x89853a800, v0x898bda440_0, C4<1>, C4<1>;
L_0x898545f10 .delay 1 (1,1,1) L_0x898545f10/d;
L_0x898545f80/d .functor NAND 1, L_0x89853a8a0, v0x898bda440_0, C4<1>, C4<1>;
L_0x898545f80 .delay 1 (1,1,1) L_0x898545f80/d;
L_0x898545ff0/d .functor NAND 1, L_0x898545ea0, L_0x898545f10, L_0x898545f80, C4<1>;
L_0x898545ff0 .delay 1 (1,1,1) L_0x898545ff0/d;
v0x898bd90e0_0 .net "Cin", 0 0, v0x898bda440_0;  alias, 1 drivers
v0x898bd9180_0 .net "Cout", 0 0, L_0x898545ff0;  1 drivers
v0x898bd9220_0 .net "P", 0 0, L_0x898545dc0;  1 drivers
v0x898bd92c0_0 .net "S", 0 0, L_0x898545e30;  1 drivers
v0x898bd9360_0 .net "a", 0 0, L_0x89853a800;  1 drivers
v0x898bd9400_0 .net "b", 0 0, L_0x89853a8a0;  1 drivers
v0x898bd94a0_0 .net "naCin", 0 0, L_0x898545f10;  1 drivers
v0x898bd9540_0 .net "nab", 0 0, L_0x898545ea0;  1 drivers
v0x898bd95e0_0 .net "nbCin", 0 0, L_0x898545f80;  1 drivers
S_0x898bd3180 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898bc1800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 29 "in";
    .port_info 2 /OUTPUT 29 "out";
P_0x898b91a40 .param/l "N" 0 8 4, +C4<00000000000000000000000000011101>;
v0x898bda120_0 .net "clk", 0 0, v0x898bda6c0_0;  alias, 1 drivers
v0x898bda1c0_0 .net "in", 28 0, L_0x8997957c0;  1 drivers
v0x898bda260_0 .var "out", 28 0;
E_0x899701a40 .event posedge, v0x898bd9fe0_0;
S_0x898bd3300 .scope generate, "WIDTH_TEST[29]" "WIDTH_TEST[29]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898b92400 .param/l "w" 1 3 23, +C4<011101>;
v0x898bf1b80_0 .var "A", 28 0;
v0x898bf1c20_0 .var "B", 28 0;
v0x898bf1cc0_0 .var "Cin", 0 0;
v0x898bf1d60_0 .net "Cout", 0 0, L_0x898551fe0;  1 drivers
v0x898bf1e00_0 .net "P", 28 0, L_0x899795900;  1 drivers
v0x898bf1ea0_0 .net "S", 28 0, L_0x898a7f980;  1 drivers
v0x898bf1f40_0 .var "clk", 0 0;
v0x898bf1fe0_0 .var "expected_sum", 29 0;
v0x898bf2080_0 .net "out", 29 0, v0x898bf1ae0_0;  1 drivers
L_0x899795a40 .concat [ 29 1 0 0], L_0x898a7f980, L_0x898551fe0;
S_0x898bd3480 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898bd3300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 29 "A";
    .port_info 3 /INPUT 29 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 29 "P";
    .port_info 7 /OUTPUT 29 "S";
P_0x898b92440 .param/l "N" 0 4 7, +C4<00000000000000000000000000011101>;
L_0x89854ed80 .functor NOT 1, v0x898bf1f40_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc7f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x89854edf0 .functor AND 1, L_0x89854ed80, L_0x898cbc7f0, C4<1>, C4<1>;
v0x898bf1360_0 .net "A", 28 0, v0x898bf1b80_0;  1 drivers
v0x898bf1400_0 .net "B", 28 0, v0x898bf1c20_0;  1 drivers
v0x898bf14a0_0 .net "Cin", 0 0, v0x898bf1cc0_0;  1 drivers
v0x898bf1540_0 .net "Cout", 0 0, L_0x898551fe0;  alias, 1 drivers
v0x898bf15e0_0 .net "P", 28 0, L_0x899795900;  alias, 1 drivers
v0x898bf1680_0 .net "RCA_sum", 28 0, L_0x8997959a0;  1 drivers
v0x898bf1720_0 .net "S", 28 0, L_0x898a7f980;  alias, 1 drivers
v0x898bf17c0_0 .net *"_ivl_0", 0 0, L_0x89854ed80;  1 drivers
v0x898bf1860_0 .net "clk", 0 0, v0x898bf1f40_0;  1 drivers
v0x898bf1900_0 .net "enable", 0 0, L_0x898cbc7f0;  1 drivers
S_0x898bd3600 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898bd3480;
 .timescale -9 -9;
    .port_info 0 /INPUT 29 "in";
    .port_info 1 /OUTPUT 29 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898b924c0 .param/l "N" 0 5 4, +C4<00000000000000000000000000011101>;
o0x898c76cf0 .functor BUFZ 29, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898bda8a0_0 name=_ivl_0
v0x898bda940_0 .net "control", 0 0, L_0x89854edf0;  1 drivers
v0x898bda9e0_0 .net "in", 28 0, L_0x8997959a0;  alias, 1 drivers
v0x898bdaa80_0 .net "out", 28 0, L_0x898a7f980;  alias, 1 drivers
L_0x898a7f980 .functor MUXZ 29, o0x898c76cf0, L_0x8997959a0, L_0x89854edf0, C4<>;
S_0x898bd3780 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898bd3480;
 .timescale -9 -9;
    .port_info 0 /INPUT 29 "A";
    .port_info 1 /INPUT 29 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 29 "P";
    .port_info 5 /OUTPUT 29 "S";
P_0x898b92500 .param/l "N" 0 6 4, +C4<00000000000000000000000000011101>;
v0x898bf0f00_0 .net "A", 28 0, v0x898bf1b80_0;  alias, 1 drivers
v0x898bf0fa0_0 .net "B", 28 0, v0x898bf1c20_0;  alias, 1 drivers
v0x898bf1040_0 .net "C", 28 0, L_0x899795860;  1 drivers
v0x898bf10e0_0 .net "Cin", 0 0, v0x898bf1cc0_0;  alias, 1 drivers
v0x898bf1180_0 .net "Cout", 0 0, L_0x898551fe0;  alias, 1 drivers
v0x898bf1220_0 .net "P", 28 0, L_0x899795900;  alias, 1 drivers
v0x898bf12c0_0 .net "S", 28 0, L_0x8997959a0;  alias, 1 drivers
L_0x89853a9e0 .part v0x898bf1b80_0, 1, 1;
L_0x89853aa80 .part v0x898bf1c20_0, 1, 1;
L_0x89853ab20 .part L_0x899795860, 0, 1;
L_0x89853abc0 .part v0x898bf1b80_0, 2, 1;
L_0x89853ac60 .part v0x898bf1c20_0, 2, 1;
L_0x89853ad00 .part L_0x899795860, 1, 1;
L_0x89853ada0 .part v0x898bf1b80_0, 3, 1;
L_0x89853ae40 .part v0x898bf1c20_0, 3, 1;
L_0x89853aee0 .part L_0x899795860, 2, 1;
L_0x89853af80 .part v0x898bf1b80_0, 4, 1;
L_0x89853b020 .part v0x898bf1c20_0, 4, 1;
L_0x89853b0c0 .part L_0x899795860, 3, 1;
L_0x89853b160 .part v0x898bf1b80_0, 5, 1;
L_0x89853b200 .part v0x898bf1c20_0, 5, 1;
L_0x89853b2a0 .part L_0x899795860, 4, 1;
L_0x89853b340 .part v0x898bf1b80_0, 6, 1;
L_0x89853b3e0 .part v0x898bf1c20_0, 6, 1;
L_0x89853b520 .part L_0x899795860, 5, 1;
L_0x89853b5c0 .part v0x898bf1b80_0, 7, 1;
L_0x89853b660 .part v0x898bf1c20_0, 7, 1;
L_0x89853b700 .part L_0x899795860, 6, 1;
L_0x89853b480 .part v0x898bf1b80_0, 8, 1;
L_0x89853b7a0 .part v0x898bf1c20_0, 8, 1;
L_0x89853b840 .part L_0x899795860, 7, 1;
L_0x89853b8e0 .part v0x898bf1b80_0, 9, 1;
L_0x89853b980 .part v0x898bf1c20_0, 9, 1;
L_0x89853ba20 .part L_0x899795860, 8, 1;
L_0x89853bac0 .part v0x898bf1b80_0, 10, 1;
L_0x89853bb60 .part v0x898bf1c20_0, 10, 1;
L_0x89853bc00 .part L_0x899795860, 9, 1;
L_0x89853bca0 .part v0x898bf1b80_0, 11, 1;
L_0x89853bd40 .part v0x898bf1c20_0, 11, 1;
L_0x89853bde0 .part L_0x899795860, 10, 1;
L_0x89853be80 .part v0x898bf1b80_0, 12, 1;
L_0x89853bf20 .part v0x898bf1c20_0, 12, 1;
L_0x898550000 .part L_0x899795860, 11, 1;
L_0x8985500a0 .part v0x898bf1b80_0, 13, 1;
L_0x898550140 .part v0x898bf1c20_0, 13, 1;
L_0x8985501e0 .part L_0x899795860, 12, 1;
L_0x898550280 .part v0x898bf1b80_0, 14, 1;
L_0x898550320 .part v0x898bf1c20_0, 14, 1;
L_0x8985503c0 .part L_0x899795860, 13, 1;
L_0x898550460 .part v0x898bf1b80_0, 15, 1;
L_0x898550500 .part v0x898bf1c20_0, 15, 1;
L_0x8985505a0 .part L_0x899795860, 14, 1;
L_0x898550640 .part v0x898bf1b80_0, 16, 1;
L_0x8985506e0 .part v0x898bf1c20_0, 16, 1;
L_0x898550780 .part L_0x899795860, 15, 1;
L_0x898550820 .part v0x898bf1b80_0, 17, 1;
L_0x8985508c0 .part v0x898bf1c20_0, 17, 1;
L_0x898550960 .part L_0x899795860, 16, 1;
L_0x898550a00 .part v0x898bf1b80_0, 18, 1;
L_0x898550aa0 .part v0x898bf1c20_0, 18, 1;
L_0x898550b40 .part L_0x899795860, 17, 1;
L_0x898550be0 .part v0x898bf1b80_0, 19, 1;
L_0x898550c80 .part v0x898bf1c20_0, 19, 1;
L_0x898550d20 .part L_0x899795860, 18, 1;
L_0x898550dc0 .part v0x898bf1b80_0, 20, 1;
L_0x898550e60 .part v0x898bf1c20_0, 20, 1;
L_0x898550f00 .part L_0x899795860, 19, 1;
L_0x898550fa0 .part v0x898bf1b80_0, 21, 1;
L_0x898551040 .part v0x898bf1c20_0, 21, 1;
L_0x8985510e0 .part L_0x899795860, 20, 1;
L_0x898551180 .part v0x898bf1b80_0, 22, 1;
L_0x898551220 .part v0x898bf1c20_0, 22, 1;
L_0x8985512c0 .part L_0x899795860, 21, 1;
L_0x898551360 .part v0x898bf1b80_0, 23, 1;
L_0x898551400 .part v0x898bf1c20_0, 23, 1;
L_0x8985514a0 .part L_0x899795860, 22, 1;
L_0x898551540 .part v0x898bf1b80_0, 24, 1;
L_0x8985515e0 .part v0x898bf1c20_0, 24, 1;
L_0x898551680 .part L_0x899795860, 23, 1;
L_0x898551720 .part v0x898bf1b80_0, 25, 1;
L_0x8985517c0 .part v0x898bf1c20_0, 25, 1;
L_0x898551860 .part L_0x899795860, 24, 1;
L_0x898551900 .part v0x898bf1b80_0, 26, 1;
L_0x8985519a0 .part v0x898bf1c20_0, 26, 1;
L_0x898551a40 .part L_0x899795860, 25, 1;
L_0x898551ae0 .part v0x898bf1b80_0, 27, 1;
L_0x898551b80 .part v0x898bf1c20_0, 27, 1;
L_0x898551c20 .part L_0x899795860, 26, 1;
L_0x898551cc0 .part v0x898bf1b80_0, 28, 1;
L_0x898551d60 .part v0x898bf1c20_0, 28, 1;
L_0x898551e00 .part L_0x899795860, 27, 1;
L_0x898551ea0 .part v0x898bf1b80_0, 0, 1;
L_0x898551f40 .part v0x898bf1c20_0, 0, 1;
LS_0x899795860_0_0 .concat8 [ 1 1 1 1], L_0x89854ed10, L_0x898546370, L_0x898546610, L_0x8985468b0;
LS_0x899795860_0_4 .concat8 [ 1 1 1 1], L_0x898546b50, L_0x898546df0, L_0x898547090, L_0x898547330;
LS_0x899795860_0_8 .concat8 [ 1 1 1 1], L_0x8985475d0, L_0x898547870, L_0x898547b10, L_0x898547db0;
LS_0x899795860_0_12 .concat8 [ 1 1 1 1], L_0x89854c070, L_0x89854c310, L_0x89854c5b0, L_0x89854c850;
LS_0x899795860_0_16 .concat8 [ 1 1 1 1], L_0x89854caf0, L_0x89854cd90, L_0x89854d030, L_0x89854d2d0;
LS_0x899795860_0_20 .concat8 [ 1 1 1 1], L_0x89854d570, L_0x89854d810, L_0x89854dab0, L_0x89854dd50;
LS_0x899795860_0_24 .concat8 [ 1 1 1 1], L_0x89854dff0, L_0x89854e290, L_0x89854e530, L_0x89854e7d0;
LS_0x899795860_0_28 .concat8 [ 1 0 0 0], L_0x89854ea70;
LS_0x899795860_1_0 .concat8 [ 4 4 4 4], LS_0x899795860_0_0, LS_0x899795860_0_4, LS_0x899795860_0_8, LS_0x899795860_0_12;
LS_0x899795860_1_4 .concat8 [ 4 4 4 1], LS_0x899795860_0_16, LS_0x899795860_0_20, LS_0x899795860_0_24, LS_0x899795860_0_28;
L_0x899795860 .concat8 [ 16 13 0 0], LS_0x899795860_1_0, LS_0x899795860_1_4;
LS_0x899795900_0_0 .concat8 [ 1 1 1 1], L_0x89854eae0, L_0x898546140, L_0x8985463e0, L_0x898546680;
LS_0x899795900_0_4 .concat8 [ 1 1 1 1], L_0x898546920, L_0x898546bc0, L_0x898546e60, L_0x898547100;
LS_0x899795900_0_8 .concat8 [ 1 1 1 1], L_0x8985473a0, L_0x898547640, L_0x8985478e0, L_0x898547b80;
LS_0x899795900_0_12 .concat8 [ 1 1 1 1], L_0x898547e20, L_0x89854c0e0, L_0x89854c380, L_0x89854c620;
LS_0x899795900_0_16 .concat8 [ 1 1 1 1], L_0x89854c8c0, L_0x89854cb60, L_0x89854ce00, L_0x89854d0a0;
LS_0x899795900_0_20 .concat8 [ 1 1 1 1], L_0x89854d340, L_0x89854d5e0, L_0x89854d880, L_0x89854db20;
LS_0x899795900_0_24 .concat8 [ 1 1 1 1], L_0x89854ddc0, L_0x89854e060, L_0x89854e300, L_0x89854e5a0;
LS_0x899795900_0_28 .concat8 [ 1 0 0 0], L_0x89854e840;
LS_0x899795900_1_0 .concat8 [ 4 4 4 4], LS_0x899795900_0_0, LS_0x899795900_0_4, LS_0x899795900_0_8, LS_0x899795900_0_12;
LS_0x899795900_1_4 .concat8 [ 4 4 4 1], LS_0x899795900_0_16, LS_0x899795900_0_20, LS_0x899795900_0_24, LS_0x899795900_0_28;
L_0x899795900 .concat8 [ 16 13 0 0], LS_0x899795900_1_0, LS_0x899795900_1_4;
LS_0x8997959a0_0_0 .concat8 [ 1 1 1 1], L_0x89854eb50, L_0x8985461b0, L_0x898546450, L_0x8985466f0;
LS_0x8997959a0_0_4 .concat8 [ 1 1 1 1], L_0x898546990, L_0x898546c30, L_0x898546ed0, L_0x898547170;
LS_0x8997959a0_0_8 .concat8 [ 1 1 1 1], L_0x898547410, L_0x8985476b0, L_0x898547950, L_0x898547bf0;
LS_0x8997959a0_0_12 .concat8 [ 1 1 1 1], L_0x898547e90, L_0x89854c150, L_0x89854c3f0, L_0x89854c690;
LS_0x8997959a0_0_16 .concat8 [ 1 1 1 1], L_0x89854c930, L_0x89854cbd0, L_0x89854ce70, L_0x89854d110;
LS_0x8997959a0_0_20 .concat8 [ 1 1 1 1], L_0x89854d3b0, L_0x89854d650, L_0x89854d8f0, L_0x89854db90;
LS_0x8997959a0_0_24 .concat8 [ 1 1 1 1], L_0x89854de30, L_0x89854e0d0, L_0x89854e370, L_0x89854e610;
LS_0x8997959a0_0_28 .concat8 [ 1 0 0 0], L_0x89854e8b0;
LS_0x8997959a0_1_0 .concat8 [ 4 4 4 4], LS_0x8997959a0_0_0, LS_0x8997959a0_0_4, LS_0x8997959a0_0_8, LS_0x8997959a0_0_12;
LS_0x8997959a0_1_4 .concat8 [ 4 4 4 1], LS_0x8997959a0_0_16, LS_0x8997959a0_0_20, LS_0x8997959a0_0_24, LS_0x8997959a0_0_28;
L_0x8997959a0 .concat8 [ 16 13 0 0], LS_0x8997959a0_1_0, LS_0x8997959a0_1_4;
L_0x898551fe0 .part L_0x899795860, 28, 1;
S_0x898bd3900 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92540 .param/l "i" 1 6 21, +C4<01>;
S_0x898bd3a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bd3900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8f00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8f40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898546140/d .functor XOR 1, L_0x89853a9e0, L_0x89853aa80, C4<0>, C4<0>;
L_0x898546140 .delay 1 (1,1,1) L_0x898546140/d;
L_0x8985461b0/d .functor XOR 1, L_0x898546140, L_0x89853ab20, C4<0>, C4<0>;
L_0x8985461b0 .delay 1 (1,1,1) L_0x8985461b0/d;
L_0x898546220/d .functor NAND 1, L_0x89853a9e0, L_0x89853aa80, C4<1>, C4<1>;
L_0x898546220 .delay 1 (1,1,1) L_0x898546220/d;
L_0x898546290/d .functor NAND 1, L_0x89853a9e0, L_0x89853ab20, C4<1>, C4<1>;
L_0x898546290 .delay 1 (1,1,1) L_0x898546290/d;
L_0x898546300/d .functor NAND 1, L_0x89853aa80, L_0x89853ab20, C4<1>, C4<1>;
L_0x898546300 .delay 1 (1,1,1) L_0x898546300/d;
L_0x898546370/d .functor NAND 1, L_0x898546220, L_0x898546290, L_0x898546300, C4<1>;
L_0x898546370 .delay 1 (1,1,1) L_0x898546370/d;
v0x898bdab20_0 .net "Cin", 0 0, L_0x89853ab20;  1 drivers
v0x898bdabc0_0 .net "Cout", 0 0, L_0x898546370;  1 drivers
v0x898bdac60_0 .net "P", 0 0, L_0x898546140;  1 drivers
v0x898bdad00_0 .net "S", 0 0, L_0x8985461b0;  1 drivers
v0x898bdada0_0 .net "a", 0 0, L_0x89853a9e0;  1 drivers
v0x898bdae40_0 .net "b", 0 0, L_0x89853aa80;  1 drivers
v0x898bdaee0_0 .net "naCin", 0 0, L_0x898546290;  1 drivers
v0x898bdaf80_0 .net "nab", 0 0, L_0x898546220;  1 drivers
v0x898bdb020_0 .net "nbCin", 0 0, L_0x898546300;  1 drivers
S_0x898bd3c00 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92580 .param/l "i" 1 6 21, +C4<010>;
S_0x898bd3d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bd3c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc8f80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc8fc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985463e0/d .functor XOR 1, L_0x89853abc0, L_0x89853ac60, C4<0>, C4<0>;
L_0x8985463e0 .delay 1 (1,1,1) L_0x8985463e0/d;
L_0x898546450/d .functor XOR 1, L_0x8985463e0, L_0x89853ad00, C4<0>, C4<0>;
L_0x898546450 .delay 1 (1,1,1) L_0x898546450/d;
L_0x8985464c0/d .functor NAND 1, L_0x89853abc0, L_0x89853ac60, C4<1>, C4<1>;
L_0x8985464c0 .delay 1 (1,1,1) L_0x8985464c0/d;
L_0x898546530/d .functor NAND 1, L_0x89853abc0, L_0x89853ad00, C4<1>, C4<1>;
L_0x898546530 .delay 1 (1,1,1) L_0x898546530/d;
L_0x8985465a0/d .functor NAND 1, L_0x89853ac60, L_0x89853ad00, C4<1>, C4<1>;
L_0x8985465a0 .delay 1 (1,1,1) L_0x8985465a0/d;
L_0x898546610/d .functor NAND 1, L_0x8985464c0, L_0x898546530, L_0x8985465a0, C4<1>;
L_0x898546610 .delay 1 (1,1,1) L_0x898546610/d;
v0x898bdb0c0_0 .net "Cin", 0 0, L_0x89853ad00;  1 drivers
v0x898bdb160_0 .net "Cout", 0 0, L_0x898546610;  1 drivers
v0x898bdb200_0 .net "P", 0 0, L_0x8985463e0;  1 drivers
v0x898bdb2a0_0 .net "S", 0 0, L_0x898546450;  1 drivers
v0x898bdb340_0 .net "a", 0 0, L_0x89853abc0;  1 drivers
v0x898bdb3e0_0 .net "b", 0 0, L_0x89853ac60;  1 drivers
v0x898bdb480_0 .net "naCin", 0 0, L_0x898546530;  1 drivers
v0x898bdb520_0 .net "nab", 0 0, L_0x8985464c0;  1 drivers
v0x898bdb5c0_0 .net "nbCin", 0 0, L_0x8985465a0;  1 drivers
S_0x898bdc000 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b925c0 .param/l "i" 1 6 21, +C4<011>;
S_0x898bdc180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bdc000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9000 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9040 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898546680/d .functor XOR 1, L_0x89853ada0, L_0x89853ae40, C4<0>, C4<0>;
L_0x898546680 .delay 1 (1,1,1) L_0x898546680/d;
L_0x8985466f0/d .functor XOR 1, L_0x898546680, L_0x89853aee0, C4<0>, C4<0>;
L_0x8985466f0 .delay 1 (1,1,1) L_0x8985466f0/d;
L_0x898546760/d .functor NAND 1, L_0x89853ada0, L_0x89853ae40, C4<1>, C4<1>;
L_0x898546760 .delay 1 (1,1,1) L_0x898546760/d;
L_0x8985467d0/d .functor NAND 1, L_0x89853ada0, L_0x89853aee0, C4<1>, C4<1>;
L_0x8985467d0 .delay 1 (1,1,1) L_0x8985467d0/d;
L_0x898546840/d .functor NAND 1, L_0x89853ae40, L_0x89853aee0, C4<1>, C4<1>;
L_0x898546840 .delay 1 (1,1,1) L_0x898546840/d;
L_0x8985468b0/d .functor NAND 1, L_0x898546760, L_0x8985467d0, L_0x898546840, C4<1>;
L_0x8985468b0 .delay 1 (1,1,1) L_0x8985468b0/d;
v0x898bdb660_0 .net "Cin", 0 0, L_0x89853aee0;  1 drivers
v0x898bdb700_0 .net "Cout", 0 0, L_0x8985468b0;  1 drivers
v0x898bdb7a0_0 .net "P", 0 0, L_0x898546680;  1 drivers
v0x898bdb840_0 .net "S", 0 0, L_0x8985466f0;  1 drivers
v0x898bdb8e0_0 .net "a", 0 0, L_0x89853ada0;  1 drivers
v0x898bdb980_0 .net "b", 0 0, L_0x89853ae40;  1 drivers
v0x898bdba20_0 .net "naCin", 0 0, L_0x8985467d0;  1 drivers
v0x898bdbac0_0 .net "nab", 0 0, L_0x898546760;  1 drivers
v0x898bdbb60_0 .net "nbCin", 0 0, L_0x898546840;  1 drivers
S_0x898bdc300 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92600 .param/l "i" 1 6 21, +C4<0100>;
S_0x898bdc480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bdc300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9080 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc90c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898546920/d .functor XOR 1, L_0x89853af80, L_0x89853b020, C4<0>, C4<0>;
L_0x898546920 .delay 1 (1,1,1) L_0x898546920/d;
L_0x898546990/d .functor XOR 1, L_0x898546920, L_0x89853b0c0, C4<0>, C4<0>;
L_0x898546990 .delay 1 (1,1,1) L_0x898546990/d;
L_0x898546a00/d .functor NAND 1, L_0x89853af80, L_0x89853b020, C4<1>, C4<1>;
L_0x898546a00 .delay 1 (1,1,1) L_0x898546a00/d;
L_0x898546a70/d .functor NAND 1, L_0x89853af80, L_0x89853b0c0, C4<1>, C4<1>;
L_0x898546a70 .delay 1 (1,1,1) L_0x898546a70/d;
L_0x898546ae0/d .functor NAND 1, L_0x89853b020, L_0x89853b0c0, C4<1>, C4<1>;
L_0x898546ae0 .delay 1 (1,1,1) L_0x898546ae0/d;
L_0x898546b50/d .functor NAND 1, L_0x898546a00, L_0x898546a70, L_0x898546ae0, C4<1>;
L_0x898546b50 .delay 1 (1,1,1) L_0x898546b50/d;
v0x898bdbc00_0 .net "Cin", 0 0, L_0x89853b0c0;  1 drivers
v0x898bdbca0_0 .net "Cout", 0 0, L_0x898546b50;  1 drivers
v0x898bdbd40_0 .net "P", 0 0, L_0x898546920;  1 drivers
v0x898bdbde0_0 .net "S", 0 0, L_0x898546990;  1 drivers
v0x898bdbe80_0 .net "a", 0 0, L_0x89853af80;  1 drivers
v0x898bdbf20_0 .net "b", 0 0, L_0x89853b020;  1 drivers
v0x898be0000_0 .net "naCin", 0 0, L_0x898546a70;  1 drivers
v0x898be00a0_0 .net "nab", 0 0, L_0x898546a00;  1 drivers
v0x898be0140_0 .net "nbCin", 0 0, L_0x898546ae0;  1 drivers
S_0x898bdc600 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92680 .param/l "i" 1 6 21, +C4<0101>;
S_0x898bdc780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bdc600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9100 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9140 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898546bc0/d .functor XOR 1, L_0x89853b160, L_0x89853b200, C4<0>, C4<0>;
L_0x898546bc0 .delay 1 (1,1,1) L_0x898546bc0/d;
L_0x898546c30/d .functor XOR 1, L_0x898546bc0, L_0x89853b2a0, C4<0>, C4<0>;
L_0x898546c30 .delay 1 (1,1,1) L_0x898546c30/d;
L_0x898546ca0/d .functor NAND 1, L_0x89853b160, L_0x89853b200, C4<1>, C4<1>;
L_0x898546ca0 .delay 1 (1,1,1) L_0x898546ca0/d;
L_0x898546d10/d .functor NAND 1, L_0x89853b160, L_0x89853b2a0, C4<1>, C4<1>;
L_0x898546d10 .delay 1 (1,1,1) L_0x898546d10/d;
L_0x898546d80/d .functor NAND 1, L_0x89853b200, L_0x89853b2a0, C4<1>, C4<1>;
L_0x898546d80 .delay 1 (1,1,1) L_0x898546d80/d;
L_0x898546df0/d .functor NAND 1, L_0x898546ca0, L_0x898546d10, L_0x898546d80, C4<1>;
L_0x898546df0 .delay 1 (1,1,1) L_0x898546df0/d;
v0x898be01e0_0 .net "Cin", 0 0, L_0x89853b2a0;  1 drivers
v0x898be0280_0 .net "Cout", 0 0, L_0x898546df0;  1 drivers
v0x898be0320_0 .net "P", 0 0, L_0x898546bc0;  1 drivers
v0x898be03c0_0 .net "S", 0 0, L_0x898546c30;  1 drivers
v0x898be0460_0 .net "a", 0 0, L_0x89853b160;  1 drivers
v0x898be0500_0 .net "b", 0 0, L_0x89853b200;  1 drivers
v0x898be05a0_0 .net "naCin", 0 0, L_0x898546d10;  1 drivers
v0x898be0640_0 .net "nab", 0 0, L_0x898546ca0;  1 drivers
v0x898be06e0_0 .net "nbCin", 0 0, L_0x898546d80;  1 drivers
S_0x898bdc900 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b926c0 .param/l "i" 1 6 21, +C4<0110>;
S_0x898bdca80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bdc900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9180 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc91c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898546e60/d .functor XOR 1, L_0x89853b340, L_0x89853b3e0, C4<0>, C4<0>;
L_0x898546e60 .delay 1 (1,1,1) L_0x898546e60/d;
L_0x898546ed0/d .functor XOR 1, L_0x898546e60, L_0x89853b520, C4<0>, C4<0>;
L_0x898546ed0 .delay 1 (1,1,1) L_0x898546ed0/d;
L_0x898546f40/d .functor NAND 1, L_0x89853b340, L_0x89853b3e0, C4<1>, C4<1>;
L_0x898546f40 .delay 1 (1,1,1) L_0x898546f40/d;
L_0x898546fb0/d .functor NAND 1, L_0x89853b340, L_0x89853b520, C4<1>, C4<1>;
L_0x898546fb0 .delay 1 (1,1,1) L_0x898546fb0/d;
L_0x898547020/d .functor NAND 1, L_0x89853b3e0, L_0x89853b520, C4<1>, C4<1>;
L_0x898547020 .delay 1 (1,1,1) L_0x898547020/d;
L_0x898547090/d .functor NAND 1, L_0x898546f40, L_0x898546fb0, L_0x898547020, C4<1>;
L_0x898547090 .delay 1 (1,1,1) L_0x898547090/d;
v0x898be0780_0 .net "Cin", 0 0, L_0x89853b520;  1 drivers
v0x898be0820_0 .net "Cout", 0 0, L_0x898547090;  1 drivers
v0x898be08c0_0 .net "P", 0 0, L_0x898546e60;  1 drivers
v0x898be0960_0 .net "S", 0 0, L_0x898546ed0;  1 drivers
v0x898be0a00_0 .net "a", 0 0, L_0x89853b340;  1 drivers
v0x898be0aa0_0 .net "b", 0 0, L_0x89853b3e0;  1 drivers
v0x898be0b40_0 .net "naCin", 0 0, L_0x898546fb0;  1 drivers
v0x898be0be0_0 .net "nab", 0 0, L_0x898546f40;  1 drivers
v0x898be0c80_0 .net "nbCin", 0 0, L_0x898547020;  1 drivers
S_0x898bdcc00 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92700 .param/l "i" 1 6 21, +C4<0111>;
S_0x898bdcd80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bdcc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9200 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9240 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898547100/d .functor XOR 1, L_0x89853b5c0, L_0x89853b660, C4<0>, C4<0>;
L_0x898547100 .delay 1 (1,1,1) L_0x898547100/d;
L_0x898547170/d .functor XOR 1, L_0x898547100, L_0x89853b700, C4<0>, C4<0>;
L_0x898547170 .delay 1 (1,1,1) L_0x898547170/d;
L_0x8985471e0/d .functor NAND 1, L_0x89853b5c0, L_0x89853b660, C4<1>, C4<1>;
L_0x8985471e0 .delay 1 (1,1,1) L_0x8985471e0/d;
L_0x898547250/d .functor NAND 1, L_0x89853b5c0, L_0x89853b700, C4<1>, C4<1>;
L_0x898547250 .delay 1 (1,1,1) L_0x898547250/d;
L_0x8985472c0/d .functor NAND 1, L_0x89853b660, L_0x89853b700, C4<1>, C4<1>;
L_0x8985472c0 .delay 1 (1,1,1) L_0x8985472c0/d;
L_0x898547330/d .functor NAND 1, L_0x8985471e0, L_0x898547250, L_0x8985472c0, C4<1>;
L_0x898547330 .delay 1 (1,1,1) L_0x898547330/d;
v0x898be0d20_0 .net "Cin", 0 0, L_0x89853b700;  1 drivers
v0x898be0dc0_0 .net "Cout", 0 0, L_0x898547330;  1 drivers
v0x898be0e60_0 .net "P", 0 0, L_0x898547100;  1 drivers
v0x898be0f00_0 .net "S", 0 0, L_0x898547170;  1 drivers
v0x898be0fa0_0 .net "a", 0 0, L_0x89853b5c0;  1 drivers
v0x898be1040_0 .net "b", 0 0, L_0x89853b660;  1 drivers
v0x898be10e0_0 .net "naCin", 0 0, L_0x898547250;  1 drivers
v0x898be1180_0 .net "nab", 0 0, L_0x8985471e0;  1 drivers
v0x898be1220_0 .net "nbCin", 0 0, L_0x8985472c0;  1 drivers
S_0x898bdcf00 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92740 .param/l "i" 1 6 21, +C4<01000>;
S_0x898bdd080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bdcf00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9280 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc92c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985473a0/d .functor XOR 1, L_0x89853b480, L_0x89853b7a0, C4<0>, C4<0>;
L_0x8985473a0 .delay 1 (1,1,1) L_0x8985473a0/d;
L_0x898547410/d .functor XOR 1, L_0x8985473a0, L_0x89853b840, C4<0>, C4<0>;
L_0x898547410 .delay 1 (1,1,1) L_0x898547410/d;
L_0x898547480/d .functor NAND 1, L_0x89853b480, L_0x89853b7a0, C4<1>, C4<1>;
L_0x898547480 .delay 1 (1,1,1) L_0x898547480/d;
L_0x8985474f0/d .functor NAND 1, L_0x89853b480, L_0x89853b840, C4<1>, C4<1>;
L_0x8985474f0 .delay 1 (1,1,1) L_0x8985474f0/d;
L_0x898547560/d .functor NAND 1, L_0x89853b7a0, L_0x89853b840, C4<1>, C4<1>;
L_0x898547560 .delay 1 (1,1,1) L_0x898547560/d;
L_0x8985475d0/d .functor NAND 1, L_0x898547480, L_0x8985474f0, L_0x898547560, C4<1>;
L_0x8985475d0 .delay 1 (1,1,1) L_0x8985475d0/d;
v0x898be12c0_0 .net "Cin", 0 0, L_0x89853b840;  1 drivers
v0x898be1360_0 .net "Cout", 0 0, L_0x8985475d0;  1 drivers
v0x898be1400_0 .net "P", 0 0, L_0x8985473a0;  1 drivers
v0x898be14a0_0 .net "S", 0 0, L_0x898547410;  1 drivers
v0x898be1540_0 .net "a", 0 0, L_0x89853b480;  1 drivers
v0x898be15e0_0 .net "b", 0 0, L_0x89853b7a0;  1 drivers
v0x898be1680_0 .net "naCin", 0 0, L_0x8985474f0;  1 drivers
v0x898be1720_0 .net "nab", 0 0, L_0x898547480;  1 drivers
v0x898be17c0_0 .net "nbCin", 0 0, L_0x898547560;  1 drivers
S_0x898bdd200 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92640 .param/l "i" 1 6 21, +C4<01001>;
S_0x898bdd380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bdd200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9380 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc93c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898547640/d .functor XOR 1, L_0x89853b8e0, L_0x89853b980, C4<0>, C4<0>;
L_0x898547640 .delay 1 (1,1,1) L_0x898547640/d;
L_0x8985476b0/d .functor XOR 1, L_0x898547640, L_0x89853ba20, C4<0>, C4<0>;
L_0x8985476b0 .delay 1 (1,1,1) L_0x8985476b0/d;
L_0x898547720/d .functor NAND 1, L_0x89853b8e0, L_0x89853b980, C4<1>, C4<1>;
L_0x898547720 .delay 1 (1,1,1) L_0x898547720/d;
L_0x898547790/d .functor NAND 1, L_0x89853b8e0, L_0x89853ba20, C4<1>, C4<1>;
L_0x898547790 .delay 1 (1,1,1) L_0x898547790/d;
L_0x898547800/d .functor NAND 1, L_0x89853b980, L_0x89853ba20, C4<1>, C4<1>;
L_0x898547800 .delay 1 (1,1,1) L_0x898547800/d;
L_0x898547870/d .functor NAND 1, L_0x898547720, L_0x898547790, L_0x898547800, C4<1>;
L_0x898547870 .delay 1 (1,1,1) L_0x898547870/d;
v0x898be1860_0 .net "Cin", 0 0, L_0x89853ba20;  1 drivers
v0x898be1900_0 .net "Cout", 0 0, L_0x898547870;  1 drivers
v0x898be19a0_0 .net "P", 0 0, L_0x898547640;  1 drivers
v0x898be1a40_0 .net "S", 0 0, L_0x8985476b0;  1 drivers
v0x898be1ae0_0 .net "a", 0 0, L_0x89853b8e0;  1 drivers
v0x898be1b80_0 .net "b", 0 0, L_0x89853b980;  1 drivers
v0x898be1c20_0 .net "naCin", 0 0, L_0x898547790;  1 drivers
v0x898be1cc0_0 .net "nab", 0 0, L_0x898547720;  1 drivers
v0x898be1d60_0 .net "nbCin", 0 0, L_0x898547800;  1 drivers
S_0x898bdd500 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92780 .param/l "i" 1 6 21, +C4<01010>;
S_0x898bdd680 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bdd500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9400 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9440 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985478e0/d .functor XOR 1, L_0x89853bac0, L_0x89853bb60, C4<0>, C4<0>;
L_0x8985478e0 .delay 1 (1,1,1) L_0x8985478e0/d;
L_0x898547950/d .functor XOR 1, L_0x8985478e0, L_0x89853bc00, C4<0>, C4<0>;
L_0x898547950 .delay 1 (1,1,1) L_0x898547950/d;
L_0x8985479c0/d .functor NAND 1, L_0x89853bac0, L_0x89853bb60, C4<1>, C4<1>;
L_0x8985479c0 .delay 1 (1,1,1) L_0x8985479c0/d;
L_0x898547a30/d .functor NAND 1, L_0x89853bac0, L_0x89853bc00, C4<1>, C4<1>;
L_0x898547a30 .delay 1 (1,1,1) L_0x898547a30/d;
L_0x898547aa0/d .functor NAND 1, L_0x89853bb60, L_0x89853bc00, C4<1>, C4<1>;
L_0x898547aa0 .delay 1 (1,1,1) L_0x898547aa0/d;
L_0x898547b10/d .functor NAND 1, L_0x8985479c0, L_0x898547a30, L_0x898547aa0, C4<1>;
L_0x898547b10 .delay 1 (1,1,1) L_0x898547b10/d;
v0x898be1e00_0 .net "Cin", 0 0, L_0x89853bc00;  1 drivers
v0x898be1ea0_0 .net "Cout", 0 0, L_0x898547b10;  1 drivers
v0x898be1f40_0 .net "P", 0 0, L_0x8985478e0;  1 drivers
v0x898be1fe0_0 .net "S", 0 0, L_0x898547950;  1 drivers
v0x898be2080_0 .net "a", 0 0, L_0x89853bac0;  1 drivers
v0x898be2120_0 .net "b", 0 0, L_0x89853bb60;  1 drivers
v0x898be21c0_0 .net "naCin", 0 0, L_0x898547a30;  1 drivers
v0x898be2260_0 .net "nab", 0 0, L_0x8985479c0;  1 drivers
v0x898be2300_0 .net "nbCin", 0 0, L_0x898547aa0;  1 drivers
S_0x898bdd800 .scope generate, "adder[11]" "adder[11]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b927c0 .param/l "i" 1 6 21, +C4<01011>;
S_0x898bdd980 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bdd800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9480 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc94c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898547b80/d .functor XOR 1, L_0x89853bca0, L_0x89853bd40, C4<0>, C4<0>;
L_0x898547b80 .delay 1 (1,1,1) L_0x898547b80/d;
L_0x898547bf0/d .functor XOR 1, L_0x898547b80, L_0x89853bde0, C4<0>, C4<0>;
L_0x898547bf0 .delay 1 (1,1,1) L_0x898547bf0/d;
L_0x898547c60/d .functor NAND 1, L_0x89853bca0, L_0x89853bd40, C4<1>, C4<1>;
L_0x898547c60 .delay 1 (1,1,1) L_0x898547c60/d;
L_0x898547cd0/d .functor NAND 1, L_0x89853bca0, L_0x89853bde0, C4<1>, C4<1>;
L_0x898547cd0 .delay 1 (1,1,1) L_0x898547cd0/d;
L_0x898547d40/d .functor NAND 1, L_0x89853bd40, L_0x89853bde0, C4<1>, C4<1>;
L_0x898547d40 .delay 1 (1,1,1) L_0x898547d40/d;
L_0x898547db0/d .functor NAND 1, L_0x898547c60, L_0x898547cd0, L_0x898547d40, C4<1>;
L_0x898547db0 .delay 1 (1,1,1) L_0x898547db0/d;
v0x898be23a0_0 .net "Cin", 0 0, L_0x89853bde0;  1 drivers
v0x898be2440_0 .net "Cout", 0 0, L_0x898547db0;  1 drivers
v0x898be24e0_0 .net "P", 0 0, L_0x898547b80;  1 drivers
v0x898be2580_0 .net "S", 0 0, L_0x898547bf0;  1 drivers
v0x898be2620_0 .net "a", 0 0, L_0x89853bca0;  1 drivers
v0x898be26c0_0 .net "b", 0 0, L_0x89853bd40;  1 drivers
v0x898be2760_0 .net "naCin", 0 0, L_0x898547cd0;  1 drivers
v0x898be2800_0 .net "nab", 0 0, L_0x898547c60;  1 drivers
v0x898be28a0_0 .net "nbCin", 0 0, L_0x898547d40;  1 drivers
S_0x898bddb00 .scope generate, "adder[12]" "adder[12]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92800 .param/l "i" 1 6 21, +C4<01100>;
S_0x898bddc80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bddb00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9500 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9540 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898547e20/d .functor XOR 1, L_0x89853be80, L_0x89853bf20, C4<0>, C4<0>;
L_0x898547e20 .delay 1 (1,1,1) L_0x898547e20/d;
L_0x898547e90/d .functor XOR 1, L_0x898547e20, L_0x898550000, C4<0>, C4<0>;
L_0x898547e90 .delay 1 (1,1,1) L_0x898547e90/d;
L_0x898547f00/d .functor NAND 1, L_0x89853be80, L_0x89853bf20, C4<1>, C4<1>;
L_0x898547f00 .delay 1 (1,1,1) L_0x898547f00/d;
L_0x898547f70/d .functor NAND 1, L_0x89853be80, L_0x898550000, C4<1>, C4<1>;
L_0x898547f70 .delay 1 (1,1,1) L_0x898547f70/d;
L_0x89854c000/d .functor NAND 1, L_0x89853bf20, L_0x898550000, C4<1>, C4<1>;
L_0x89854c000 .delay 1 (1,1,1) L_0x89854c000/d;
L_0x89854c070/d .functor NAND 1, L_0x898547f00, L_0x898547f70, L_0x89854c000, C4<1>;
L_0x89854c070 .delay 1 (1,1,1) L_0x89854c070/d;
v0x898be2940_0 .net "Cin", 0 0, L_0x898550000;  1 drivers
v0x898be29e0_0 .net "Cout", 0 0, L_0x89854c070;  1 drivers
v0x898be2a80_0 .net "P", 0 0, L_0x898547e20;  1 drivers
v0x898be2b20_0 .net "S", 0 0, L_0x898547e90;  1 drivers
v0x898be2bc0_0 .net "a", 0 0, L_0x89853be80;  1 drivers
v0x898be2c60_0 .net "b", 0 0, L_0x89853bf20;  1 drivers
v0x898be2d00_0 .net "naCin", 0 0, L_0x898547f70;  1 drivers
v0x898be2da0_0 .net "nab", 0 0, L_0x898547f00;  1 drivers
v0x898be2e40_0 .net "nbCin", 0 0, L_0x89854c000;  1 drivers
S_0x898bdde00 .scope generate, "adder[13]" "adder[13]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92840 .param/l "i" 1 6 21, +C4<01101>;
S_0x898bddf80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bdde00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9580 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc95c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854c0e0/d .functor XOR 1, L_0x8985500a0, L_0x898550140, C4<0>, C4<0>;
L_0x89854c0e0 .delay 1 (1,1,1) L_0x89854c0e0/d;
L_0x89854c150/d .functor XOR 1, L_0x89854c0e0, L_0x8985501e0, C4<0>, C4<0>;
L_0x89854c150 .delay 1 (1,1,1) L_0x89854c150/d;
L_0x89854c1c0/d .functor NAND 1, L_0x8985500a0, L_0x898550140, C4<1>, C4<1>;
L_0x89854c1c0 .delay 1 (1,1,1) L_0x89854c1c0/d;
L_0x89854c230/d .functor NAND 1, L_0x8985500a0, L_0x8985501e0, C4<1>, C4<1>;
L_0x89854c230 .delay 1 (1,1,1) L_0x89854c230/d;
L_0x89854c2a0/d .functor NAND 1, L_0x898550140, L_0x8985501e0, C4<1>, C4<1>;
L_0x89854c2a0 .delay 1 (1,1,1) L_0x89854c2a0/d;
L_0x89854c310/d .functor NAND 1, L_0x89854c1c0, L_0x89854c230, L_0x89854c2a0, C4<1>;
L_0x89854c310 .delay 1 (1,1,1) L_0x89854c310/d;
v0x898be2ee0_0 .net "Cin", 0 0, L_0x8985501e0;  1 drivers
v0x898be2f80_0 .net "Cout", 0 0, L_0x89854c310;  1 drivers
v0x898be3020_0 .net "P", 0 0, L_0x89854c0e0;  1 drivers
v0x898be30c0_0 .net "S", 0 0, L_0x89854c150;  1 drivers
v0x898be3160_0 .net "a", 0 0, L_0x8985500a0;  1 drivers
v0x898be3200_0 .net "b", 0 0, L_0x898550140;  1 drivers
v0x898be32a0_0 .net "naCin", 0 0, L_0x89854c230;  1 drivers
v0x898be3340_0 .net "nab", 0 0, L_0x89854c1c0;  1 drivers
v0x898be33e0_0 .net "nbCin", 0 0, L_0x89854c2a0;  1 drivers
S_0x898bde100 .scope generate, "adder[14]" "adder[14]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92880 .param/l "i" 1 6 21, +C4<01110>;
S_0x898bde280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bde100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9600 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9640 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854c380/d .functor XOR 1, L_0x898550280, L_0x898550320, C4<0>, C4<0>;
L_0x89854c380 .delay 1 (1,1,1) L_0x89854c380/d;
L_0x89854c3f0/d .functor XOR 1, L_0x89854c380, L_0x8985503c0, C4<0>, C4<0>;
L_0x89854c3f0 .delay 1 (1,1,1) L_0x89854c3f0/d;
L_0x89854c460/d .functor NAND 1, L_0x898550280, L_0x898550320, C4<1>, C4<1>;
L_0x89854c460 .delay 1 (1,1,1) L_0x89854c460/d;
L_0x89854c4d0/d .functor NAND 1, L_0x898550280, L_0x8985503c0, C4<1>, C4<1>;
L_0x89854c4d0 .delay 1 (1,1,1) L_0x89854c4d0/d;
L_0x89854c540/d .functor NAND 1, L_0x898550320, L_0x8985503c0, C4<1>, C4<1>;
L_0x89854c540 .delay 1 (1,1,1) L_0x89854c540/d;
L_0x89854c5b0/d .functor NAND 1, L_0x89854c460, L_0x89854c4d0, L_0x89854c540, C4<1>;
L_0x89854c5b0 .delay 1 (1,1,1) L_0x89854c5b0/d;
v0x898be3480_0 .net "Cin", 0 0, L_0x8985503c0;  1 drivers
v0x898be3520_0 .net "Cout", 0 0, L_0x89854c5b0;  1 drivers
v0x898be35c0_0 .net "P", 0 0, L_0x89854c380;  1 drivers
v0x898be3660_0 .net "S", 0 0, L_0x89854c3f0;  1 drivers
v0x898be3700_0 .net "a", 0 0, L_0x898550280;  1 drivers
v0x898be37a0_0 .net "b", 0 0, L_0x898550320;  1 drivers
v0x898be3840_0 .net "naCin", 0 0, L_0x89854c4d0;  1 drivers
v0x898be38e0_0 .net "nab", 0 0, L_0x89854c460;  1 drivers
v0x898be3980_0 .net "nbCin", 0 0, L_0x89854c540;  1 drivers
S_0x898bde400 .scope generate, "adder[15]" "adder[15]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b928c0 .param/l "i" 1 6 21, +C4<01111>;
S_0x898bde580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bde400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9680 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc96c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854c620/d .functor XOR 1, L_0x898550460, L_0x898550500, C4<0>, C4<0>;
L_0x89854c620 .delay 1 (1,1,1) L_0x89854c620/d;
L_0x89854c690/d .functor XOR 1, L_0x89854c620, L_0x8985505a0, C4<0>, C4<0>;
L_0x89854c690 .delay 1 (1,1,1) L_0x89854c690/d;
L_0x89854c700/d .functor NAND 1, L_0x898550460, L_0x898550500, C4<1>, C4<1>;
L_0x89854c700 .delay 1 (1,1,1) L_0x89854c700/d;
L_0x89854c770/d .functor NAND 1, L_0x898550460, L_0x8985505a0, C4<1>, C4<1>;
L_0x89854c770 .delay 1 (1,1,1) L_0x89854c770/d;
L_0x89854c7e0/d .functor NAND 1, L_0x898550500, L_0x8985505a0, C4<1>, C4<1>;
L_0x89854c7e0 .delay 1 (1,1,1) L_0x89854c7e0/d;
L_0x89854c850/d .functor NAND 1, L_0x89854c700, L_0x89854c770, L_0x89854c7e0, C4<1>;
L_0x89854c850 .delay 1 (1,1,1) L_0x89854c850/d;
v0x898be3a20_0 .net "Cin", 0 0, L_0x8985505a0;  1 drivers
v0x898be3ac0_0 .net "Cout", 0 0, L_0x89854c850;  1 drivers
v0x898be3b60_0 .net "P", 0 0, L_0x89854c620;  1 drivers
v0x898be3c00_0 .net "S", 0 0, L_0x89854c690;  1 drivers
v0x898be3ca0_0 .net "a", 0 0, L_0x898550460;  1 drivers
v0x898be3d40_0 .net "b", 0 0, L_0x898550500;  1 drivers
v0x898be3de0_0 .net "naCin", 0 0, L_0x89854c770;  1 drivers
v0x898be3e80_0 .net "nab", 0 0, L_0x89854c700;  1 drivers
v0x898be3f20_0 .net "nbCin", 0 0, L_0x89854c7e0;  1 drivers
S_0x898bde700 .scope generate, "adder[16]" "adder[16]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92900 .param/l "i" 1 6 21, +C4<010000>;
S_0x898bde880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bde700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9700 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9740 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854c8c0/d .functor XOR 1, L_0x898550640, L_0x8985506e0, C4<0>, C4<0>;
L_0x89854c8c0 .delay 1 (1,1,1) L_0x89854c8c0/d;
L_0x89854c930/d .functor XOR 1, L_0x89854c8c0, L_0x898550780, C4<0>, C4<0>;
L_0x89854c930 .delay 1 (1,1,1) L_0x89854c930/d;
L_0x89854c9a0/d .functor NAND 1, L_0x898550640, L_0x8985506e0, C4<1>, C4<1>;
L_0x89854c9a0 .delay 1 (1,1,1) L_0x89854c9a0/d;
L_0x89854ca10/d .functor NAND 1, L_0x898550640, L_0x898550780, C4<1>, C4<1>;
L_0x89854ca10 .delay 1 (1,1,1) L_0x89854ca10/d;
L_0x89854ca80/d .functor NAND 1, L_0x8985506e0, L_0x898550780, C4<1>, C4<1>;
L_0x89854ca80 .delay 1 (1,1,1) L_0x89854ca80/d;
L_0x89854caf0/d .functor NAND 1, L_0x89854c9a0, L_0x89854ca10, L_0x89854ca80, C4<1>;
L_0x89854caf0 .delay 1 (1,1,1) L_0x89854caf0/d;
v0x898be8000_0 .net "Cin", 0 0, L_0x898550780;  1 drivers
v0x898be80a0_0 .net "Cout", 0 0, L_0x89854caf0;  1 drivers
v0x898be8140_0 .net "P", 0 0, L_0x89854c8c0;  1 drivers
v0x898be81e0_0 .net "S", 0 0, L_0x89854c930;  1 drivers
v0x898be8280_0 .net "a", 0 0, L_0x898550640;  1 drivers
v0x898be8320_0 .net "b", 0 0, L_0x8985506e0;  1 drivers
v0x898be83c0_0 .net "naCin", 0 0, L_0x89854ca10;  1 drivers
v0x898be8460_0 .net "nab", 0 0, L_0x89854c9a0;  1 drivers
v0x898be8500_0 .net "nbCin", 0 0, L_0x89854ca80;  1 drivers
S_0x898bdea00 .scope generate, "adder[17]" "adder[17]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92940 .param/l "i" 1 6 21, +C4<010001>;
S_0x898bdeb80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bdea00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9300 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9340 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854cb60/d .functor XOR 1, L_0x898550820, L_0x8985508c0, C4<0>, C4<0>;
L_0x89854cb60 .delay 1 (1,1,1) L_0x89854cb60/d;
L_0x89854cbd0/d .functor XOR 1, L_0x89854cb60, L_0x898550960, C4<0>, C4<0>;
L_0x89854cbd0 .delay 1 (1,1,1) L_0x89854cbd0/d;
L_0x89854cc40/d .functor NAND 1, L_0x898550820, L_0x8985508c0, C4<1>, C4<1>;
L_0x89854cc40 .delay 1 (1,1,1) L_0x89854cc40/d;
L_0x89854ccb0/d .functor NAND 1, L_0x898550820, L_0x898550960, C4<1>, C4<1>;
L_0x89854ccb0 .delay 1 (1,1,1) L_0x89854ccb0/d;
L_0x89854cd20/d .functor NAND 1, L_0x8985508c0, L_0x898550960, C4<1>, C4<1>;
L_0x89854cd20 .delay 1 (1,1,1) L_0x89854cd20/d;
L_0x89854cd90/d .functor NAND 1, L_0x89854cc40, L_0x89854ccb0, L_0x89854cd20, C4<1>;
L_0x89854cd90 .delay 1 (1,1,1) L_0x89854cd90/d;
v0x898be85a0_0 .net "Cin", 0 0, L_0x898550960;  1 drivers
v0x898be8640_0 .net "Cout", 0 0, L_0x89854cd90;  1 drivers
v0x898be86e0_0 .net "P", 0 0, L_0x89854cb60;  1 drivers
v0x898be8780_0 .net "S", 0 0, L_0x89854cbd0;  1 drivers
v0x898be8820_0 .net "a", 0 0, L_0x898550820;  1 drivers
v0x898be88c0_0 .net "b", 0 0, L_0x8985508c0;  1 drivers
v0x898be8960_0 .net "naCin", 0 0, L_0x89854ccb0;  1 drivers
v0x898be8a00_0 .net "nab", 0 0, L_0x89854cc40;  1 drivers
v0x898be8aa0_0 .net "nbCin", 0 0, L_0x89854cd20;  1 drivers
S_0x898bded00 .scope generate, "adder[18]" "adder[18]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92980 .param/l "i" 1 6 21, +C4<010010>;
S_0x898bdee80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bded00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9780 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc97c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854ce00/d .functor XOR 1, L_0x898550a00, L_0x898550aa0, C4<0>, C4<0>;
L_0x89854ce00 .delay 1 (1,1,1) L_0x89854ce00/d;
L_0x89854ce70/d .functor XOR 1, L_0x89854ce00, L_0x898550b40, C4<0>, C4<0>;
L_0x89854ce70 .delay 1 (1,1,1) L_0x89854ce70/d;
L_0x89854cee0/d .functor NAND 1, L_0x898550a00, L_0x898550aa0, C4<1>, C4<1>;
L_0x89854cee0 .delay 1 (1,1,1) L_0x89854cee0/d;
L_0x89854cf50/d .functor NAND 1, L_0x898550a00, L_0x898550b40, C4<1>, C4<1>;
L_0x89854cf50 .delay 1 (1,1,1) L_0x89854cf50/d;
L_0x89854cfc0/d .functor NAND 1, L_0x898550aa0, L_0x898550b40, C4<1>, C4<1>;
L_0x89854cfc0 .delay 1 (1,1,1) L_0x89854cfc0/d;
L_0x89854d030/d .functor NAND 1, L_0x89854cee0, L_0x89854cf50, L_0x89854cfc0, C4<1>;
L_0x89854d030 .delay 1 (1,1,1) L_0x89854d030/d;
v0x898be8b40_0 .net "Cin", 0 0, L_0x898550b40;  1 drivers
v0x898be8be0_0 .net "Cout", 0 0, L_0x89854d030;  1 drivers
v0x898be8c80_0 .net "P", 0 0, L_0x89854ce00;  1 drivers
v0x898be8d20_0 .net "S", 0 0, L_0x89854ce70;  1 drivers
v0x898be8dc0_0 .net "a", 0 0, L_0x898550a00;  1 drivers
v0x898be8e60_0 .net "b", 0 0, L_0x898550aa0;  1 drivers
v0x898be8f00_0 .net "naCin", 0 0, L_0x89854cf50;  1 drivers
v0x898be8fa0_0 .net "nab", 0 0, L_0x89854cee0;  1 drivers
v0x898be9040_0 .net "nbCin", 0 0, L_0x89854cfc0;  1 drivers
S_0x898bdf000 .scope generate, "adder[19]" "adder[19]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b929c0 .param/l "i" 1 6 21, +C4<010011>;
S_0x898bdf180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bdf000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9800 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9840 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854d0a0/d .functor XOR 1, L_0x898550be0, L_0x898550c80, C4<0>, C4<0>;
L_0x89854d0a0 .delay 1 (1,1,1) L_0x89854d0a0/d;
L_0x89854d110/d .functor XOR 1, L_0x89854d0a0, L_0x898550d20, C4<0>, C4<0>;
L_0x89854d110 .delay 1 (1,1,1) L_0x89854d110/d;
L_0x89854d180/d .functor NAND 1, L_0x898550be0, L_0x898550c80, C4<1>, C4<1>;
L_0x89854d180 .delay 1 (1,1,1) L_0x89854d180/d;
L_0x89854d1f0/d .functor NAND 1, L_0x898550be0, L_0x898550d20, C4<1>, C4<1>;
L_0x89854d1f0 .delay 1 (1,1,1) L_0x89854d1f0/d;
L_0x89854d260/d .functor NAND 1, L_0x898550c80, L_0x898550d20, C4<1>, C4<1>;
L_0x89854d260 .delay 1 (1,1,1) L_0x89854d260/d;
L_0x89854d2d0/d .functor NAND 1, L_0x89854d180, L_0x89854d1f0, L_0x89854d260, C4<1>;
L_0x89854d2d0 .delay 1 (1,1,1) L_0x89854d2d0/d;
v0x898be90e0_0 .net "Cin", 0 0, L_0x898550d20;  1 drivers
v0x898be9180_0 .net "Cout", 0 0, L_0x89854d2d0;  1 drivers
v0x898be9220_0 .net "P", 0 0, L_0x89854d0a0;  1 drivers
v0x898be92c0_0 .net "S", 0 0, L_0x89854d110;  1 drivers
v0x898be9360_0 .net "a", 0 0, L_0x898550be0;  1 drivers
v0x898be9400_0 .net "b", 0 0, L_0x898550c80;  1 drivers
v0x898be94a0_0 .net "naCin", 0 0, L_0x89854d1f0;  1 drivers
v0x898be9540_0 .net "nab", 0 0, L_0x89854d180;  1 drivers
v0x898be95e0_0 .net "nbCin", 0 0, L_0x89854d260;  1 drivers
S_0x898bdf300 .scope generate, "adder[20]" "adder[20]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92a00 .param/l "i" 1 6 21, +C4<010100>;
S_0x898bdf480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bdf300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9880 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc98c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854d340/d .functor XOR 1, L_0x898550dc0, L_0x898550e60, C4<0>, C4<0>;
L_0x89854d340 .delay 1 (1,1,1) L_0x89854d340/d;
L_0x89854d3b0/d .functor XOR 1, L_0x89854d340, L_0x898550f00, C4<0>, C4<0>;
L_0x89854d3b0 .delay 1 (1,1,1) L_0x89854d3b0/d;
L_0x89854d420/d .functor NAND 1, L_0x898550dc0, L_0x898550e60, C4<1>, C4<1>;
L_0x89854d420 .delay 1 (1,1,1) L_0x89854d420/d;
L_0x89854d490/d .functor NAND 1, L_0x898550dc0, L_0x898550f00, C4<1>, C4<1>;
L_0x89854d490 .delay 1 (1,1,1) L_0x89854d490/d;
L_0x89854d500/d .functor NAND 1, L_0x898550e60, L_0x898550f00, C4<1>, C4<1>;
L_0x89854d500 .delay 1 (1,1,1) L_0x89854d500/d;
L_0x89854d570/d .functor NAND 1, L_0x89854d420, L_0x89854d490, L_0x89854d500, C4<1>;
L_0x89854d570 .delay 1 (1,1,1) L_0x89854d570/d;
v0x898be9680_0 .net "Cin", 0 0, L_0x898550f00;  1 drivers
v0x898be9720_0 .net "Cout", 0 0, L_0x89854d570;  1 drivers
v0x898be97c0_0 .net "P", 0 0, L_0x89854d340;  1 drivers
v0x898be9860_0 .net "S", 0 0, L_0x89854d3b0;  1 drivers
v0x898be9900_0 .net "a", 0 0, L_0x898550dc0;  1 drivers
v0x898be99a0_0 .net "b", 0 0, L_0x898550e60;  1 drivers
v0x898be9a40_0 .net "naCin", 0 0, L_0x89854d490;  1 drivers
v0x898be9ae0_0 .net "nab", 0 0, L_0x89854d420;  1 drivers
v0x898be9b80_0 .net "nbCin", 0 0, L_0x89854d500;  1 drivers
S_0x898bdf600 .scope generate, "adder[21]" "adder[21]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92a40 .param/l "i" 1 6 21, +C4<010101>;
S_0x898bdf780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bdf600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9900 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9940 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854d5e0/d .functor XOR 1, L_0x898550fa0, L_0x898551040, C4<0>, C4<0>;
L_0x89854d5e0 .delay 1 (1,1,1) L_0x89854d5e0/d;
L_0x89854d650/d .functor XOR 1, L_0x89854d5e0, L_0x8985510e0, C4<0>, C4<0>;
L_0x89854d650 .delay 1 (1,1,1) L_0x89854d650/d;
L_0x89854d6c0/d .functor NAND 1, L_0x898550fa0, L_0x898551040, C4<1>, C4<1>;
L_0x89854d6c0 .delay 1 (1,1,1) L_0x89854d6c0/d;
L_0x89854d730/d .functor NAND 1, L_0x898550fa0, L_0x8985510e0, C4<1>, C4<1>;
L_0x89854d730 .delay 1 (1,1,1) L_0x89854d730/d;
L_0x89854d7a0/d .functor NAND 1, L_0x898551040, L_0x8985510e0, C4<1>, C4<1>;
L_0x89854d7a0 .delay 1 (1,1,1) L_0x89854d7a0/d;
L_0x89854d810/d .functor NAND 1, L_0x89854d6c0, L_0x89854d730, L_0x89854d7a0, C4<1>;
L_0x89854d810 .delay 1 (1,1,1) L_0x89854d810/d;
v0x898be9c20_0 .net "Cin", 0 0, L_0x8985510e0;  1 drivers
v0x898be9cc0_0 .net "Cout", 0 0, L_0x89854d810;  1 drivers
v0x898be9d60_0 .net "P", 0 0, L_0x89854d5e0;  1 drivers
v0x898be9e00_0 .net "S", 0 0, L_0x89854d650;  1 drivers
v0x898be9ea0_0 .net "a", 0 0, L_0x898550fa0;  1 drivers
v0x898be9f40_0 .net "b", 0 0, L_0x898551040;  1 drivers
v0x898be9fe0_0 .net "naCin", 0 0, L_0x89854d730;  1 drivers
v0x898bea080_0 .net "nab", 0 0, L_0x89854d6c0;  1 drivers
v0x898bea120_0 .net "nbCin", 0 0, L_0x89854d7a0;  1 drivers
S_0x898bdf900 .scope generate, "adder[22]" "adder[22]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92a80 .param/l "i" 1 6 21, +C4<010110>;
S_0x898bdfa80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bdf900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9980 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc99c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854d880/d .functor XOR 1, L_0x898551180, L_0x898551220, C4<0>, C4<0>;
L_0x89854d880 .delay 1 (1,1,1) L_0x89854d880/d;
L_0x89854d8f0/d .functor XOR 1, L_0x89854d880, L_0x8985512c0, C4<0>, C4<0>;
L_0x89854d8f0 .delay 1 (1,1,1) L_0x89854d8f0/d;
L_0x89854d960/d .functor NAND 1, L_0x898551180, L_0x898551220, C4<1>, C4<1>;
L_0x89854d960 .delay 1 (1,1,1) L_0x89854d960/d;
L_0x89854d9d0/d .functor NAND 1, L_0x898551180, L_0x8985512c0, C4<1>, C4<1>;
L_0x89854d9d0 .delay 1 (1,1,1) L_0x89854d9d0/d;
L_0x89854da40/d .functor NAND 1, L_0x898551220, L_0x8985512c0, C4<1>, C4<1>;
L_0x89854da40 .delay 1 (1,1,1) L_0x89854da40/d;
L_0x89854dab0/d .functor NAND 1, L_0x89854d960, L_0x89854d9d0, L_0x89854da40, C4<1>;
L_0x89854dab0 .delay 1 (1,1,1) L_0x89854dab0/d;
v0x898bea1c0_0 .net "Cin", 0 0, L_0x8985512c0;  1 drivers
v0x898bea260_0 .net "Cout", 0 0, L_0x89854dab0;  1 drivers
v0x898bea300_0 .net "P", 0 0, L_0x89854d880;  1 drivers
v0x898bea3a0_0 .net "S", 0 0, L_0x89854d8f0;  1 drivers
v0x898bea440_0 .net "a", 0 0, L_0x898551180;  1 drivers
v0x898bea4e0_0 .net "b", 0 0, L_0x898551220;  1 drivers
v0x898bea580_0 .net "naCin", 0 0, L_0x89854d9d0;  1 drivers
v0x898bea620_0 .net "nab", 0 0, L_0x89854d960;  1 drivers
v0x898bea6c0_0 .net "nbCin", 0 0, L_0x89854da40;  1 drivers
S_0x898bdfc00 .scope generate, "adder[23]" "adder[23]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92ac0 .param/l "i" 1 6 21, +C4<010111>;
S_0x898bdfd80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bdfc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9a00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9a40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854db20/d .functor XOR 1, L_0x898551360, L_0x898551400, C4<0>, C4<0>;
L_0x89854db20 .delay 1 (1,1,1) L_0x89854db20/d;
L_0x89854db90/d .functor XOR 1, L_0x89854db20, L_0x8985514a0, C4<0>, C4<0>;
L_0x89854db90 .delay 1 (1,1,1) L_0x89854db90/d;
L_0x89854dc00/d .functor NAND 1, L_0x898551360, L_0x898551400, C4<1>, C4<1>;
L_0x89854dc00 .delay 1 (1,1,1) L_0x89854dc00/d;
L_0x89854dc70/d .functor NAND 1, L_0x898551360, L_0x8985514a0, C4<1>, C4<1>;
L_0x89854dc70 .delay 1 (1,1,1) L_0x89854dc70/d;
L_0x89854dce0/d .functor NAND 1, L_0x898551400, L_0x8985514a0, C4<1>, C4<1>;
L_0x89854dce0 .delay 1 (1,1,1) L_0x89854dce0/d;
L_0x89854dd50/d .functor NAND 1, L_0x89854dc00, L_0x89854dc70, L_0x89854dce0, C4<1>;
L_0x89854dd50 .delay 1 (1,1,1) L_0x89854dd50/d;
v0x898bea760_0 .net "Cin", 0 0, L_0x8985514a0;  1 drivers
v0x898bea800_0 .net "Cout", 0 0, L_0x89854dd50;  1 drivers
v0x898bea8a0_0 .net "P", 0 0, L_0x89854db20;  1 drivers
v0x898bea940_0 .net "S", 0 0, L_0x89854db90;  1 drivers
v0x898bea9e0_0 .net "a", 0 0, L_0x898551360;  1 drivers
v0x898beaa80_0 .net "b", 0 0, L_0x898551400;  1 drivers
v0x898beab20_0 .net "naCin", 0 0, L_0x89854dc70;  1 drivers
v0x898beabc0_0 .net "nab", 0 0, L_0x89854dc00;  1 drivers
v0x898beac60_0 .net "nbCin", 0 0, L_0x89854dce0;  1 drivers
S_0x898bec000 .scope generate, "adder[24]" "adder[24]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92b00 .param/l "i" 1 6 21, +C4<011000>;
S_0x898bec180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bec000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9a80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9ac0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854ddc0/d .functor XOR 1, L_0x898551540, L_0x8985515e0, C4<0>, C4<0>;
L_0x89854ddc0 .delay 1 (1,1,1) L_0x89854ddc0/d;
L_0x89854de30/d .functor XOR 1, L_0x89854ddc0, L_0x898551680, C4<0>, C4<0>;
L_0x89854de30 .delay 1 (1,1,1) L_0x89854de30/d;
L_0x89854dea0/d .functor NAND 1, L_0x898551540, L_0x8985515e0, C4<1>, C4<1>;
L_0x89854dea0 .delay 1 (1,1,1) L_0x89854dea0/d;
L_0x89854df10/d .functor NAND 1, L_0x898551540, L_0x898551680, C4<1>, C4<1>;
L_0x89854df10 .delay 1 (1,1,1) L_0x89854df10/d;
L_0x89854df80/d .functor NAND 1, L_0x8985515e0, L_0x898551680, C4<1>, C4<1>;
L_0x89854df80 .delay 1 (1,1,1) L_0x89854df80/d;
L_0x89854dff0/d .functor NAND 1, L_0x89854dea0, L_0x89854df10, L_0x89854df80, C4<1>;
L_0x89854dff0 .delay 1 (1,1,1) L_0x89854dff0/d;
v0x898bead00_0 .net "Cin", 0 0, L_0x898551680;  1 drivers
v0x898beada0_0 .net "Cout", 0 0, L_0x89854dff0;  1 drivers
v0x898beae40_0 .net "P", 0 0, L_0x89854ddc0;  1 drivers
v0x898beaee0_0 .net "S", 0 0, L_0x89854de30;  1 drivers
v0x898beaf80_0 .net "a", 0 0, L_0x898551540;  1 drivers
v0x898beb020_0 .net "b", 0 0, L_0x8985515e0;  1 drivers
v0x898beb0c0_0 .net "naCin", 0 0, L_0x89854df10;  1 drivers
v0x898beb160_0 .net "nab", 0 0, L_0x89854dea0;  1 drivers
v0x898beb200_0 .net "nbCin", 0 0, L_0x89854df80;  1 drivers
S_0x898bec300 .scope generate, "adder[25]" "adder[25]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92b40 .param/l "i" 1 6 21, +C4<011001>;
S_0x898bec480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bec300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9b00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9b40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854e060/d .functor XOR 1, L_0x898551720, L_0x8985517c0, C4<0>, C4<0>;
L_0x89854e060 .delay 1 (1,1,1) L_0x89854e060/d;
L_0x89854e0d0/d .functor XOR 1, L_0x89854e060, L_0x898551860, C4<0>, C4<0>;
L_0x89854e0d0 .delay 1 (1,1,1) L_0x89854e0d0/d;
L_0x89854e140/d .functor NAND 1, L_0x898551720, L_0x8985517c0, C4<1>, C4<1>;
L_0x89854e140 .delay 1 (1,1,1) L_0x89854e140/d;
L_0x89854e1b0/d .functor NAND 1, L_0x898551720, L_0x898551860, C4<1>, C4<1>;
L_0x89854e1b0 .delay 1 (1,1,1) L_0x89854e1b0/d;
L_0x89854e220/d .functor NAND 1, L_0x8985517c0, L_0x898551860, C4<1>, C4<1>;
L_0x89854e220 .delay 1 (1,1,1) L_0x89854e220/d;
L_0x89854e290/d .functor NAND 1, L_0x89854e140, L_0x89854e1b0, L_0x89854e220, C4<1>;
L_0x89854e290 .delay 1 (1,1,1) L_0x89854e290/d;
v0x898beb2a0_0 .net "Cin", 0 0, L_0x898551860;  1 drivers
v0x898beb340_0 .net "Cout", 0 0, L_0x89854e290;  1 drivers
v0x898beb3e0_0 .net "P", 0 0, L_0x89854e060;  1 drivers
v0x898beb480_0 .net "S", 0 0, L_0x89854e0d0;  1 drivers
v0x898beb520_0 .net "a", 0 0, L_0x898551720;  1 drivers
v0x898beb5c0_0 .net "b", 0 0, L_0x8985517c0;  1 drivers
v0x898beb660_0 .net "naCin", 0 0, L_0x89854e1b0;  1 drivers
v0x898beb700_0 .net "nab", 0 0, L_0x89854e140;  1 drivers
v0x898beb7a0_0 .net "nbCin", 0 0, L_0x89854e220;  1 drivers
S_0x898bec600 .scope generate, "adder[26]" "adder[26]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92b80 .param/l "i" 1 6 21, +C4<011010>;
S_0x898bec780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bec600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9b80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9bc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854e300/d .functor XOR 1, L_0x898551900, L_0x8985519a0, C4<0>, C4<0>;
L_0x89854e300 .delay 1 (1,1,1) L_0x89854e300/d;
L_0x89854e370/d .functor XOR 1, L_0x89854e300, L_0x898551a40, C4<0>, C4<0>;
L_0x89854e370 .delay 1 (1,1,1) L_0x89854e370/d;
L_0x89854e3e0/d .functor NAND 1, L_0x898551900, L_0x8985519a0, C4<1>, C4<1>;
L_0x89854e3e0 .delay 1 (1,1,1) L_0x89854e3e0/d;
L_0x89854e450/d .functor NAND 1, L_0x898551900, L_0x898551a40, C4<1>, C4<1>;
L_0x89854e450 .delay 1 (1,1,1) L_0x89854e450/d;
L_0x89854e4c0/d .functor NAND 1, L_0x8985519a0, L_0x898551a40, C4<1>, C4<1>;
L_0x89854e4c0 .delay 1 (1,1,1) L_0x89854e4c0/d;
L_0x89854e530/d .functor NAND 1, L_0x89854e3e0, L_0x89854e450, L_0x89854e4c0, C4<1>;
L_0x89854e530 .delay 1 (1,1,1) L_0x89854e530/d;
v0x898beb840_0 .net "Cin", 0 0, L_0x898551a40;  1 drivers
v0x898beb8e0_0 .net "Cout", 0 0, L_0x89854e530;  1 drivers
v0x898beb980_0 .net "P", 0 0, L_0x89854e300;  1 drivers
v0x898beba20_0 .net "S", 0 0, L_0x89854e370;  1 drivers
v0x898bebac0_0 .net "a", 0 0, L_0x898551900;  1 drivers
v0x898bebb60_0 .net "b", 0 0, L_0x8985519a0;  1 drivers
v0x898bebc00_0 .net "naCin", 0 0, L_0x89854e450;  1 drivers
v0x898bebca0_0 .net "nab", 0 0, L_0x89854e3e0;  1 drivers
v0x898bebd40_0 .net "nbCin", 0 0, L_0x89854e4c0;  1 drivers
S_0x898bec900 .scope generate, "adder[27]" "adder[27]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92bc0 .param/l "i" 1 6 21, +C4<011011>;
S_0x898beca80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bec900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9c00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9c40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854e5a0/d .functor XOR 1, L_0x898551ae0, L_0x898551b80, C4<0>, C4<0>;
L_0x89854e5a0 .delay 1 (1,1,1) L_0x89854e5a0/d;
L_0x89854e610/d .functor XOR 1, L_0x89854e5a0, L_0x898551c20, C4<0>, C4<0>;
L_0x89854e610 .delay 1 (1,1,1) L_0x89854e610/d;
L_0x89854e680/d .functor NAND 1, L_0x898551ae0, L_0x898551b80, C4<1>, C4<1>;
L_0x89854e680 .delay 1 (1,1,1) L_0x89854e680/d;
L_0x89854e6f0/d .functor NAND 1, L_0x898551ae0, L_0x898551c20, C4<1>, C4<1>;
L_0x89854e6f0 .delay 1 (1,1,1) L_0x89854e6f0/d;
L_0x89854e760/d .functor NAND 1, L_0x898551b80, L_0x898551c20, C4<1>, C4<1>;
L_0x89854e760 .delay 1 (1,1,1) L_0x89854e760/d;
L_0x89854e7d0/d .functor NAND 1, L_0x89854e680, L_0x89854e6f0, L_0x89854e760, C4<1>;
L_0x89854e7d0 .delay 1 (1,1,1) L_0x89854e7d0/d;
v0x898bebde0_0 .net "Cin", 0 0, L_0x898551c20;  1 drivers
v0x898bebe80_0 .net "Cout", 0 0, L_0x89854e7d0;  1 drivers
v0x898bebf20_0 .net "P", 0 0, L_0x89854e5a0;  1 drivers
v0x898bf0000_0 .net "S", 0 0, L_0x89854e610;  1 drivers
v0x898bf00a0_0 .net "a", 0 0, L_0x898551ae0;  1 drivers
v0x898bf0140_0 .net "b", 0 0, L_0x898551b80;  1 drivers
v0x898bf01e0_0 .net "naCin", 0 0, L_0x89854e6f0;  1 drivers
v0x898bf0280_0 .net "nab", 0 0, L_0x89854e680;  1 drivers
v0x898bf0320_0 .net "nbCin", 0 0, L_0x89854e760;  1 drivers
S_0x898becc00 .scope generate, "adder[28]" "adder[28]" 6 21, 6 21 0, S_0x898bd3780;
 .timescale -9 -9;
P_0x898b92c00 .param/l "i" 1 6 21, +C4<011100>;
S_0x898becd80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898becc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9c80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9cc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854e840/d .functor XOR 1, L_0x898551cc0, L_0x898551d60, C4<0>, C4<0>;
L_0x89854e840 .delay 1 (1,1,1) L_0x89854e840/d;
L_0x89854e8b0/d .functor XOR 1, L_0x89854e840, L_0x898551e00, C4<0>, C4<0>;
L_0x89854e8b0 .delay 1 (1,1,1) L_0x89854e8b0/d;
L_0x89854e920/d .functor NAND 1, L_0x898551cc0, L_0x898551d60, C4<1>, C4<1>;
L_0x89854e920 .delay 1 (1,1,1) L_0x89854e920/d;
L_0x89854e990/d .functor NAND 1, L_0x898551cc0, L_0x898551e00, C4<1>, C4<1>;
L_0x89854e990 .delay 1 (1,1,1) L_0x89854e990/d;
L_0x89854ea00/d .functor NAND 1, L_0x898551d60, L_0x898551e00, C4<1>, C4<1>;
L_0x89854ea00 .delay 1 (1,1,1) L_0x89854ea00/d;
L_0x89854ea70/d .functor NAND 1, L_0x89854e920, L_0x89854e990, L_0x89854ea00, C4<1>;
L_0x89854ea70 .delay 1 (1,1,1) L_0x89854ea70/d;
v0x898bf03c0_0 .net "Cin", 0 0, L_0x898551e00;  1 drivers
v0x898bf0460_0 .net "Cout", 0 0, L_0x89854ea70;  1 drivers
v0x898bf0500_0 .net "P", 0 0, L_0x89854e840;  1 drivers
v0x898bf05a0_0 .net "S", 0 0, L_0x89854e8b0;  1 drivers
v0x898bf0640_0 .net "a", 0 0, L_0x898551cc0;  1 drivers
v0x898bf06e0_0 .net "b", 0 0, L_0x898551d60;  1 drivers
v0x898bf0780_0 .net "naCin", 0 0, L_0x89854e990;  1 drivers
v0x898bf0820_0 .net "nab", 0 0, L_0x89854e920;  1 drivers
v0x898bf08c0_0 .net "nbCin", 0 0, L_0x89854ea00;  1 drivers
S_0x898becf00 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898bd3780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9d00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9d40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854eae0/d .functor XOR 1, L_0x898551ea0, L_0x898551f40, C4<0>, C4<0>;
L_0x89854eae0 .delay 1 (1,1,1) L_0x89854eae0/d;
L_0x89854eb50/d .functor XOR 1, L_0x89854eae0, v0x898bf1cc0_0, C4<0>, C4<0>;
L_0x89854eb50 .delay 1 (1,1,1) L_0x89854eb50/d;
L_0x89854ebc0/d .functor NAND 1, L_0x898551ea0, L_0x898551f40, C4<1>, C4<1>;
L_0x89854ebc0 .delay 1 (1,1,1) L_0x89854ebc0/d;
L_0x89854ec30/d .functor NAND 1, L_0x898551ea0, v0x898bf1cc0_0, C4<1>, C4<1>;
L_0x89854ec30 .delay 1 (1,1,1) L_0x89854ec30/d;
L_0x89854eca0/d .functor NAND 1, L_0x898551f40, v0x898bf1cc0_0, C4<1>, C4<1>;
L_0x89854eca0 .delay 1 (1,1,1) L_0x89854eca0/d;
L_0x89854ed10/d .functor NAND 1, L_0x89854ebc0, L_0x89854ec30, L_0x89854eca0, C4<1>;
L_0x89854ed10 .delay 1 (1,1,1) L_0x89854ed10/d;
v0x898bf0960_0 .net "Cin", 0 0, v0x898bf1cc0_0;  alias, 1 drivers
v0x898bf0a00_0 .net "Cout", 0 0, L_0x89854ed10;  1 drivers
v0x898bf0aa0_0 .net "P", 0 0, L_0x89854eae0;  1 drivers
v0x898bf0b40_0 .net "S", 0 0, L_0x89854eb50;  1 drivers
v0x898bf0be0_0 .net "a", 0 0, L_0x898551ea0;  1 drivers
v0x898bf0c80_0 .net "b", 0 0, L_0x898551f40;  1 drivers
v0x898bf0d20_0 .net "naCin", 0 0, L_0x89854ec30;  1 drivers
v0x898bf0dc0_0 .net "nab", 0 0, L_0x89854ebc0;  1 drivers
v0x898bf0e60_0 .net "nbCin", 0 0, L_0x89854eca0;  1 drivers
S_0x898bed080 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898bd3300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 30 "in";
    .port_info 2 /OUTPUT 30 "out";
P_0x898b92480 .param/l "N" 0 8 4, +C4<00000000000000000000000000011110>;
v0x898bf19a0_0 .net "clk", 0 0, v0x898bf1f40_0;  alias, 1 drivers
v0x898bf1a40_0 .net "in", 29 0, L_0x899795a40;  1 drivers
v0x898bf1ae0_0 .var "out", 29 0;
E_0x899701ac0 .event posedge, v0x898bf1860_0;
S_0x898bed200 .scope generate, "WIDTH_TEST[30]" "WIDTH_TEST[30]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898b92e80 .param/l "w" 1 3 23, +C4<011110>;
v0x8984059a0_0 .var "A", 29 0;
v0x898405a40_0 .var "B", 29 0;
v0x898405ae0_0 .var "Cin", 0 0;
v0x898405b80_0 .net "Cout", 0 0, L_0x898561860;  1 drivers
v0x898405c20_0 .net "P", 29 0, L_0x899795b80;  1 drivers
v0x898405cc0_0 .net "S", 29 0, L_0x898a7fa20;  1 drivers
v0x898405d60_0 .var "clk", 0 0;
v0x898405e00_0 .var "expected_sum", 30 0;
v0x898405ea0_0 .net "out", 30 0, v0x898405900_0;  1 drivers
L_0x899795cc0 .concat [ 30 1 0 0], L_0x898a7fa20, L_0x898561860;
S_0x898bed380 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898bed200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 30 "A";
    .port_info 3 /INPUT 30 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 30 "P";
    .port_info 7 /OUTPUT 30 "S";
P_0x898b92ec0 .param/l "N" 0 4 7, +C4<00000000000000000000000000011110>;
L_0x89855fd40 .functor NOT 1, v0x898405d60_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x89855fdb0 .functor AND 1, L_0x89855fd40, L_0x898cbc838, C4<1>, C4<1>;
v0x898405180_0 .net "A", 29 0, v0x8984059a0_0;  1 drivers
v0x898405220_0 .net "B", 29 0, v0x898405a40_0;  1 drivers
v0x8984052c0_0 .net "Cin", 0 0, v0x898405ae0_0;  1 drivers
v0x898405360_0 .net "Cout", 0 0, L_0x898561860;  alias, 1 drivers
v0x898405400_0 .net "P", 29 0, L_0x899795b80;  alias, 1 drivers
v0x8984054a0_0 .net "RCA_sum", 29 0, L_0x899795c20;  1 drivers
v0x898405540_0 .net "S", 29 0, L_0x898a7fa20;  alias, 1 drivers
v0x8984055e0_0 .net *"_ivl_0", 0 0, L_0x89855fd40;  1 drivers
v0x898405680_0 .net "clk", 0 0, v0x898405d60_0;  1 drivers
v0x898405720_0 .net "enable", 0 0, L_0x898cbc838;  1 drivers
S_0x898bed500 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898bed380;
 .timescale -9 -9;
    .port_info 0 /INPUT 30 "in";
    .port_info 1 /OUTPUT 30 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898b92f40 .param/l "N" 0 5 4, +C4<00000000000000000000000000011110>;
o0x898c7c510 .functor BUFZ 30, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898bf2120_0 name=_ivl_0
v0x898bf21c0_0 .net "control", 0 0, L_0x89855fdb0;  1 drivers
v0x898bf2260_0 .net "in", 29 0, L_0x899795c20;  alias, 1 drivers
v0x898bf2300_0 .net "out", 29 0, L_0x898a7fa20;  alias, 1 drivers
L_0x898a7fa20 .functor MUXZ 30, o0x898c7c510, L_0x899795c20, L_0x89855fdb0, C4<>;
S_0x898bed680 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898bed380;
 .timescale -9 -9;
    .port_info 0 /INPUT 30 "A";
    .port_info 1 /INPUT 30 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 30 "P";
    .port_info 5 /OUTPUT 30 "S";
P_0x898b92f80 .param/l "N" 0 6 4, +C4<00000000000000000000000000011110>;
v0x898404d20_0 .net "A", 29 0, v0x8984059a0_0;  alias, 1 drivers
v0x898404dc0_0 .net "B", 29 0, v0x898405a40_0;  alias, 1 drivers
v0x898404e60_0 .net "C", 29 0, L_0x899795ae0;  1 drivers
v0x898404f00_0 .net "Cin", 0 0, v0x898405ae0_0;  alias, 1 drivers
v0x898404fa0_0 .net "Cout", 0 0, L_0x898561860;  alias, 1 drivers
v0x898405040_0 .net "P", 29 0, L_0x899795b80;  alias, 1 drivers
v0x8984050e0_0 .net "S", 29 0, L_0x899795c20;  alias, 1 drivers
L_0x898552080 .part v0x8984059a0_0, 1, 1;
L_0x898552120 .part v0x898405a40_0, 1, 1;
L_0x8985521c0 .part L_0x899795ae0, 0, 1;
L_0x898552260 .part v0x8984059a0_0, 2, 1;
L_0x898552300 .part v0x898405a40_0, 2, 1;
L_0x8985523a0 .part L_0x899795ae0, 1, 1;
L_0x898552440 .part v0x8984059a0_0, 3, 1;
L_0x8985524e0 .part v0x898405a40_0, 3, 1;
L_0x898552580 .part L_0x899795ae0, 2, 1;
L_0x898552620 .part v0x8984059a0_0, 4, 1;
L_0x8985526c0 .part v0x898405a40_0, 4, 1;
L_0x898552760 .part L_0x899795ae0, 3, 1;
L_0x898552800 .part v0x8984059a0_0, 5, 1;
L_0x8985528a0 .part v0x898405a40_0, 5, 1;
L_0x898552940 .part L_0x899795ae0, 4, 1;
L_0x8985529e0 .part v0x8984059a0_0, 6, 1;
L_0x898552a80 .part v0x898405a40_0, 6, 1;
L_0x898552bc0 .part L_0x899795ae0, 5, 1;
L_0x898552c60 .part v0x8984059a0_0, 7, 1;
L_0x898552d00 .part v0x898405a40_0, 7, 1;
L_0x898552da0 .part L_0x899795ae0, 6, 1;
L_0x898552b20 .part v0x8984059a0_0, 8, 1;
L_0x898552e40 .part v0x898405a40_0, 8, 1;
L_0x898552ee0 .part L_0x899795ae0, 7, 1;
L_0x898552f80 .part v0x8984059a0_0, 9, 1;
L_0x898553020 .part v0x898405a40_0, 9, 1;
L_0x8985530c0 .part L_0x899795ae0, 8, 1;
L_0x898553160 .part v0x8984059a0_0, 10, 1;
L_0x898553200 .part v0x898405a40_0, 10, 1;
L_0x8985532a0 .part L_0x899795ae0, 9, 1;
L_0x898553340 .part v0x8984059a0_0, 11, 1;
L_0x8985533e0 .part v0x898405a40_0, 11, 1;
L_0x898553480 .part L_0x899795ae0, 10, 1;
L_0x898553520 .part v0x8984059a0_0, 12, 1;
L_0x8985535c0 .part v0x898405a40_0, 12, 1;
L_0x898553660 .part L_0x899795ae0, 11, 1;
L_0x898553700 .part v0x8984059a0_0, 13, 1;
L_0x8985537a0 .part v0x898405a40_0, 13, 1;
L_0x898553840 .part L_0x899795ae0, 12, 1;
L_0x8985538e0 .part v0x8984059a0_0, 14, 1;
L_0x898553980 .part v0x898405a40_0, 14, 1;
L_0x898553a20 .part L_0x899795ae0, 13, 1;
L_0x898553ac0 .part v0x8984059a0_0, 15, 1;
L_0x898553b60 .part v0x898405a40_0, 15, 1;
L_0x898553c00 .part L_0x899795ae0, 14, 1;
L_0x898553ca0 .part v0x8984059a0_0, 16, 1;
L_0x898553d40 .part v0x898405a40_0, 16, 1;
L_0x898553de0 .part L_0x899795ae0, 15, 1;
L_0x898553e80 .part v0x8984059a0_0, 17, 1;
L_0x898553f20 .part v0x898405a40_0, 17, 1;
L_0x898560000 .part L_0x899795ae0, 16, 1;
L_0x8985600a0 .part v0x8984059a0_0, 18, 1;
L_0x898560140 .part v0x898405a40_0, 18, 1;
L_0x8985601e0 .part L_0x899795ae0, 17, 1;
L_0x898560280 .part v0x8984059a0_0, 19, 1;
L_0x898560320 .part v0x898405a40_0, 19, 1;
L_0x8985603c0 .part L_0x899795ae0, 18, 1;
L_0x898560460 .part v0x8984059a0_0, 20, 1;
L_0x898560500 .part v0x898405a40_0, 20, 1;
L_0x8985605a0 .part L_0x899795ae0, 19, 1;
L_0x898560640 .part v0x8984059a0_0, 21, 1;
L_0x8985606e0 .part v0x898405a40_0, 21, 1;
L_0x898560780 .part L_0x899795ae0, 20, 1;
L_0x898560820 .part v0x8984059a0_0, 22, 1;
L_0x8985608c0 .part v0x898405a40_0, 22, 1;
L_0x898560960 .part L_0x899795ae0, 21, 1;
L_0x898560a00 .part v0x8984059a0_0, 23, 1;
L_0x898560aa0 .part v0x898405a40_0, 23, 1;
L_0x898560b40 .part L_0x899795ae0, 22, 1;
L_0x898560be0 .part v0x8984059a0_0, 24, 1;
L_0x898560c80 .part v0x898405a40_0, 24, 1;
L_0x898560d20 .part L_0x899795ae0, 23, 1;
L_0x898560dc0 .part v0x8984059a0_0, 25, 1;
L_0x898560e60 .part v0x898405a40_0, 25, 1;
L_0x898560f00 .part L_0x899795ae0, 24, 1;
L_0x898560fa0 .part v0x8984059a0_0, 26, 1;
L_0x898561040 .part v0x898405a40_0, 26, 1;
L_0x8985610e0 .part L_0x899795ae0, 25, 1;
L_0x898561180 .part v0x8984059a0_0, 27, 1;
L_0x898561220 .part v0x898405a40_0, 27, 1;
L_0x8985612c0 .part L_0x899795ae0, 26, 1;
L_0x898561360 .part v0x8984059a0_0, 28, 1;
L_0x898561400 .part v0x898405a40_0, 28, 1;
L_0x8985614a0 .part L_0x899795ae0, 27, 1;
L_0x898561540 .part v0x8984059a0_0, 29, 1;
L_0x8985615e0 .part v0x898405a40_0, 29, 1;
L_0x898561680 .part L_0x899795ae0, 28, 1;
L_0x898561720 .part v0x8984059a0_0, 0, 1;
L_0x8985617c0 .part v0x898405a40_0, 0, 1;
LS_0x899795ae0_0_0 .concat8 [ 1 1 1 1], L_0x89855fcd0, L_0x89854f090, L_0x89854f330, L_0x89854f5d0;
LS_0x899795ae0_0_4 .concat8 [ 1 1 1 1], L_0x89854f870, L_0x89854fb10, L_0x89854fdb0, L_0x89855c070;
LS_0x899795ae0_0_8 .concat8 [ 1 1 1 1], L_0x89855c310, L_0x89855c5b0, L_0x89855c850, L_0x89855caf0;
LS_0x899795ae0_0_12 .concat8 [ 1 1 1 1], L_0x89855cd90, L_0x89855d030, L_0x89855d2d0, L_0x89855d570;
LS_0x899795ae0_0_16 .concat8 [ 1 1 1 1], L_0x89855d810, L_0x89855dab0, L_0x89855dd50, L_0x89855dff0;
LS_0x899795ae0_0_20 .concat8 [ 1 1 1 1], L_0x89855e290, L_0x89855e530, L_0x89855e7d0, L_0x89855ea70;
LS_0x899795ae0_0_24 .concat8 [ 1 1 1 1], L_0x89855ed10, L_0x89855efb0, L_0x89855f250, L_0x89855f4f0;
LS_0x899795ae0_0_28 .concat8 [ 1 1 0 0], L_0x89855f790, L_0x89855fa30;
LS_0x899795ae0_1_0 .concat8 [ 4 4 4 4], LS_0x899795ae0_0_0, LS_0x899795ae0_0_4, LS_0x899795ae0_0_8, LS_0x899795ae0_0_12;
LS_0x899795ae0_1_4 .concat8 [ 4 4 4 2], LS_0x899795ae0_0_16, LS_0x899795ae0_0_20, LS_0x899795ae0_0_24, LS_0x899795ae0_0_28;
L_0x899795ae0 .concat8 [ 16 14 0 0], LS_0x899795ae0_1_0, LS_0x899795ae0_1_4;
LS_0x899795b80_0_0 .concat8 [ 1 1 1 1], L_0x89855faa0, L_0x89854ee60, L_0x89854f100, L_0x89854f3a0;
LS_0x899795b80_0_4 .concat8 [ 1 1 1 1], L_0x89854f640, L_0x89854f8e0, L_0x89854fb80, L_0x89854fe20;
LS_0x899795b80_0_8 .concat8 [ 1 1 1 1], L_0x89855c0e0, L_0x89855c380, L_0x89855c620, L_0x89855c8c0;
LS_0x899795b80_0_12 .concat8 [ 1 1 1 1], L_0x89855cb60, L_0x89855ce00, L_0x89855d0a0, L_0x89855d340;
LS_0x899795b80_0_16 .concat8 [ 1 1 1 1], L_0x89855d5e0, L_0x89855d880, L_0x89855db20, L_0x89855ddc0;
LS_0x899795b80_0_20 .concat8 [ 1 1 1 1], L_0x89855e060, L_0x89855e300, L_0x89855e5a0, L_0x89855e840;
LS_0x899795b80_0_24 .concat8 [ 1 1 1 1], L_0x89855eae0, L_0x89855ed80, L_0x89855f020, L_0x89855f2c0;
LS_0x899795b80_0_28 .concat8 [ 1 1 0 0], L_0x89855f560, L_0x89855f800;
LS_0x899795b80_1_0 .concat8 [ 4 4 4 4], LS_0x899795b80_0_0, LS_0x899795b80_0_4, LS_0x899795b80_0_8, LS_0x899795b80_0_12;
LS_0x899795b80_1_4 .concat8 [ 4 4 4 2], LS_0x899795b80_0_16, LS_0x899795b80_0_20, LS_0x899795b80_0_24, LS_0x899795b80_0_28;
L_0x899795b80 .concat8 [ 16 14 0 0], LS_0x899795b80_1_0, LS_0x899795b80_1_4;
LS_0x899795c20_0_0 .concat8 [ 1 1 1 1], L_0x89855fb10, L_0x89854eed0, L_0x89854f170, L_0x89854f410;
LS_0x899795c20_0_4 .concat8 [ 1 1 1 1], L_0x89854f6b0, L_0x89854f950, L_0x89854fbf0, L_0x89854fe90;
LS_0x899795c20_0_8 .concat8 [ 1 1 1 1], L_0x89855c150, L_0x89855c3f0, L_0x89855c690, L_0x89855c930;
LS_0x899795c20_0_12 .concat8 [ 1 1 1 1], L_0x89855cbd0, L_0x89855ce70, L_0x89855d110, L_0x89855d3b0;
LS_0x899795c20_0_16 .concat8 [ 1 1 1 1], L_0x89855d650, L_0x89855d8f0, L_0x89855db90, L_0x89855de30;
LS_0x899795c20_0_20 .concat8 [ 1 1 1 1], L_0x89855e0d0, L_0x89855e370, L_0x89855e610, L_0x89855e8b0;
LS_0x899795c20_0_24 .concat8 [ 1 1 1 1], L_0x89855eb50, L_0x89855edf0, L_0x89855f090, L_0x89855f330;
LS_0x899795c20_0_28 .concat8 [ 1 1 0 0], L_0x89855f5d0, L_0x89855f870;
LS_0x899795c20_1_0 .concat8 [ 4 4 4 4], LS_0x899795c20_0_0, LS_0x899795c20_0_4, LS_0x899795c20_0_8, LS_0x899795c20_0_12;
LS_0x899795c20_1_4 .concat8 [ 4 4 4 2], LS_0x899795c20_0_16, LS_0x899795c20_0_20, LS_0x899795c20_0_24, LS_0x899795c20_0_28;
L_0x899795c20 .concat8 [ 16 14 0 0], LS_0x899795c20_1_0, LS_0x899795c20_1_4;
L_0x898561860 .part L_0x899795ae0, 29, 1;
S_0x898bed800 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b92fc0 .param/l "i" 1 6 21, +C4<01>;
S_0x898bed980 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bed800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9d80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9dc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854ee60/d .functor XOR 1, L_0x898552080, L_0x898552120, C4<0>, C4<0>;
L_0x89854ee60 .delay 1 (1,1,1) L_0x89854ee60/d;
L_0x89854eed0/d .functor XOR 1, L_0x89854ee60, L_0x8985521c0, C4<0>, C4<0>;
L_0x89854eed0 .delay 1 (1,1,1) L_0x89854eed0/d;
L_0x89854ef40/d .functor NAND 1, L_0x898552080, L_0x898552120, C4<1>, C4<1>;
L_0x89854ef40 .delay 1 (1,1,1) L_0x89854ef40/d;
L_0x89854efb0/d .functor NAND 1, L_0x898552080, L_0x8985521c0, C4<1>, C4<1>;
L_0x89854efb0 .delay 1 (1,1,1) L_0x89854efb0/d;
L_0x89854f020/d .functor NAND 1, L_0x898552120, L_0x8985521c0, C4<1>, C4<1>;
L_0x89854f020 .delay 1 (1,1,1) L_0x89854f020/d;
L_0x89854f090/d .functor NAND 1, L_0x89854ef40, L_0x89854efb0, L_0x89854f020, C4<1>;
L_0x89854f090 .delay 1 (1,1,1) L_0x89854f090/d;
v0x898bf23a0_0 .net "Cin", 0 0, L_0x8985521c0;  1 drivers
v0x898bf2440_0 .net "Cout", 0 0, L_0x89854f090;  1 drivers
v0x898bf24e0_0 .net "P", 0 0, L_0x89854ee60;  1 drivers
v0x898bf2580_0 .net "S", 0 0, L_0x89854eed0;  1 drivers
v0x898bf2620_0 .net "a", 0 0, L_0x898552080;  1 drivers
v0x898bf26c0_0 .net "b", 0 0, L_0x898552120;  1 drivers
v0x898bf2760_0 .net "naCin", 0 0, L_0x89854efb0;  1 drivers
v0x898bf2800_0 .net "nab", 0 0, L_0x89854ef40;  1 drivers
v0x898bf28a0_0 .net "nbCin", 0 0, L_0x89854f020;  1 drivers
S_0x898bedb00 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b93000 .param/l "i" 1 6 21, +C4<010>;
S_0x898bedc80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bedb00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9e00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9e40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854f100/d .functor XOR 1, L_0x898552260, L_0x898552300, C4<0>, C4<0>;
L_0x89854f100 .delay 1 (1,1,1) L_0x89854f100/d;
L_0x89854f170/d .functor XOR 1, L_0x89854f100, L_0x8985523a0, C4<0>, C4<0>;
L_0x89854f170 .delay 1 (1,1,1) L_0x89854f170/d;
L_0x89854f1e0/d .functor NAND 1, L_0x898552260, L_0x898552300, C4<1>, C4<1>;
L_0x89854f1e0 .delay 1 (1,1,1) L_0x89854f1e0/d;
L_0x89854f250/d .functor NAND 1, L_0x898552260, L_0x8985523a0, C4<1>, C4<1>;
L_0x89854f250 .delay 1 (1,1,1) L_0x89854f250/d;
L_0x89854f2c0/d .functor NAND 1, L_0x898552300, L_0x8985523a0, C4<1>, C4<1>;
L_0x89854f2c0 .delay 1 (1,1,1) L_0x89854f2c0/d;
L_0x89854f330/d .functor NAND 1, L_0x89854f1e0, L_0x89854f250, L_0x89854f2c0, C4<1>;
L_0x89854f330 .delay 1 (1,1,1) L_0x89854f330/d;
v0x898bf2940_0 .net "Cin", 0 0, L_0x8985523a0;  1 drivers
v0x898bf29e0_0 .net "Cout", 0 0, L_0x89854f330;  1 drivers
v0x898bf2a80_0 .net "P", 0 0, L_0x89854f100;  1 drivers
v0x898bf2b20_0 .net "S", 0 0, L_0x89854f170;  1 drivers
v0x898bf2bc0_0 .net "a", 0 0, L_0x898552260;  1 drivers
v0x898bf2c60_0 .net "b", 0 0, L_0x898552300;  1 drivers
v0x898bf2d00_0 .net "naCin", 0 0, L_0x89854f250;  1 drivers
v0x898bf2da0_0 .net "nab", 0 0, L_0x89854f1e0;  1 drivers
v0x898bf2e40_0 .net "nbCin", 0 0, L_0x89854f2c0;  1 drivers
S_0x898bede00 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b93040 .param/l "i" 1 6 21, +C4<011>;
S_0x898bedf80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bede00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9e80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9ec0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854f3a0/d .functor XOR 1, L_0x898552440, L_0x8985524e0, C4<0>, C4<0>;
L_0x89854f3a0 .delay 1 (1,1,1) L_0x89854f3a0/d;
L_0x89854f410/d .functor XOR 1, L_0x89854f3a0, L_0x898552580, C4<0>, C4<0>;
L_0x89854f410 .delay 1 (1,1,1) L_0x89854f410/d;
L_0x89854f480/d .functor NAND 1, L_0x898552440, L_0x8985524e0, C4<1>, C4<1>;
L_0x89854f480 .delay 1 (1,1,1) L_0x89854f480/d;
L_0x89854f4f0/d .functor NAND 1, L_0x898552440, L_0x898552580, C4<1>, C4<1>;
L_0x89854f4f0 .delay 1 (1,1,1) L_0x89854f4f0/d;
L_0x89854f560/d .functor NAND 1, L_0x8985524e0, L_0x898552580, C4<1>, C4<1>;
L_0x89854f560 .delay 1 (1,1,1) L_0x89854f560/d;
L_0x89854f5d0/d .functor NAND 1, L_0x89854f480, L_0x89854f4f0, L_0x89854f560, C4<1>;
L_0x89854f5d0 .delay 1 (1,1,1) L_0x89854f5d0/d;
v0x898bf2ee0_0 .net "Cin", 0 0, L_0x898552580;  1 drivers
v0x898bf2f80_0 .net "Cout", 0 0, L_0x89854f5d0;  1 drivers
v0x898bf3020_0 .net "P", 0 0, L_0x89854f3a0;  1 drivers
v0x898bf30c0_0 .net "S", 0 0, L_0x89854f410;  1 drivers
v0x898bf3160_0 .net "a", 0 0, L_0x898552440;  1 drivers
v0x898bf3200_0 .net "b", 0 0, L_0x8985524e0;  1 drivers
v0x898bf32a0_0 .net "naCin", 0 0, L_0x89854f4f0;  1 drivers
v0x898bf3340_0 .net "nab", 0 0, L_0x89854f480;  1 drivers
v0x898bf33e0_0 .net "nbCin", 0 0, L_0x89854f560;  1 drivers
S_0x898bee100 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b93080 .param/l "i" 1 6 21, +C4<0100>;
S_0x898bee280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bee100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9f00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9f40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854f640/d .functor XOR 1, L_0x898552620, L_0x8985526c0, C4<0>, C4<0>;
L_0x89854f640 .delay 1 (1,1,1) L_0x89854f640/d;
L_0x89854f6b0/d .functor XOR 1, L_0x89854f640, L_0x898552760, C4<0>, C4<0>;
L_0x89854f6b0 .delay 1 (1,1,1) L_0x89854f6b0/d;
L_0x89854f720/d .functor NAND 1, L_0x898552620, L_0x8985526c0, C4<1>, C4<1>;
L_0x89854f720 .delay 1 (1,1,1) L_0x89854f720/d;
L_0x89854f790/d .functor NAND 1, L_0x898552620, L_0x898552760, C4<1>, C4<1>;
L_0x89854f790 .delay 1 (1,1,1) L_0x89854f790/d;
L_0x89854f800/d .functor NAND 1, L_0x8985526c0, L_0x898552760, C4<1>, C4<1>;
L_0x89854f800 .delay 1 (1,1,1) L_0x89854f800/d;
L_0x89854f870/d .functor NAND 1, L_0x89854f720, L_0x89854f790, L_0x89854f800, C4<1>;
L_0x89854f870 .delay 1 (1,1,1) L_0x89854f870/d;
v0x898bf3480_0 .net "Cin", 0 0, L_0x898552760;  1 drivers
v0x898bf3520_0 .net "Cout", 0 0, L_0x89854f870;  1 drivers
v0x898bf35c0_0 .net "P", 0 0, L_0x89854f640;  1 drivers
v0x898bf3660_0 .net "S", 0 0, L_0x89854f6b0;  1 drivers
v0x898bf3700_0 .net "a", 0 0, L_0x898552620;  1 drivers
v0x898bf37a0_0 .net "b", 0 0, L_0x8985526c0;  1 drivers
v0x898bf3840_0 .net "naCin", 0 0, L_0x89854f790;  1 drivers
v0x898bf38e0_0 .net "nab", 0 0, L_0x89854f720;  1 drivers
v0x898bf3980_0 .net "nbCin", 0 0, L_0x89854f800;  1 drivers
S_0x898bee400 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b93100 .param/l "i" 1 6 21, +C4<0101>;
S_0x898bee580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bee400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bc9f80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bc9fc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854f8e0/d .functor XOR 1, L_0x898552800, L_0x8985528a0, C4<0>, C4<0>;
L_0x89854f8e0 .delay 1 (1,1,1) L_0x89854f8e0/d;
L_0x89854f950/d .functor XOR 1, L_0x89854f8e0, L_0x898552940, C4<0>, C4<0>;
L_0x89854f950 .delay 1 (1,1,1) L_0x89854f950/d;
L_0x89854f9c0/d .functor NAND 1, L_0x898552800, L_0x8985528a0, C4<1>, C4<1>;
L_0x89854f9c0 .delay 1 (1,1,1) L_0x89854f9c0/d;
L_0x89854fa30/d .functor NAND 1, L_0x898552800, L_0x898552940, C4<1>, C4<1>;
L_0x89854fa30 .delay 1 (1,1,1) L_0x89854fa30/d;
L_0x89854faa0/d .functor NAND 1, L_0x8985528a0, L_0x898552940, C4<1>, C4<1>;
L_0x89854faa0 .delay 1 (1,1,1) L_0x89854faa0/d;
L_0x89854fb10/d .functor NAND 1, L_0x89854f9c0, L_0x89854fa30, L_0x89854faa0, C4<1>;
L_0x89854fb10 .delay 1 (1,1,1) L_0x89854fb10/d;
v0x898bf3a20_0 .net "Cin", 0 0, L_0x898552940;  1 drivers
v0x898bf3ac0_0 .net "Cout", 0 0, L_0x89854fb10;  1 drivers
v0x898bf3b60_0 .net "P", 0 0, L_0x89854f8e0;  1 drivers
v0x898bf3c00_0 .net "S", 0 0, L_0x89854f950;  1 drivers
v0x898bf3ca0_0 .net "a", 0 0, L_0x898552800;  1 drivers
v0x898bf3d40_0 .net "b", 0 0, L_0x8985528a0;  1 drivers
v0x898bf3de0_0 .net "naCin", 0 0, L_0x89854fa30;  1 drivers
v0x898bf3e80_0 .net "nab", 0 0, L_0x89854f9c0;  1 drivers
v0x898bf3f20_0 .net "nbCin", 0 0, L_0x89854faa0;  1 drivers
S_0x898bee700 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b93140 .param/l "i" 1 6 21, +C4<0110>;
S_0x898bee880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bee700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bca000 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bca040 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854fb80/d .functor XOR 1, L_0x8985529e0, L_0x898552a80, C4<0>, C4<0>;
L_0x89854fb80 .delay 1 (1,1,1) L_0x89854fb80/d;
L_0x89854fbf0/d .functor XOR 1, L_0x89854fb80, L_0x898552bc0, C4<0>, C4<0>;
L_0x89854fbf0 .delay 1 (1,1,1) L_0x89854fbf0/d;
L_0x89854fc60/d .functor NAND 1, L_0x8985529e0, L_0x898552a80, C4<1>, C4<1>;
L_0x89854fc60 .delay 1 (1,1,1) L_0x89854fc60/d;
L_0x89854fcd0/d .functor NAND 1, L_0x8985529e0, L_0x898552bc0, C4<1>, C4<1>;
L_0x89854fcd0 .delay 1 (1,1,1) L_0x89854fcd0/d;
L_0x89854fd40/d .functor NAND 1, L_0x898552a80, L_0x898552bc0, C4<1>, C4<1>;
L_0x89854fd40 .delay 1 (1,1,1) L_0x89854fd40/d;
L_0x89854fdb0/d .functor NAND 1, L_0x89854fc60, L_0x89854fcd0, L_0x89854fd40, C4<1>;
L_0x89854fdb0 .delay 1 (1,1,1) L_0x89854fdb0/d;
v0x898bf4000_0 .net "Cin", 0 0, L_0x898552bc0;  1 drivers
v0x898bf40a0_0 .net "Cout", 0 0, L_0x89854fdb0;  1 drivers
v0x898bf4140_0 .net "P", 0 0, L_0x89854fb80;  1 drivers
v0x898bf41e0_0 .net "S", 0 0, L_0x89854fbf0;  1 drivers
v0x898bf4280_0 .net "a", 0 0, L_0x8985529e0;  1 drivers
v0x898bf4320_0 .net "b", 0 0, L_0x898552a80;  1 drivers
v0x898bf43c0_0 .net "naCin", 0 0, L_0x89854fcd0;  1 drivers
v0x898bf4460_0 .net "nab", 0 0, L_0x89854fc60;  1 drivers
v0x898bf4500_0 .net "nbCin", 0 0, L_0x89854fd40;  1 drivers
S_0x898beea00 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b93180 .param/l "i" 1 6 21, +C4<0111>;
S_0x898beeb80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898beea00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bca080 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bca0c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89854fe20/d .functor XOR 1, L_0x898552c60, L_0x898552d00, C4<0>, C4<0>;
L_0x89854fe20 .delay 1 (1,1,1) L_0x89854fe20/d;
L_0x89854fe90/d .functor XOR 1, L_0x89854fe20, L_0x898552da0, C4<0>, C4<0>;
L_0x89854fe90 .delay 1 (1,1,1) L_0x89854fe90/d;
L_0x89854ff00/d .functor NAND 1, L_0x898552c60, L_0x898552d00, C4<1>, C4<1>;
L_0x89854ff00 .delay 1 (1,1,1) L_0x89854ff00/d;
L_0x89854ff70/d .functor NAND 1, L_0x898552c60, L_0x898552da0, C4<1>, C4<1>;
L_0x89854ff70 .delay 1 (1,1,1) L_0x89854ff70/d;
L_0x89855c000/d .functor NAND 1, L_0x898552d00, L_0x898552da0, C4<1>, C4<1>;
L_0x89855c000 .delay 1 (1,1,1) L_0x89855c000/d;
L_0x89855c070/d .functor NAND 1, L_0x89854ff00, L_0x89854ff70, L_0x89855c000, C4<1>;
L_0x89855c070 .delay 1 (1,1,1) L_0x89855c070/d;
v0x898bf45a0_0 .net "Cin", 0 0, L_0x898552da0;  1 drivers
v0x898bf4640_0 .net "Cout", 0 0, L_0x89855c070;  1 drivers
v0x898bf46e0_0 .net "P", 0 0, L_0x89854fe20;  1 drivers
v0x898bf4780_0 .net "S", 0 0, L_0x89854fe90;  1 drivers
v0x898bf4820_0 .net "a", 0 0, L_0x898552c60;  1 drivers
v0x898bf48c0_0 .net "b", 0 0, L_0x898552d00;  1 drivers
v0x898bf4960_0 .net "naCin", 0 0, L_0x89854ff70;  1 drivers
v0x898bf4a00_0 .net "nab", 0 0, L_0x89854ff00;  1 drivers
v0x898bf4aa0_0 .net "nbCin", 0 0, L_0x89855c000;  1 drivers
S_0x898beed00 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b931c0 .param/l "i" 1 6 21, +C4<01000>;
S_0x898beee80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898beed00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bca100 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bca140 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855c0e0/d .functor XOR 1, L_0x898552b20, L_0x898552e40, C4<0>, C4<0>;
L_0x89855c0e0 .delay 1 (1,1,1) L_0x89855c0e0/d;
L_0x89855c150/d .functor XOR 1, L_0x89855c0e0, L_0x898552ee0, C4<0>, C4<0>;
L_0x89855c150 .delay 1 (1,1,1) L_0x89855c150/d;
L_0x89855c1c0/d .functor NAND 1, L_0x898552b20, L_0x898552e40, C4<1>, C4<1>;
L_0x89855c1c0 .delay 1 (1,1,1) L_0x89855c1c0/d;
L_0x89855c230/d .functor NAND 1, L_0x898552b20, L_0x898552ee0, C4<1>, C4<1>;
L_0x89855c230 .delay 1 (1,1,1) L_0x89855c230/d;
L_0x89855c2a0/d .functor NAND 1, L_0x898552e40, L_0x898552ee0, C4<1>, C4<1>;
L_0x89855c2a0 .delay 1 (1,1,1) L_0x89855c2a0/d;
L_0x89855c310/d .functor NAND 1, L_0x89855c1c0, L_0x89855c230, L_0x89855c2a0, C4<1>;
L_0x89855c310 .delay 1 (1,1,1) L_0x89855c310/d;
v0x898bf4b40_0 .net "Cin", 0 0, L_0x898552ee0;  1 drivers
v0x898bf4be0_0 .net "Cout", 0 0, L_0x89855c310;  1 drivers
v0x898bf4c80_0 .net "P", 0 0, L_0x89855c0e0;  1 drivers
v0x898bf4d20_0 .net "S", 0 0, L_0x89855c150;  1 drivers
v0x898bf4dc0_0 .net "a", 0 0, L_0x898552b20;  1 drivers
v0x898bf4e60_0 .net "b", 0 0, L_0x898552e40;  1 drivers
v0x898bf4f00_0 .net "naCin", 0 0, L_0x89855c230;  1 drivers
v0x898bf4fa0_0 .net "nab", 0 0, L_0x89855c1c0;  1 drivers
v0x898bf5040_0 .net "nbCin", 0 0, L_0x89855c2a0;  1 drivers
S_0x898bef000 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b930c0 .param/l "i" 1 6 21, +C4<01001>;
S_0x898bef180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bef000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bca200 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bca240 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855c380/d .functor XOR 1, L_0x898552f80, L_0x898553020, C4<0>, C4<0>;
L_0x89855c380 .delay 1 (1,1,1) L_0x89855c380/d;
L_0x89855c3f0/d .functor XOR 1, L_0x89855c380, L_0x8985530c0, C4<0>, C4<0>;
L_0x89855c3f0 .delay 1 (1,1,1) L_0x89855c3f0/d;
L_0x89855c460/d .functor NAND 1, L_0x898552f80, L_0x898553020, C4<1>, C4<1>;
L_0x89855c460 .delay 1 (1,1,1) L_0x89855c460/d;
L_0x89855c4d0/d .functor NAND 1, L_0x898552f80, L_0x8985530c0, C4<1>, C4<1>;
L_0x89855c4d0 .delay 1 (1,1,1) L_0x89855c4d0/d;
L_0x89855c540/d .functor NAND 1, L_0x898553020, L_0x8985530c0, C4<1>, C4<1>;
L_0x89855c540 .delay 1 (1,1,1) L_0x89855c540/d;
L_0x89855c5b0/d .functor NAND 1, L_0x89855c460, L_0x89855c4d0, L_0x89855c540, C4<1>;
L_0x89855c5b0 .delay 1 (1,1,1) L_0x89855c5b0/d;
v0x898bf50e0_0 .net "Cin", 0 0, L_0x8985530c0;  1 drivers
v0x898bf5180_0 .net "Cout", 0 0, L_0x89855c5b0;  1 drivers
v0x898bf5220_0 .net "P", 0 0, L_0x89855c380;  1 drivers
v0x898bf52c0_0 .net "S", 0 0, L_0x89855c3f0;  1 drivers
v0x898bf5360_0 .net "a", 0 0, L_0x898552f80;  1 drivers
v0x898bf5400_0 .net "b", 0 0, L_0x898553020;  1 drivers
v0x898bf54a0_0 .net "naCin", 0 0, L_0x89855c4d0;  1 drivers
v0x898bf5540_0 .net "nab", 0 0, L_0x89855c460;  1 drivers
v0x898bf55e0_0 .net "nbCin", 0 0, L_0x89855c540;  1 drivers
S_0x898bef300 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b93200 .param/l "i" 1 6 21, +C4<01010>;
S_0x898bef480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bef300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bca280 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bca2c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855c620/d .functor XOR 1, L_0x898553160, L_0x898553200, C4<0>, C4<0>;
L_0x89855c620 .delay 1 (1,1,1) L_0x89855c620/d;
L_0x89855c690/d .functor XOR 1, L_0x89855c620, L_0x8985532a0, C4<0>, C4<0>;
L_0x89855c690 .delay 1 (1,1,1) L_0x89855c690/d;
L_0x89855c700/d .functor NAND 1, L_0x898553160, L_0x898553200, C4<1>, C4<1>;
L_0x89855c700 .delay 1 (1,1,1) L_0x89855c700/d;
L_0x89855c770/d .functor NAND 1, L_0x898553160, L_0x8985532a0, C4<1>, C4<1>;
L_0x89855c770 .delay 1 (1,1,1) L_0x89855c770/d;
L_0x89855c7e0/d .functor NAND 1, L_0x898553200, L_0x8985532a0, C4<1>, C4<1>;
L_0x89855c7e0 .delay 1 (1,1,1) L_0x89855c7e0/d;
L_0x89855c850/d .functor NAND 1, L_0x89855c700, L_0x89855c770, L_0x89855c7e0, C4<1>;
L_0x89855c850 .delay 1 (1,1,1) L_0x89855c850/d;
v0x898bf5680_0 .net "Cin", 0 0, L_0x8985532a0;  1 drivers
v0x898bf5720_0 .net "Cout", 0 0, L_0x89855c850;  1 drivers
v0x898bf57c0_0 .net "P", 0 0, L_0x89855c620;  1 drivers
v0x898bf5860_0 .net "S", 0 0, L_0x89855c690;  1 drivers
v0x898bf5900_0 .net "a", 0 0, L_0x898553160;  1 drivers
v0x898bf59a0_0 .net "b", 0 0, L_0x898553200;  1 drivers
v0x898bf5a40_0 .net "naCin", 0 0, L_0x89855c770;  1 drivers
v0x898bf5ae0_0 .net "nab", 0 0, L_0x89855c700;  1 drivers
v0x898bf5b80_0 .net "nbCin", 0 0, L_0x89855c7e0;  1 drivers
S_0x898bef600 .scope generate, "adder[11]" "adder[11]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b93240 .param/l "i" 1 6 21, +C4<01011>;
S_0x898bef780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bef600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bca300 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bca340 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855c8c0/d .functor XOR 1, L_0x898553340, L_0x8985533e0, C4<0>, C4<0>;
L_0x89855c8c0 .delay 1 (1,1,1) L_0x89855c8c0/d;
L_0x89855c930/d .functor XOR 1, L_0x89855c8c0, L_0x898553480, C4<0>, C4<0>;
L_0x89855c930 .delay 1 (1,1,1) L_0x89855c930/d;
L_0x89855c9a0/d .functor NAND 1, L_0x898553340, L_0x8985533e0, C4<1>, C4<1>;
L_0x89855c9a0 .delay 1 (1,1,1) L_0x89855c9a0/d;
L_0x89855ca10/d .functor NAND 1, L_0x898553340, L_0x898553480, C4<1>, C4<1>;
L_0x89855ca10 .delay 1 (1,1,1) L_0x89855ca10/d;
L_0x89855ca80/d .functor NAND 1, L_0x8985533e0, L_0x898553480, C4<1>, C4<1>;
L_0x89855ca80 .delay 1 (1,1,1) L_0x89855ca80/d;
L_0x89855caf0/d .functor NAND 1, L_0x89855c9a0, L_0x89855ca10, L_0x89855ca80, C4<1>;
L_0x89855caf0 .delay 1 (1,1,1) L_0x89855caf0/d;
v0x898bf5c20_0 .net "Cin", 0 0, L_0x898553480;  1 drivers
v0x898bf5cc0_0 .net "Cout", 0 0, L_0x89855caf0;  1 drivers
v0x898bf5d60_0 .net "P", 0 0, L_0x89855c8c0;  1 drivers
v0x898bf5e00_0 .net "S", 0 0, L_0x89855c930;  1 drivers
v0x898bf5ea0_0 .net "a", 0 0, L_0x898553340;  1 drivers
v0x898bf5f40_0 .net "b", 0 0, L_0x8985533e0;  1 drivers
v0x898bf5fe0_0 .net "naCin", 0 0, L_0x89855ca10;  1 drivers
v0x898bf6080_0 .net "nab", 0 0, L_0x89855c9a0;  1 drivers
v0x898bf6120_0 .net "nbCin", 0 0, L_0x89855ca80;  1 drivers
S_0x898bef900 .scope generate, "adder[12]" "adder[12]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b93280 .param/l "i" 1 6 21, +C4<01100>;
S_0x898befa80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bef900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bca380 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bca3c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855cb60/d .functor XOR 1, L_0x898553520, L_0x8985535c0, C4<0>, C4<0>;
L_0x89855cb60 .delay 1 (1,1,1) L_0x89855cb60/d;
L_0x89855cbd0/d .functor XOR 1, L_0x89855cb60, L_0x898553660, C4<0>, C4<0>;
L_0x89855cbd0 .delay 1 (1,1,1) L_0x89855cbd0/d;
L_0x89855cc40/d .functor NAND 1, L_0x898553520, L_0x8985535c0, C4<1>, C4<1>;
L_0x89855cc40 .delay 1 (1,1,1) L_0x89855cc40/d;
L_0x89855ccb0/d .functor NAND 1, L_0x898553520, L_0x898553660, C4<1>, C4<1>;
L_0x89855ccb0 .delay 1 (1,1,1) L_0x89855ccb0/d;
L_0x89855cd20/d .functor NAND 1, L_0x8985535c0, L_0x898553660, C4<1>, C4<1>;
L_0x89855cd20 .delay 1 (1,1,1) L_0x89855cd20/d;
L_0x89855cd90/d .functor NAND 1, L_0x89855cc40, L_0x89855ccb0, L_0x89855cd20, C4<1>;
L_0x89855cd90 .delay 1 (1,1,1) L_0x89855cd90/d;
v0x898bf61c0_0 .net "Cin", 0 0, L_0x898553660;  1 drivers
v0x898bf6260_0 .net "Cout", 0 0, L_0x89855cd90;  1 drivers
v0x898bf6300_0 .net "P", 0 0, L_0x89855cb60;  1 drivers
v0x898bf63a0_0 .net "S", 0 0, L_0x89855cbd0;  1 drivers
v0x898bf6440_0 .net "a", 0 0, L_0x898553520;  1 drivers
v0x898bf64e0_0 .net "b", 0 0, L_0x8985535c0;  1 drivers
v0x898bf6580_0 .net "naCin", 0 0, L_0x89855ccb0;  1 drivers
v0x898bf6620_0 .net "nab", 0 0, L_0x89855cc40;  1 drivers
v0x898bf66c0_0 .net "nbCin", 0 0, L_0x89855cd20;  1 drivers
S_0x898befc00 .scope generate, "adder[13]" "adder[13]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b932c0 .param/l "i" 1 6 21, +C4<01101>;
S_0x898befd80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898befc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bca400 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bca440 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855ce00/d .functor XOR 1, L_0x898553700, L_0x8985537a0, C4<0>, C4<0>;
L_0x89855ce00 .delay 1 (1,1,1) L_0x89855ce00/d;
L_0x89855ce70/d .functor XOR 1, L_0x89855ce00, L_0x898553840, C4<0>, C4<0>;
L_0x89855ce70 .delay 1 (1,1,1) L_0x89855ce70/d;
L_0x89855cee0/d .functor NAND 1, L_0x898553700, L_0x8985537a0, C4<1>, C4<1>;
L_0x89855cee0 .delay 1 (1,1,1) L_0x89855cee0/d;
L_0x89855cf50/d .functor NAND 1, L_0x898553700, L_0x898553840, C4<1>, C4<1>;
L_0x89855cf50 .delay 1 (1,1,1) L_0x89855cf50/d;
L_0x89855cfc0/d .functor NAND 1, L_0x8985537a0, L_0x898553840, C4<1>, C4<1>;
L_0x89855cfc0 .delay 1 (1,1,1) L_0x89855cfc0/d;
L_0x89855d030/d .functor NAND 1, L_0x89855cee0, L_0x89855cf50, L_0x89855cfc0, C4<1>;
L_0x89855d030 .delay 1 (1,1,1) L_0x89855d030/d;
v0x898bf6760_0 .net "Cin", 0 0, L_0x898553840;  1 drivers
v0x898bf6800_0 .net "Cout", 0 0, L_0x89855d030;  1 drivers
v0x898bf68a0_0 .net "P", 0 0, L_0x89855ce00;  1 drivers
v0x898bf6940_0 .net "S", 0 0, L_0x89855ce70;  1 drivers
v0x898bf69e0_0 .net "a", 0 0, L_0x898553700;  1 drivers
v0x898bf6a80_0 .net "b", 0 0, L_0x8985537a0;  1 drivers
v0x898bf6b20_0 .net "naCin", 0 0, L_0x89855cf50;  1 drivers
v0x898bf6bc0_0 .net "nab", 0 0, L_0x89855cee0;  1 drivers
v0x898bf6c60_0 .net "nbCin", 0 0, L_0x89855cfc0;  1 drivers
S_0x898bfc000 .scope generate, "adder[14]" "adder[14]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b93300 .param/l "i" 1 6 21, +C4<01110>;
S_0x898bfc180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bfc000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bca480 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bca4c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855d0a0/d .functor XOR 1, L_0x8985538e0, L_0x898553980, C4<0>, C4<0>;
L_0x89855d0a0 .delay 1 (1,1,1) L_0x89855d0a0/d;
L_0x89855d110/d .functor XOR 1, L_0x89855d0a0, L_0x898553a20, C4<0>, C4<0>;
L_0x89855d110 .delay 1 (1,1,1) L_0x89855d110/d;
L_0x89855d180/d .functor NAND 1, L_0x8985538e0, L_0x898553980, C4<1>, C4<1>;
L_0x89855d180 .delay 1 (1,1,1) L_0x89855d180/d;
L_0x89855d1f0/d .functor NAND 1, L_0x8985538e0, L_0x898553a20, C4<1>, C4<1>;
L_0x89855d1f0 .delay 1 (1,1,1) L_0x89855d1f0/d;
L_0x89855d260/d .functor NAND 1, L_0x898553980, L_0x898553a20, C4<1>, C4<1>;
L_0x89855d260 .delay 1 (1,1,1) L_0x89855d260/d;
L_0x89855d2d0/d .functor NAND 1, L_0x89855d180, L_0x89855d1f0, L_0x89855d260, C4<1>;
L_0x89855d2d0 .delay 1 (1,1,1) L_0x89855d2d0/d;
v0x898bf6d00_0 .net "Cin", 0 0, L_0x898553a20;  1 drivers
v0x898bf6da0_0 .net "Cout", 0 0, L_0x89855d2d0;  1 drivers
v0x898bf6e40_0 .net "P", 0 0, L_0x89855d0a0;  1 drivers
v0x898bf6ee0_0 .net "S", 0 0, L_0x89855d110;  1 drivers
v0x898bf6f80_0 .net "a", 0 0, L_0x8985538e0;  1 drivers
v0x898bf7020_0 .net "b", 0 0, L_0x898553980;  1 drivers
v0x898bf70c0_0 .net "naCin", 0 0, L_0x89855d1f0;  1 drivers
v0x898bf7160_0 .net "nab", 0 0, L_0x89855d180;  1 drivers
v0x898bf7200_0 .net "nbCin", 0 0, L_0x89855d260;  1 drivers
S_0x898bfc300 .scope generate, "adder[15]" "adder[15]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b93340 .param/l "i" 1 6 21, +C4<01111>;
S_0x898bfc480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bfc300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bca500 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bca540 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855d340/d .functor XOR 1, L_0x898553ac0, L_0x898553b60, C4<0>, C4<0>;
L_0x89855d340 .delay 1 (1,1,1) L_0x89855d340/d;
L_0x89855d3b0/d .functor XOR 1, L_0x89855d340, L_0x898553c00, C4<0>, C4<0>;
L_0x89855d3b0 .delay 1 (1,1,1) L_0x89855d3b0/d;
L_0x89855d420/d .functor NAND 1, L_0x898553ac0, L_0x898553b60, C4<1>, C4<1>;
L_0x89855d420 .delay 1 (1,1,1) L_0x89855d420/d;
L_0x89855d490/d .functor NAND 1, L_0x898553ac0, L_0x898553c00, C4<1>, C4<1>;
L_0x89855d490 .delay 1 (1,1,1) L_0x89855d490/d;
L_0x89855d500/d .functor NAND 1, L_0x898553b60, L_0x898553c00, C4<1>, C4<1>;
L_0x89855d500 .delay 1 (1,1,1) L_0x89855d500/d;
L_0x89855d570/d .functor NAND 1, L_0x89855d420, L_0x89855d490, L_0x89855d500, C4<1>;
L_0x89855d570 .delay 1 (1,1,1) L_0x89855d570/d;
v0x898bf72a0_0 .net "Cin", 0 0, L_0x898553c00;  1 drivers
v0x898bf7340_0 .net "Cout", 0 0, L_0x89855d570;  1 drivers
v0x898bf73e0_0 .net "P", 0 0, L_0x89855d340;  1 drivers
v0x898bf7480_0 .net "S", 0 0, L_0x89855d3b0;  1 drivers
v0x898bf7520_0 .net "a", 0 0, L_0x898553ac0;  1 drivers
v0x898bf75c0_0 .net "b", 0 0, L_0x898553b60;  1 drivers
v0x898bf7660_0 .net "naCin", 0 0, L_0x89855d490;  1 drivers
v0x898bf7700_0 .net "nab", 0 0, L_0x89855d420;  1 drivers
v0x898bf77a0_0 .net "nbCin", 0 0, L_0x89855d500;  1 drivers
S_0x898bfc600 .scope generate, "adder[16]" "adder[16]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b93380 .param/l "i" 1 6 21, +C4<010000>;
S_0x898bfc780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bfc600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bca580 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bca5c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855d5e0/d .functor XOR 1, L_0x898553ca0, L_0x898553d40, C4<0>, C4<0>;
L_0x89855d5e0 .delay 1 (1,1,1) L_0x89855d5e0/d;
L_0x89855d650/d .functor XOR 1, L_0x89855d5e0, L_0x898553de0, C4<0>, C4<0>;
L_0x89855d650 .delay 1 (1,1,1) L_0x89855d650/d;
L_0x89855d6c0/d .functor NAND 1, L_0x898553ca0, L_0x898553d40, C4<1>, C4<1>;
L_0x89855d6c0 .delay 1 (1,1,1) L_0x89855d6c0/d;
L_0x89855d730/d .functor NAND 1, L_0x898553ca0, L_0x898553de0, C4<1>, C4<1>;
L_0x89855d730 .delay 1 (1,1,1) L_0x89855d730/d;
L_0x89855d7a0/d .functor NAND 1, L_0x898553d40, L_0x898553de0, C4<1>, C4<1>;
L_0x89855d7a0 .delay 1 (1,1,1) L_0x89855d7a0/d;
L_0x89855d810/d .functor NAND 1, L_0x89855d6c0, L_0x89855d730, L_0x89855d7a0, C4<1>;
L_0x89855d810 .delay 1 (1,1,1) L_0x89855d810/d;
v0x898bf7840_0 .net "Cin", 0 0, L_0x898553de0;  1 drivers
v0x898bf78e0_0 .net "Cout", 0 0, L_0x89855d810;  1 drivers
v0x898bf7980_0 .net "P", 0 0, L_0x89855d5e0;  1 drivers
v0x898bf7a20_0 .net "S", 0 0, L_0x89855d650;  1 drivers
v0x898bf7ac0_0 .net "a", 0 0, L_0x898553ca0;  1 drivers
v0x898bf7b60_0 .net "b", 0 0, L_0x898553d40;  1 drivers
v0x898bf7c00_0 .net "naCin", 0 0, L_0x89855d730;  1 drivers
v0x898bf7ca0_0 .net "nab", 0 0, L_0x89855d6c0;  1 drivers
v0x898bf7d40_0 .net "nbCin", 0 0, L_0x89855d7a0;  1 drivers
S_0x898bfc900 .scope generate, "adder[17]" "adder[17]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b933c0 .param/l "i" 1 6 21, +C4<010001>;
S_0x898bfca80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bfc900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bca180 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bca1c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855d880/d .functor XOR 1, L_0x898553e80, L_0x898553f20, C4<0>, C4<0>;
L_0x89855d880 .delay 1 (1,1,1) L_0x89855d880/d;
L_0x89855d8f0/d .functor XOR 1, L_0x89855d880, L_0x898560000, C4<0>, C4<0>;
L_0x89855d8f0 .delay 1 (1,1,1) L_0x89855d8f0/d;
L_0x89855d960/d .functor NAND 1, L_0x898553e80, L_0x898553f20, C4<1>, C4<1>;
L_0x89855d960 .delay 1 (1,1,1) L_0x89855d960/d;
L_0x89855d9d0/d .functor NAND 1, L_0x898553e80, L_0x898560000, C4<1>, C4<1>;
L_0x89855d9d0 .delay 1 (1,1,1) L_0x89855d9d0/d;
L_0x89855da40/d .functor NAND 1, L_0x898553f20, L_0x898560000, C4<1>, C4<1>;
L_0x89855da40 .delay 1 (1,1,1) L_0x89855da40/d;
L_0x89855dab0/d .functor NAND 1, L_0x89855d960, L_0x89855d9d0, L_0x89855da40, C4<1>;
L_0x89855dab0 .delay 1 (1,1,1) L_0x89855dab0/d;
v0x898bf7de0_0 .net "Cin", 0 0, L_0x898560000;  1 drivers
v0x898bf7e80_0 .net "Cout", 0 0, L_0x89855dab0;  1 drivers
v0x898bf7f20_0 .net "P", 0 0, L_0x89855d880;  1 drivers
v0x898400000_0 .net "S", 0 0, L_0x89855d8f0;  1 drivers
v0x8984000a0_0 .net "a", 0 0, L_0x898553e80;  1 drivers
v0x898400140_0 .net "b", 0 0, L_0x898553f20;  1 drivers
v0x8984001e0_0 .net "naCin", 0 0, L_0x89855d9d0;  1 drivers
v0x898400280_0 .net "nab", 0 0, L_0x89855d960;  1 drivers
v0x898400320_0 .net "nbCin", 0 0, L_0x89855da40;  1 drivers
S_0x898bfcc00 .scope generate, "adder[18]" "adder[18]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b93400 .param/l "i" 1 6 21, +C4<010010>;
S_0x898bfcd80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bfcc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bca600 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bca640 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855db20/d .functor XOR 1, L_0x8985600a0, L_0x898560140, C4<0>, C4<0>;
L_0x89855db20 .delay 1 (1,1,1) L_0x89855db20/d;
L_0x89855db90/d .functor XOR 1, L_0x89855db20, L_0x8985601e0, C4<0>, C4<0>;
L_0x89855db90 .delay 1 (1,1,1) L_0x89855db90/d;
L_0x89855dc00/d .functor NAND 1, L_0x8985600a0, L_0x898560140, C4<1>, C4<1>;
L_0x89855dc00 .delay 1 (1,1,1) L_0x89855dc00/d;
L_0x89855dc70/d .functor NAND 1, L_0x8985600a0, L_0x8985601e0, C4<1>, C4<1>;
L_0x89855dc70 .delay 1 (1,1,1) L_0x89855dc70/d;
L_0x89855dce0/d .functor NAND 1, L_0x898560140, L_0x8985601e0, C4<1>, C4<1>;
L_0x89855dce0 .delay 1 (1,1,1) L_0x89855dce0/d;
L_0x89855dd50/d .functor NAND 1, L_0x89855dc00, L_0x89855dc70, L_0x89855dce0, C4<1>;
L_0x89855dd50 .delay 1 (1,1,1) L_0x89855dd50/d;
v0x8984003c0_0 .net "Cin", 0 0, L_0x8985601e0;  1 drivers
v0x898400460_0 .net "Cout", 0 0, L_0x89855dd50;  1 drivers
v0x898400500_0 .net "P", 0 0, L_0x89855db20;  1 drivers
v0x8984005a0_0 .net "S", 0 0, L_0x89855db90;  1 drivers
v0x898400640_0 .net "a", 0 0, L_0x8985600a0;  1 drivers
v0x8984006e0_0 .net "b", 0 0, L_0x898560140;  1 drivers
v0x898400780_0 .net "naCin", 0 0, L_0x89855dc70;  1 drivers
v0x898400820_0 .net "nab", 0 0, L_0x89855dc00;  1 drivers
v0x8984008c0_0 .net "nbCin", 0 0, L_0x89855dce0;  1 drivers
S_0x898bfcf00 .scope generate, "adder[19]" "adder[19]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b93440 .param/l "i" 1 6 21, +C4<010011>;
S_0x898bfd080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bfcf00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bca680 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bca6c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855ddc0/d .functor XOR 1, L_0x898560280, L_0x898560320, C4<0>, C4<0>;
L_0x89855ddc0 .delay 1 (1,1,1) L_0x89855ddc0/d;
L_0x89855de30/d .functor XOR 1, L_0x89855ddc0, L_0x8985603c0, C4<0>, C4<0>;
L_0x89855de30 .delay 1 (1,1,1) L_0x89855de30/d;
L_0x89855dea0/d .functor NAND 1, L_0x898560280, L_0x898560320, C4<1>, C4<1>;
L_0x89855dea0 .delay 1 (1,1,1) L_0x89855dea0/d;
L_0x89855df10/d .functor NAND 1, L_0x898560280, L_0x8985603c0, C4<1>, C4<1>;
L_0x89855df10 .delay 1 (1,1,1) L_0x89855df10/d;
L_0x89855df80/d .functor NAND 1, L_0x898560320, L_0x8985603c0, C4<1>, C4<1>;
L_0x89855df80 .delay 1 (1,1,1) L_0x89855df80/d;
L_0x89855dff0/d .functor NAND 1, L_0x89855dea0, L_0x89855df10, L_0x89855df80, C4<1>;
L_0x89855dff0 .delay 1 (1,1,1) L_0x89855dff0/d;
v0x898400960_0 .net "Cin", 0 0, L_0x8985603c0;  1 drivers
v0x898400a00_0 .net "Cout", 0 0, L_0x89855dff0;  1 drivers
v0x898400aa0_0 .net "P", 0 0, L_0x89855ddc0;  1 drivers
v0x898400b40_0 .net "S", 0 0, L_0x89855de30;  1 drivers
v0x898400be0_0 .net "a", 0 0, L_0x898560280;  1 drivers
v0x898400c80_0 .net "b", 0 0, L_0x898560320;  1 drivers
v0x898400d20_0 .net "naCin", 0 0, L_0x89855df10;  1 drivers
v0x898400dc0_0 .net "nab", 0 0, L_0x89855dea0;  1 drivers
v0x898400e60_0 .net "nbCin", 0 0, L_0x89855df80;  1 drivers
S_0x898bfd200 .scope generate, "adder[20]" "adder[20]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b93480 .param/l "i" 1 6 21, +C4<010100>;
S_0x898bfd380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bfd200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bca700 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bca740 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855e060/d .functor XOR 1, L_0x898560460, L_0x898560500, C4<0>, C4<0>;
L_0x89855e060 .delay 1 (1,1,1) L_0x89855e060/d;
L_0x89855e0d0/d .functor XOR 1, L_0x89855e060, L_0x8985605a0, C4<0>, C4<0>;
L_0x89855e0d0 .delay 1 (1,1,1) L_0x89855e0d0/d;
L_0x89855e140/d .functor NAND 1, L_0x898560460, L_0x898560500, C4<1>, C4<1>;
L_0x89855e140 .delay 1 (1,1,1) L_0x89855e140/d;
L_0x89855e1b0/d .functor NAND 1, L_0x898560460, L_0x8985605a0, C4<1>, C4<1>;
L_0x89855e1b0 .delay 1 (1,1,1) L_0x89855e1b0/d;
L_0x89855e220/d .functor NAND 1, L_0x898560500, L_0x8985605a0, C4<1>, C4<1>;
L_0x89855e220 .delay 1 (1,1,1) L_0x89855e220/d;
L_0x89855e290/d .functor NAND 1, L_0x89855e140, L_0x89855e1b0, L_0x89855e220, C4<1>;
L_0x89855e290 .delay 1 (1,1,1) L_0x89855e290/d;
v0x898400f00_0 .net "Cin", 0 0, L_0x8985605a0;  1 drivers
v0x898400fa0_0 .net "Cout", 0 0, L_0x89855e290;  1 drivers
v0x898401040_0 .net "P", 0 0, L_0x89855e060;  1 drivers
v0x8984010e0_0 .net "S", 0 0, L_0x89855e0d0;  1 drivers
v0x898401180_0 .net "a", 0 0, L_0x898560460;  1 drivers
v0x898401220_0 .net "b", 0 0, L_0x898560500;  1 drivers
v0x8984012c0_0 .net "naCin", 0 0, L_0x89855e1b0;  1 drivers
v0x898401360_0 .net "nab", 0 0, L_0x89855e140;  1 drivers
v0x898401400_0 .net "nbCin", 0 0, L_0x89855e220;  1 drivers
S_0x898bfd500 .scope generate, "adder[21]" "adder[21]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b934c0 .param/l "i" 1 6 21, +C4<010101>;
S_0x898bfd680 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bfd500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bca780 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bca7c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855e300/d .functor XOR 1, L_0x898560640, L_0x8985606e0, C4<0>, C4<0>;
L_0x89855e300 .delay 1 (1,1,1) L_0x89855e300/d;
L_0x89855e370/d .functor XOR 1, L_0x89855e300, L_0x898560780, C4<0>, C4<0>;
L_0x89855e370 .delay 1 (1,1,1) L_0x89855e370/d;
L_0x89855e3e0/d .functor NAND 1, L_0x898560640, L_0x8985606e0, C4<1>, C4<1>;
L_0x89855e3e0 .delay 1 (1,1,1) L_0x89855e3e0/d;
L_0x89855e450/d .functor NAND 1, L_0x898560640, L_0x898560780, C4<1>, C4<1>;
L_0x89855e450 .delay 1 (1,1,1) L_0x89855e450/d;
L_0x89855e4c0/d .functor NAND 1, L_0x8985606e0, L_0x898560780, C4<1>, C4<1>;
L_0x89855e4c0 .delay 1 (1,1,1) L_0x89855e4c0/d;
L_0x89855e530/d .functor NAND 1, L_0x89855e3e0, L_0x89855e450, L_0x89855e4c0, C4<1>;
L_0x89855e530 .delay 1 (1,1,1) L_0x89855e530/d;
v0x8984014a0_0 .net "Cin", 0 0, L_0x898560780;  1 drivers
v0x898401540_0 .net "Cout", 0 0, L_0x89855e530;  1 drivers
v0x8984015e0_0 .net "P", 0 0, L_0x89855e300;  1 drivers
v0x898401680_0 .net "S", 0 0, L_0x89855e370;  1 drivers
v0x898401720_0 .net "a", 0 0, L_0x898560640;  1 drivers
v0x8984017c0_0 .net "b", 0 0, L_0x8985606e0;  1 drivers
v0x898401860_0 .net "naCin", 0 0, L_0x89855e450;  1 drivers
v0x898401900_0 .net "nab", 0 0, L_0x89855e3e0;  1 drivers
v0x8984019a0_0 .net "nbCin", 0 0, L_0x89855e4c0;  1 drivers
S_0x898bfd800 .scope generate, "adder[22]" "adder[22]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b93500 .param/l "i" 1 6 21, +C4<010110>;
S_0x898bfd980 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bfd800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bca800 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bca840 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855e5a0/d .functor XOR 1, L_0x898560820, L_0x8985608c0, C4<0>, C4<0>;
L_0x89855e5a0 .delay 1 (1,1,1) L_0x89855e5a0/d;
L_0x89855e610/d .functor XOR 1, L_0x89855e5a0, L_0x898560960, C4<0>, C4<0>;
L_0x89855e610 .delay 1 (1,1,1) L_0x89855e610/d;
L_0x89855e680/d .functor NAND 1, L_0x898560820, L_0x8985608c0, C4<1>, C4<1>;
L_0x89855e680 .delay 1 (1,1,1) L_0x89855e680/d;
L_0x89855e6f0/d .functor NAND 1, L_0x898560820, L_0x898560960, C4<1>, C4<1>;
L_0x89855e6f0 .delay 1 (1,1,1) L_0x89855e6f0/d;
L_0x89855e760/d .functor NAND 1, L_0x8985608c0, L_0x898560960, C4<1>, C4<1>;
L_0x89855e760 .delay 1 (1,1,1) L_0x89855e760/d;
L_0x89855e7d0/d .functor NAND 1, L_0x89855e680, L_0x89855e6f0, L_0x89855e760, C4<1>;
L_0x89855e7d0 .delay 1 (1,1,1) L_0x89855e7d0/d;
v0x898401a40_0 .net "Cin", 0 0, L_0x898560960;  1 drivers
v0x898401ae0_0 .net "Cout", 0 0, L_0x89855e7d0;  1 drivers
v0x898401b80_0 .net "P", 0 0, L_0x89855e5a0;  1 drivers
v0x898401c20_0 .net "S", 0 0, L_0x89855e610;  1 drivers
v0x898401cc0_0 .net "a", 0 0, L_0x898560820;  1 drivers
v0x898401d60_0 .net "b", 0 0, L_0x8985608c0;  1 drivers
v0x898401e00_0 .net "naCin", 0 0, L_0x89855e6f0;  1 drivers
v0x898401ea0_0 .net "nab", 0 0, L_0x89855e680;  1 drivers
v0x898401f40_0 .net "nbCin", 0 0, L_0x89855e760;  1 drivers
S_0x898bfdb00 .scope generate, "adder[23]" "adder[23]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b93540 .param/l "i" 1 6 21, +C4<010111>;
S_0x898bfdc80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bfdb00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bca880 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bca8c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855e840/d .functor XOR 1, L_0x898560a00, L_0x898560aa0, C4<0>, C4<0>;
L_0x89855e840 .delay 1 (1,1,1) L_0x89855e840/d;
L_0x89855e8b0/d .functor XOR 1, L_0x89855e840, L_0x898560b40, C4<0>, C4<0>;
L_0x89855e8b0 .delay 1 (1,1,1) L_0x89855e8b0/d;
L_0x89855e920/d .functor NAND 1, L_0x898560a00, L_0x898560aa0, C4<1>, C4<1>;
L_0x89855e920 .delay 1 (1,1,1) L_0x89855e920/d;
L_0x89855e990/d .functor NAND 1, L_0x898560a00, L_0x898560b40, C4<1>, C4<1>;
L_0x89855e990 .delay 1 (1,1,1) L_0x89855e990/d;
L_0x89855ea00/d .functor NAND 1, L_0x898560aa0, L_0x898560b40, C4<1>, C4<1>;
L_0x89855ea00 .delay 1 (1,1,1) L_0x89855ea00/d;
L_0x89855ea70/d .functor NAND 1, L_0x89855e920, L_0x89855e990, L_0x89855ea00, C4<1>;
L_0x89855ea70 .delay 1 (1,1,1) L_0x89855ea70/d;
v0x898401fe0_0 .net "Cin", 0 0, L_0x898560b40;  1 drivers
v0x898402080_0 .net "Cout", 0 0, L_0x89855ea70;  1 drivers
v0x898402120_0 .net "P", 0 0, L_0x89855e840;  1 drivers
v0x8984021c0_0 .net "S", 0 0, L_0x89855e8b0;  1 drivers
v0x898402260_0 .net "a", 0 0, L_0x898560a00;  1 drivers
v0x898402300_0 .net "b", 0 0, L_0x898560aa0;  1 drivers
v0x8984023a0_0 .net "naCin", 0 0, L_0x89855e990;  1 drivers
v0x898402440_0 .net "nab", 0 0, L_0x89855e920;  1 drivers
v0x8984024e0_0 .net "nbCin", 0 0, L_0x89855ea00;  1 drivers
S_0x898bfde00 .scope generate, "adder[24]" "adder[24]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b93580 .param/l "i" 1 6 21, +C4<011000>;
S_0x898bfdf80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bfde00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bca900 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bca940 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855eae0/d .functor XOR 1, L_0x898560be0, L_0x898560c80, C4<0>, C4<0>;
L_0x89855eae0 .delay 1 (1,1,1) L_0x89855eae0/d;
L_0x89855eb50/d .functor XOR 1, L_0x89855eae0, L_0x898560d20, C4<0>, C4<0>;
L_0x89855eb50 .delay 1 (1,1,1) L_0x89855eb50/d;
L_0x89855ebc0/d .functor NAND 1, L_0x898560be0, L_0x898560c80, C4<1>, C4<1>;
L_0x89855ebc0 .delay 1 (1,1,1) L_0x89855ebc0/d;
L_0x89855ec30/d .functor NAND 1, L_0x898560be0, L_0x898560d20, C4<1>, C4<1>;
L_0x89855ec30 .delay 1 (1,1,1) L_0x89855ec30/d;
L_0x89855eca0/d .functor NAND 1, L_0x898560c80, L_0x898560d20, C4<1>, C4<1>;
L_0x89855eca0 .delay 1 (1,1,1) L_0x89855eca0/d;
L_0x89855ed10/d .functor NAND 1, L_0x89855ebc0, L_0x89855ec30, L_0x89855eca0, C4<1>;
L_0x89855ed10 .delay 1 (1,1,1) L_0x89855ed10/d;
v0x898402580_0 .net "Cin", 0 0, L_0x898560d20;  1 drivers
v0x898402620_0 .net "Cout", 0 0, L_0x89855ed10;  1 drivers
v0x8984026c0_0 .net "P", 0 0, L_0x89855eae0;  1 drivers
v0x898402760_0 .net "S", 0 0, L_0x89855eb50;  1 drivers
v0x898402800_0 .net "a", 0 0, L_0x898560be0;  1 drivers
v0x8984028a0_0 .net "b", 0 0, L_0x898560c80;  1 drivers
v0x898402940_0 .net "naCin", 0 0, L_0x89855ec30;  1 drivers
v0x8984029e0_0 .net "nab", 0 0, L_0x89855ebc0;  1 drivers
v0x898402a80_0 .net "nbCin", 0 0, L_0x89855eca0;  1 drivers
S_0x898bfe100 .scope generate, "adder[25]" "adder[25]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b935c0 .param/l "i" 1 6 21, +C4<011001>;
S_0x898bfe280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bfe100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bca980 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bca9c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855ed80/d .functor XOR 1, L_0x898560dc0, L_0x898560e60, C4<0>, C4<0>;
L_0x89855ed80 .delay 1 (1,1,1) L_0x89855ed80/d;
L_0x89855edf0/d .functor XOR 1, L_0x89855ed80, L_0x898560f00, C4<0>, C4<0>;
L_0x89855edf0 .delay 1 (1,1,1) L_0x89855edf0/d;
L_0x89855ee60/d .functor NAND 1, L_0x898560dc0, L_0x898560e60, C4<1>, C4<1>;
L_0x89855ee60 .delay 1 (1,1,1) L_0x89855ee60/d;
L_0x89855eed0/d .functor NAND 1, L_0x898560dc0, L_0x898560f00, C4<1>, C4<1>;
L_0x89855eed0 .delay 1 (1,1,1) L_0x89855eed0/d;
L_0x89855ef40/d .functor NAND 1, L_0x898560e60, L_0x898560f00, C4<1>, C4<1>;
L_0x89855ef40 .delay 1 (1,1,1) L_0x89855ef40/d;
L_0x89855efb0/d .functor NAND 1, L_0x89855ee60, L_0x89855eed0, L_0x89855ef40, C4<1>;
L_0x89855efb0 .delay 1 (1,1,1) L_0x89855efb0/d;
v0x898402b20_0 .net "Cin", 0 0, L_0x898560f00;  1 drivers
v0x898402bc0_0 .net "Cout", 0 0, L_0x89855efb0;  1 drivers
v0x898402c60_0 .net "P", 0 0, L_0x89855ed80;  1 drivers
v0x898402d00_0 .net "S", 0 0, L_0x89855edf0;  1 drivers
v0x898402da0_0 .net "a", 0 0, L_0x898560dc0;  1 drivers
v0x898402e40_0 .net "b", 0 0, L_0x898560e60;  1 drivers
v0x898402ee0_0 .net "naCin", 0 0, L_0x89855eed0;  1 drivers
v0x898402f80_0 .net "nab", 0 0, L_0x89855ee60;  1 drivers
v0x898403020_0 .net "nbCin", 0 0, L_0x89855ef40;  1 drivers
S_0x898bfe400 .scope generate, "adder[26]" "adder[26]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b93600 .param/l "i" 1 6 21, +C4<011010>;
S_0x898bfe580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bfe400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcaa00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcaa40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855f020/d .functor XOR 1, L_0x898560fa0, L_0x898561040, C4<0>, C4<0>;
L_0x89855f020 .delay 1 (1,1,1) L_0x89855f020/d;
L_0x89855f090/d .functor XOR 1, L_0x89855f020, L_0x8985610e0, C4<0>, C4<0>;
L_0x89855f090 .delay 1 (1,1,1) L_0x89855f090/d;
L_0x89855f100/d .functor NAND 1, L_0x898560fa0, L_0x898561040, C4<1>, C4<1>;
L_0x89855f100 .delay 1 (1,1,1) L_0x89855f100/d;
L_0x89855f170/d .functor NAND 1, L_0x898560fa0, L_0x8985610e0, C4<1>, C4<1>;
L_0x89855f170 .delay 1 (1,1,1) L_0x89855f170/d;
L_0x89855f1e0/d .functor NAND 1, L_0x898561040, L_0x8985610e0, C4<1>, C4<1>;
L_0x89855f1e0 .delay 1 (1,1,1) L_0x89855f1e0/d;
L_0x89855f250/d .functor NAND 1, L_0x89855f100, L_0x89855f170, L_0x89855f1e0, C4<1>;
L_0x89855f250 .delay 1 (1,1,1) L_0x89855f250/d;
v0x8984030c0_0 .net "Cin", 0 0, L_0x8985610e0;  1 drivers
v0x898403160_0 .net "Cout", 0 0, L_0x89855f250;  1 drivers
v0x898403200_0 .net "P", 0 0, L_0x89855f020;  1 drivers
v0x8984032a0_0 .net "S", 0 0, L_0x89855f090;  1 drivers
v0x898403340_0 .net "a", 0 0, L_0x898560fa0;  1 drivers
v0x8984033e0_0 .net "b", 0 0, L_0x898561040;  1 drivers
v0x898403480_0 .net "naCin", 0 0, L_0x89855f170;  1 drivers
v0x898403520_0 .net "nab", 0 0, L_0x89855f100;  1 drivers
v0x8984035c0_0 .net "nbCin", 0 0, L_0x89855f1e0;  1 drivers
S_0x898bfe700 .scope generate, "adder[27]" "adder[27]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b93640 .param/l "i" 1 6 21, +C4<011011>;
S_0x898bfe880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bfe700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcaa80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcaac0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855f2c0/d .functor XOR 1, L_0x898561180, L_0x898561220, C4<0>, C4<0>;
L_0x89855f2c0 .delay 1 (1,1,1) L_0x89855f2c0/d;
L_0x89855f330/d .functor XOR 1, L_0x89855f2c0, L_0x8985612c0, C4<0>, C4<0>;
L_0x89855f330 .delay 1 (1,1,1) L_0x89855f330/d;
L_0x89855f3a0/d .functor NAND 1, L_0x898561180, L_0x898561220, C4<1>, C4<1>;
L_0x89855f3a0 .delay 1 (1,1,1) L_0x89855f3a0/d;
L_0x89855f410/d .functor NAND 1, L_0x898561180, L_0x8985612c0, C4<1>, C4<1>;
L_0x89855f410 .delay 1 (1,1,1) L_0x89855f410/d;
L_0x89855f480/d .functor NAND 1, L_0x898561220, L_0x8985612c0, C4<1>, C4<1>;
L_0x89855f480 .delay 1 (1,1,1) L_0x89855f480/d;
L_0x89855f4f0/d .functor NAND 1, L_0x89855f3a0, L_0x89855f410, L_0x89855f480, C4<1>;
L_0x89855f4f0 .delay 1 (1,1,1) L_0x89855f4f0/d;
v0x898403660_0 .net "Cin", 0 0, L_0x8985612c0;  1 drivers
v0x898403700_0 .net "Cout", 0 0, L_0x89855f4f0;  1 drivers
v0x8984037a0_0 .net "P", 0 0, L_0x89855f2c0;  1 drivers
v0x898403840_0 .net "S", 0 0, L_0x89855f330;  1 drivers
v0x8984038e0_0 .net "a", 0 0, L_0x898561180;  1 drivers
v0x898403980_0 .net "b", 0 0, L_0x898561220;  1 drivers
v0x898403a20_0 .net "naCin", 0 0, L_0x89855f410;  1 drivers
v0x898403ac0_0 .net "nab", 0 0, L_0x89855f3a0;  1 drivers
v0x898403b60_0 .net "nbCin", 0 0, L_0x89855f480;  1 drivers
S_0x898bfea00 .scope generate, "adder[28]" "adder[28]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b93680 .param/l "i" 1 6 21, +C4<011100>;
S_0x898bfeb80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bfea00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcab00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcab40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855f560/d .functor XOR 1, L_0x898561360, L_0x898561400, C4<0>, C4<0>;
L_0x89855f560 .delay 1 (1,1,1) L_0x89855f560/d;
L_0x89855f5d0/d .functor XOR 1, L_0x89855f560, L_0x8985614a0, C4<0>, C4<0>;
L_0x89855f5d0 .delay 1 (1,1,1) L_0x89855f5d0/d;
L_0x89855f640/d .functor NAND 1, L_0x898561360, L_0x898561400, C4<1>, C4<1>;
L_0x89855f640 .delay 1 (1,1,1) L_0x89855f640/d;
L_0x89855f6b0/d .functor NAND 1, L_0x898561360, L_0x8985614a0, C4<1>, C4<1>;
L_0x89855f6b0 .delay 1 (1,1,1) L_0x89855f6b0/d;
L_0x89855f720/d .functor NAND 1, L_0x898561400, L_0x8985614a0, C4<1>, C4<1>;
L_0x89855f720 .delay 1 (1,1,1) L_0x89855f720/d;
L_0x89855f790/d .functor NAND 1, L_0x89855f640, L_0x89855f6b0, L_0x89855f720, C4<1>;
L_0x89855f790 .delay 1 (1,1,1) L_0x89855f790/d;
v0x898403c00_0 .net "Cin", 0 0, L_0x8985614a0;  1 drivers
v0x898403ca0_0 .net "Cout", 0 0, L_0x89855f790;  1 drivers
v0x898403d40_0 .net "P", 0 0, L_0x89855f560;  1 drivers
v0x898403de0_0 .net "S", 0 0, L_0x89855f5d0;  1 drivers
v0x898403e80_0 .net "a", 0 0, L_0x898561360;  1 drivers
v0x898403f20_0 .net "b", 0 0, L_0x898561400;  1 drivers
v0x898404000_0 .net "naCin", 0 0, L_0x89855f6b0;  1 drivers
v0x8984040a0_0 .net "nab", 0 0, L_0x89855f640;  1 drivers
v0x898404140_0 .net "nbCin", 0 0, L_0x89855f720;  1 drivers
S_0x898bfed00 .scope generate, "adder[29]" "adder[29]" 6 21, 6 21 0, S_0x898bed680;
 .timescale -9 -9;
P_0x898b936c0 .param/l "i" 1 6 21, +C4<011101>;
S_0x898bfee80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bfed00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcab80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcabc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855f800/d .functor XOR 1, L_0x898561540, L_0x8985615e0, C4<0>, C4<0>;
L_0x89855f800 .delay 1 (1,1,1) L_0x89855f800/d;
L_0x89855f870/d .functor XOR 1, L_0x89855f800, L_0x898561680, C4<0>, C4<0>;
L_0x89855f870 .delay 1 (1,1,1) L_0x89855f870/d;
L_0x89855f8e0/d .functor NAND 1, L_0x898561540, L_0x8985615e0, C4<1>, C4<1>;
L_0x89855f8e0 .delay 1 (1,1,1) L_0x89855f8e0/d;
L_0x89855f950/d .functor NAND 1, L_0x898561540, L_0x898561680, C4<1>, C4<1>;
L_0x89855f950 .delay 1 (1,1,1) L_0x89855f950/d;
L_0x89855f9c0/d .functor NAND 1, L_0x8985615e0, L_0x898561680, C4<1>, C4<1>;
L_0x89855f9c0 .delay 1 (1,1,1) L_0x89855f9c0/d;
L_0x89855fa30/d .functor NAND 1, L_0x89855f8e0, L_0x89855f950, L_0x89855f9c0, C4<1>;
L_0x89855fa30 .delay 1 (1,1,1) L_0x89855fa30/d;
v0x8984041e0_0 .net "Cin", 0 0, L_0x898561680;  1 drivers
v0x898404280_0 .net "Cout", 0 0, L_0x89855fa30;  1 drivers
v0x898404320_0 .net "P", 0 0, L_0x89855f800;  1 drivers
v0x8984043c0_0 .net "S", 0 0, L_0x89855f870;  1 drivers
v0x898404460_0 .net "a", 0 0, L_0x898561540;  1 drivers
v0x898404500_0 .net "b", 0 0, L_0x8985615e0;  1 drivers
v0x8984045a0_0 .net "naCin", 0 0, L_0x89855f950;  1 drivers
v0x898404640_0 .net "nab", 0 0, L_0x89855f8e0;  1 drivers
v0x8984046e0_0 .net "nbCin", 0 0, L_0x89855f9c0;  1 drivers
S_0x898bff000 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898bed680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcac00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcac40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855faa0/d .functor XOR 1, L_0x898561720, L_0x8985617c0, C4<0>, C4<0>;
L_0x89855faa0 .delay 1 (1,1,1) L_0x89855faa0/d;
L_0x89855fb10/d .functor XOR 1, L_0x89855faa0, v0x898405ae0_0, C4<0>, C4<0>;
L_0x89855fb10 .delay 1 (1,1,1) L_0x89855fb10/d;
L_0x89855fb80/d .functor NAND 1, L_0x898561720, L_0x8985617c0, C4<1>, C4<1>;
L_0x89855fb80 .delay 1 (1,1,1) L_0x89855fb80/d;
L_0x89855fbf0/d .functor NAND 1, L_0x898561720, v0x898405ae0_0, C4<1>, C4<1>;
L_0x89855fbf0 .delay 1 (1,1,1) L_0x89855fbf0/d;
L_0x89855fc60/d .functor NAND 1, L_0x8985617c0, v0x898405ae0_0, C4<1>, C4<1>;
L_0x89855fc60 .delay 1 (1,1,1) L_0x89855fc60/d;
L_0x89855fcd0/d .functor NAND 1, L_0x89855fb80, L_0x89855fbf0, L_0x89855fc60, C4<1>;
L_0x89855fcd0 .delay 1 (1,1,1) L_0x89855fcd0/d;
v0x898404780_0 .net "Cin", 0 0, v0x898405ae0_0;  alias, 1 drivers
v0x898404820_0 .net "Cout", 0 0, L_0x89855fcd0;  1 drivers
v0x8984048c0_0 .net "P", 0 0, L_0x89855faa0;  1 drivers
v0x898404960_0 .net "S", 0 0, L_0x89855fb10;  1 drivers
v0x898404a00_0 .net "a", 0 0, L_0x898561720;  1 drivers
v0x898404aa0_0 .net "b", 0 0, L_0x8985617c0;  1 drivers
v0x898404b40_0 .net "naCin", 0 0, L_0x89855fbf0;  1 drivers
v0x898404be0_0 .net "nab", 0 0, L_0x89855fb80;  1 drivers
v0x898404c80_0 .net "nbCin", 0 0, L_0x89855fc60;  1 drivers
S_0x898bff180 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898bed200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 31 "in";
    .port_info 2 /OUTPUT 31 "out";
P_0x898b92f00 .param/l "N" 0 8 4, +C4<00000000000000000000000000011111>;
v0x8984057c0_0 .net "clk", 0 0, v0x898405d60_0;  alias, 1 drivers
v0x898405860_0 .net "in", 30 0, L_0x899795cc0;  1 drivers
v0x898405900_0 .var "out", 30 0;
E_0x899701b40 .event posedge, v0x898405680_0;
S_0x898bff300 .scope generate, "WIDTH_TEST[31]" "WIDTH_TEST[31]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898b93940 .param/l "w" 1 3 23, +C4<011111>;
v0x89842dd60_0 .var "A", 30 0;
v0x89842de00_0 .var "B", 30 0;
v0x89842dea0_0 .var "Cin", 0 0;
v0x89842df40_0 .net "Cout", 0 0, L_0x8985752c0;  1 drivers
v0x89842dfe0_0 .net "P", 30 0, L_0x899795e00;  1 drivers
v0x89842e080_0 .net "S", 30 0, L_0x898a7fac0;  1 drivers
v0x89842e120_0 .var "clk", 0 0;
v0x89842e1c0_0 .var "expected_sum", 31 0;
v0x89842e260_0 .net "out", 31 0, v0x89842dcc0_0;  1 drivers
L_0x899795f40 .concat [ 31 1 0 0], L_0x898a7fac0, L_0x8985752c0;
S_0x898bff480 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898bff300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 31 "A";
    .port_info 3 /INPUT 31 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 31 "P";
    .port_info 7 /OUTPUT 31 "S";
P_0x898b93980 .param/l "N" 0 4 7, +C4<00000000000000000000000000011111>;
L_0x898578fc0 .functor NOT 1, v0x89842e120_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc880 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x898579030 .functor AND 1, L_0x898578fc0, L_0x898cbc880, C4<1>, C4<1>;
v0x89842d540_0 .net "A", 30 0, v0x89842dd60_0;  1 drivers
v0x89842d5e0_0 .net "B", 30 0, v0x89842de00_0;  1 drivers
v0x89842d680_0 .net "Cin", 0 0, v0x89842dea0_0;  1 drivers
v0x89842d720_0 .net "Cout", 0 0, L_0x8985752c0;  alias, 1 drivers
v0x89842d7c0_0 .net "P", 30 0, L_0x899795e00;  alias, 1 drivers
v0x89842d860_0 .net "RCA_sum", 30 0, L_0x899795ea0;  1 drivers
v0x89842d900_0 .net "S", 30 0, L_0x898a7fac0;  alias, 1 drivers
v0x89842d9a0_0 .net *"_ivl_0", 0 0, L_0x898578fc0;  1 drivers
v0x89842da40_0 .net "clk", 0 0, v0x89842e120_0;  1 drivers
v0x89842dae0_0 .net "enable", 0 0, L_0x898cbc880;  1 drivers
S_0x898bff600 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898bff480;
 .timescale -9 -9;
    .port_info 0 /INPUT 31 "in";
    .port_info 1 /OUTPUT 31 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898b93a00 .param/l "N" 0 5 4, +C4<00000000000000000000000000011111>;
o0x898c82000 .functor BUFZ 31, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x898405f40_0 name=_ivl_0
v0x898405fe0_0 .net "control", 0 0, L_0x898579030;  1 drivers
v0x898406080_0 .net "in", 30 0, L_0x899795ea0;  alias, 1 drivers
v0x898406120_0 .net "out", 30 0, L_0x898a7fac0;  alias, 1 drivers
L_0x898a7fac0 .functor MUXZ 31, o0x898c82000, L_0x899795ea0, L_0x898579030, C4<>;
S_0x898bff780 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898bff480;
 .timescale -9 -9;
    .port_info 0 /INPUT 31 "A";
    .port_info 1 /INPUT 31 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 31 "P";
    .port_info 5 /OUTPUT 31 "S";
P_0x898b93a40 .param/l "N" 0 6 4, +C4<00000000000000000000000000011111>;
v0x89842d0e0_0 .net "A", 30 0, v0x89842dd60_0;  alias, 1 drivers
v0x89842d180_0 .net "B", 30 0, v0x89842de00_0;  alias, 1 drivers
v0x89842d220_0 .net "C", 30 0, L_0x899795d60;  1 drivers
v0x89842d2c0_0 .net "Cin", 0 0, v0x89842dea0_0;  alias, 1 drivers
v0x89842d360_0 .net "Cout", 0 0, L_0x8985752c0;  alias, 1 drivers
v0x89842d400_0 .net "P", 30 0, L_0x899795e00;  alias, 1 drivers
v0x89842d4a0_0 .net "S", 30 0, L_0x899795ea0;  alias, 1 drivers
L_0x898561900 .part v0x89842dd60_0, 1, 1;
L_0x8985619a0 .part v0x89842de00_0, 1, 1;
L_0x898561a40 .part L_0x899795d60, 0, 1;
L_0x898561ae0 .part v0x89842dd60_0, 2, 1;
L_0x898561b80 .part v0x89842de00_0, 2, 1;
L_0x898561c20 .part L_0x899795d60, 1, 1;
L_0x898561cc0 .part v0x89842dd60_0, 3, 1;
L_0x898561d60 .part v0x89842de00_0, 3, 1;
L_0x898561e00 .part L_0x899795d60, 2, 1;
L_0x898561ea0 .part v0x89842dd60_0, 4, 1;
L_0x898561f40 .part v0x89842de00_0, 4, 1;
L_0x898561fe0 .part L_0x899795d60, 3, 1;
L_0x898562080 .part v0x89842dd60_0, 5, 1;
L_0x898562120 .part v0x89842de00_0, 5, 1;
L_0x8985621c0 .part L_0x899795d60, 4, 1;
L_0x898562260 .part v0x89842dd60_0, 6, 1;
L_0x898562300 .part v0x89842de00_0, 6, 1;
L_0x898562440 .part L_0x899795d60, 5, 1;
L_0x8985624e0 .part v0x89842dd60_0, 7, 1;
L_0x898562580 .part v0x89842de00_0, 7, 1;
L_0x898562620 .part L_0x899795d60, 6, 1;
L_0x8985623a0 .part v0x89842dd60_0, 8, 1;
L_0x8985626c0 .part v0x89842de00_0, 8, 1;
L_0x898562760 .part L_0x899795d60, 7, 1;
L_0x898562800 .part v0x89842dd60_0, 9, 1;
L_0x8985628a0 .part v0x89842de00_0, 9, 1;
L_0x898562940 .part L_0x899795d60, 8, 1;
L_0x8985629e0 .part v0x89842dd60_0, 10, 1;
L_0x898562a80 .part v0x89842de00_0, 10, 1;
L_0x898562b20 .part L_0x899795d60, 9, 1;
L_0x898562bc0 .part v0x89842dd60_0, 11, 1;
L_0x898562c60 .part v0x89842de00_0, 11, 1;
L_0x898562d00 .part L_0x899795d60, 10, 1;
L_0x898562da0 .part v0x89842dd60_0, 12, 1;
L_0x898562e40 .part v0x89842de00_0, 12, 1;
L_0x898562ee0 .part L_0x899795d60, 11, 1;
L_0x898562f80 .part v0x89842dd60_0, 13, 1;
L_0x898563020 .part v0x89842de00_0, 13, 1;
L_0x8985630c0 .part L_0x899795d60, 12, 1;
L_0x898563160 .part v0x89842dd60_0, 14, 1;
L_0x898563200 .part v0x89842de00_0, 14, 1;
L_0x8985632a0 .part L_0x899795d60, 13, 1;
L_0x898563340 .part v0x89842dd60_0, 15, 1;
L_0x8985633e0 .part v0x89842de00_0, 15, 1;
L_0x898563480 .part L_0x899795d60, 14, 1;
L_0x898563520 .part v0x89842dd60_0, 16, 1;
L_0x8985635c0 .part v0x89842de00_0, 16, 1;
L_0x898563660 .part L_0x899795d60, 15, 1;
L_0x898563700 .part v0x89842dd60_0, 17, 1;
L_0x8985637a0 .part v0x89842de00_0, 17, 1;
L_0x898563840 .part L_0x899795d60, 16, 1;
L_0x8985638e0 .part v0x89842dd60_0, 18, 1;
L_0x898563980 .part v0x89842de00_0, 18, 1;
L_0x898563a20 .part L_0x899795d60, 17, 1;
L_0x898563ac0 .part v0x89842dd60_0, 19, 1;
L_0x898563b60 .part v0x89842de00_0, 19, 1;
L_0x898563c00 .part L_0x899795d60, 18, 1;
L_0x898563ca0 .part v0x89842dd60_0, 20, 1;
L_0x898563d40 .part v0x89842de00_0, 20, 1;
L_0x898563de0 .part L_0x899795d60, 19, 1;
L_0x898563e80 .part v0x89842dd60_0, 21, 1;
L_0x898563f20 .part v0x89842de00_0, 21, 1;
L_0x898574000 .part L_0x899795d60, 20, 1;
L_0x8985740a0 .part v0x89842dd60_0, 22, 1;
L_0x898574140 .part v0x89842de00_0, 22, 1;
L_0x8985741e0 .part L_0x899795d60, 21, 1;
L_0x898574280 .part v0x89842dd60_0, 23, 1;
L_0x898574320 .part v0x89842de00_0, 23, 1;
L_0x8985743c0 .part L_0x899795d60, 22, 1;
L_0x898574460 .part v0x89842dd60_0, 24, 1;
L_0x898574500 .part v0x89842de00_0, 24, 1;
L_0x8985745a0 .part L_0x899795d60, 23, 1;
L_0x898574640 .part v0x89842dd60_0, 25, 1;
L_0x8985746e0 .part v0x89842de00_0, 25, 1;
L_0x898574780 .part L_0x899795d60, 24, 1;
L_0x898574820 .part v0x89842dd60_0, 26, 1;
L_0x8985748c0 .part v0x89842de00_0, 26, 1;
L_0x898574960 .part L_0x899795d60, 25, 1;
L_0x898574a00 .part v0x89842dd60_0, 27, 1;
L_0x898574aa0 .part v0x89842de00_0, 27, 1;
L_0x898574b40 .part L_0x899795d60, 26, 1;
L_0x898574be0 .part v0x89842dd60_0, 28, 1;
L_0x898574c80 .part v0x89842de00_0, 28, 1;
L_0x898574d20 .part L_0x899795d60, 27, 1;
L_0x898574dc0 .part v0x89842dd60_0, 29, 1;
L_0x898574e60 .part v0x89842de00_0, 29, 1;
L_0x898574f00 .part L_0x899795d60, 28, 1;
L_0x898574fa0 .part v0x89842dd60_0, 30, 1;
L_0x898575040 .part v0x89842de00_0, 30, 1;
L_0x8985750e0 .part L_0x899795d60, 29, 1;
L_0x898575180 .part v0x89842dd60_0, 0, 1;
L_0x898575220 .part v0x89842de00_0, 0, 1;
LS_0x899795d60_0_0 .concat8 [ 1 1 1 1], L_0x898578f50, L_0x898568070, L_0x898568310, L_0x8985685b0;
LS_0x899795d60_0_4 .concat8 [ 1 1 1 1], L_0x898568850, L_0x898568af0, L_0x898568d90, L_0x898569030;
LS_0x899795d60_0_8 .concat8 [ 1 1 1 1], L_0x8985692d0, L_0x898569570, L_0x898569810, L_0x898569ab0;
LS_0x899795d60_0_12 .concat8 [ 1 1 1 1], L_0x898569d50, L_0x898569ff0, L_0x89856a290, L_0x89856a530;
LS_0x899795d60_0_16 .concat8 [ 1 1 1 1], L_0x89856a7d0, L_0x89856aa70, L_0x89856ad10, L_0x89856afb0;
LS_0x899795d60_0_20 .concat8 [ 1 1 1 1], L_0x89856b250, L_0x89856b4f0, L_0x89856b790, L_0x89856ba30;
LS_0x899795d60_0_24 .concat8 [ 1 1 1 1], L_0x89856bcd0, L_0x89856bf70, L_0x898578230, L_0x8985784d0;
LS_0x899795d60_0_28 .concat8 [ 1 1 1 0], L_0x898578770, L_0x898578a10, L_0x898578cb0;
LS_0x899795d60_1_0 .concat8 [ 4 4 4 4], LS_0x899795d60_0_0, LS_0x899795d60_0_4, LS_0x899795d60_0_8, LS_0x899795d60_0_12;
LS_0x899795d60_1_4 .concat8 [ 4 4 4 3], LS_0x899795d60_0_16, LS_0x899795d60_0_20, LS_0x899795d60_0_24, LS_0x899795d60_0_28;
L_0x899795d60 .concat8 [ 16 15 0 0], LS_0x899795d60_1_0, LS_0x899795d60_1_4;
LS_0x899795e00_0_0 .concat8 [ 1 1 1 1], L_0x898578d20, L_0x89855fe20, L_0x8985680e0, L_0x898568380;
LS_0x899795e00_0_4 .concat8 [ 1 1 1 1], L_0x898568620, L_0x8985688c0, L_0x898568b60, L_0x898568e00;
LS_0x899795e00_0_8 .concat8 [ 1 1 1 1], L_0x8985690a0, L_0x898569340, L_0x8985695e0, L_0x898569880;
LS_0x899795e00_0_12 .concat8 [ 1 1 1 1], L_0x898569b20, L_0x898569dc0, L_0x89856a060, L_0x89856a300;
LS_0x899795e00_0_16 .concat8 [ 1 1 1 1], L_0x89856a5a0, L_0x89856a840, L_0x89856aae0, L_0x89856ad80;
LS_0x899795e00_0_20 .concat8 [ 1 1 1 1], L_0x89856b020, L_0x89856b2c0, L_0x89856b560, L_0x89856b800;
LS_0x899795e00_0_24 .concat8 [ 1 1 1 1], L_0x89856baa0, L_0x89856bd40, L_0x898578000, L_0x8985782a0;
LS_0x899795e00_0_28 .concat8 [ 1 1 1 0], L_0x898578540, L_0x8985787e0, L_0x898578a80;
LS_0x899795e00_1_0 .concat8 [ 4 4 4 4], LS_0x899795e00_0_0, LS_0x899795e00_0_4, LS_0x899795e00_0_8, LS_0x899795e00_0_12;
LS_0x899795e00_1_4 .concat8 [ 4 4 4 3], LS_0x899795e00_0_16, LS_0x899795e00_0_20, LS_0x899795e00_0_24, LS_0x899795e00_0_28;
L_0x899795e00 .concat8 [ 16 15 0 0], LS_0x899795e00_1_0, LS_0x899795e00_1_4;
LS_0x899795ea0_0_0 .concat8 [ 1 1 1 1], L_0x898578d90, L_0x89855fe90, L_0x898568150, L_0x8985683f0;
LS_0x899795ea0_0_4 .concat8 [ 1 1 1 1], L_0x898568690, L_0x898568930, L_0x898568bd0, L_0x898568e70;
LS_0x899795ea0_0_8 .concat8 [ 1 1 1 1], L_0x898569110, L_0x8985693b0, L_0x898569650, L_0x8985698f0;
LS_0x899795ea0_0_12 .concat8 [ 1 1 1 1], L_0x898569b90, L_0x898569e30, L_0x89856a0d0, L_0x89856a370;
LS_0x899795ea0_0_16 .concat8 [ 1 1 1 1], L_0x89856a610, L_0x89856a8b0, L_0x89856ab50, L_0x89856adf0;
LS_0x899795ea0_0_20 .concat8 [ 1 1 1 1], L_0x89856b090, L_0x89856b330, L_0x89856b5d0, L_0x89856b870;
LS_0x899795ea0_0_24 .concat8 [ 1 1 1 1], L_0x89856bb10, L_0x89856bdb0, L_0x898578070, L_0x898578310;
LS_0x899795ea0_0_28 .concat8 [ 1 1 1 0], L_0x8985785b0, L_0x898578850, L_0x898578af0;
LS_0x899795ea0_1_0 .concat8 [ 4 4 4 4], LS_0x899795ea0_0_0, LS_0x899795ea0_0_4, LS_0x899795ea0_0_8, LS_0x899795ea0_0_12;
LS_0x899795ea0_1_4 .concat8 [ 4 4 4 3], LS_0x899795ea0_0_16, LS_0x899795ea0_0_20, LS_0x899795ea0_0_24, LS_0x899795ea0_0_28;
L_0x899795ea0 .concat8 [ 16 15 0 0], LS_0x899795ea0_1_0, LS_0x899795ea0_1_4;
L_0x8985752c0 .part L_0x899795d60, 30, 1;
S_0x898bff900 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93a80 .param/l "i" 1 6 21, +C4<01>;
S_0x898bffa80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bff900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcac80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcacc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89855fe20/d .functor XOR 1, L_0x898561900, L_0x8985619a0, C4<0>, C4<0>;
L_0x89855fe20 .delay 1 (1,1,1) L_0x89855fe20/d;
L_0x89855fe90/d .functor XOR 1, L_0x89855fe20, L_0x898561a40, C4<0>, C4<0>;
L_0x89855fe90 .delay 1 (1,1,1) L_0x89855fe90/d;
L_0x89855ff00/d .functor NAND 1, L_0x898561900, L_0x8985619a0, C4<1>, C4<1>;
L_0x89855ff00 .delay 1 (1,1,1) L_0x89855ff00/d;
L_0x89855ff70/d .functor NAND 1, L_0x898561900, L_0x898561a40, C4<1>, C4<1>;
L_0x89855ff70 .delay 1 (1,1,1) L_0x89855ff70/d;
L_0x898568000/d .functor NAND 1, L_0x8985619a0, L_0x898561a40, C4<1>, C4<1>;
L_0x898568000 .delay 1 (1,1,1) L_0x898568000/d;
L_0x898568070/d .functor NAND 1, L_0x89855ff00, L_0x89855ff70, L_0x898568000, C4<1>;
L_0x898568070 .delay 1 (1,1,1) L_0x898568070/d;
v0x8984061c0_0 .net "Cin", 0 0, L_0x898561a40;  1 drivers
v0x898406260_0 .net "Cout", 0 0, L_0x898568070;  1 drivers
v0x898406300_0 .net "P", 0 0, L_0x89855fe20;  1 drivers
v0x8984063a0_0 .net "S", 0 0, L_0x89855fe90;  1 drivers
v0x898406440_0 .net "a", 0 0, L_0x898561900;  1 drivers
v0x8984064e0_0 .net "b", 0 0, L_0x8985619a0;  1 drivers
v0x898406580_0 .net "naCin", 0 0, L_0x89855ff70;  1 drivers
v0x898406620_0 .net "nab", 0 0, L_0x89855ff00;  1 drivers
v0x8984066c0_0 .net "nbCin", 0 0, L_0x898568000;  1 drivers
S_0x898bffc00 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93ac0 .param/l "i" 1 6 21, +C4<010>;
S_0x898bffd80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898bffc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcad00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcad40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985680e0/d .functor XOR 1, L_0x898561ae0, L_0x898561b80, C4<0>, C4<0>;
L_0x8985680e0 .delay 1 (1,1,1) L_0x8985680e0/d;
L_0x898568150/d .functor XOR 1, L_0x8985680e0, L_0x898561c20, C4<0>, C4<0>;
L_0x898568150 .delay 1 (1,1,1) L_0x898568150/d;
L_0x8985681c0/d .functor NAND 1, L_0x898561ae0, L_0x898561b80, C4<1>, C4<1>;
L_0x8985681c0 .delay 1 (1,1,1) L_0x8985681c0/d;
L_0x898568230/d .functor NAND 1, L_0x898561ae0, L_0x898561c20, C4<1>, C4<1>;
L_0x898568230 .delay 1 (1,1,1) L_0x898568230/d;
L_0x8985682a0/d .functor NAND 1, L_0x898561b80, L_0x898561c20, C4<1>, C4<1>;
L_0x8985682a0 .delay 1 (1,1,1) L_0x8985682a0/d;
L_0x898568310/d .functor NAND 1, L_0x8985681c0, L_0x898568230, L_0x8985682a0, C4<1>;
L_0x898568310 .delay 1 (1,1,1) L_0x898568310/d;
v0x898406760_0 .net "Cin", 0 0, L_0x898561c20;  1 drivers
v0x898406800_0 .net "Cout", 0 0, L_0x898568310;  1 drivers
v0x8984068a0_0 .net "P", 0 0, L_0x8985680e0;  1 drivers
v0x898406940_0 .net "S", 0 0, L_0x898568150;  1 drivers
v0x8984069e0_0 .net "a", 0 0, L_0x898561ae0;  1 drivers
v0x898406a80_0 .net "b", 0 0, L_0x898561b80;  1 drivers
v0x898406b20_0 .net "naCin", 0 0, L_0x898568230;  1 drivers
v0x898406bc0_0 .net "nab", 0 0, L_0x8985681c0;  1 drivers
v0x898406c60_0 .net "nbCin", 0 0, L_0x8985682a0;  1 drivers
S_0x898408000 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93b00 .param/l "i" 1 6 21, +C4<011>;
S_0x898408180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898408000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcad80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcadc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898568380/d .functor XOR 1, L_0x898561cc0, L_0x898561d60, C4<0>, C4<0>;
L_0x898568380 .delay 1 (1,1,1) L_0x898568380/d;
L_0x8985683f0/d .functor XOR 1, L_0x898568380, L_0x898561e00, C4<0>, C4<0>;
L_0x8985683f0 .delay 1 (1,1,1) L_0x8985683f0/d;
L_0x898568460/d .functor NAND 1, L_0x898561cc0, L_0x898561d60, C4<1>, C4<1>;
L_0x898568460 .delay 1 (1,1,1) L_0x898568460/d;
L_0x8985684d0/d .functor NAND 1, L_0x898561cc0, L_0x898561e00, C4<1>, C4<1>;
L_0x8985684d0 .delay 1 (1,1,1) L_0x8985684d0/d;
L_0x898568540/d .functor NAND 1, L_0x898561d60, L_0x898561e00, C4<1>, C4<1>;
L_0x898568540 .delay 1 (1,1,1) L_0x898568540/d;
L_0x8985685b0/d .functor NAND 1, L_0x898568460, L_0x8985684d0, L_0x898568540, C4<1>;
L_0x8985685b0 .delay 1 (1,1,1) L_0x8985685b0/d;
v0x898406d00_0 .net "Cin", 0 0, L_0x898561e00;  1 drivers
v0x898406da0_0 .net "Cout", 0 0, L_0x8985685b0;  1 drivers
v0x898406e40_0 .net "P", 0 0, L_0x898568380;  1 drivers
v0x898406ee0_0 .net "S", 0 0, L_0x8985683f0;  1 drivers
v0x898406f80_0 .net "a", 0 0, L_0x898561cc0;  1 drivers
v0x898407020_0 .net "b", 0 0, L_0x898561d60;  1 drivers
v0x8984070c0_0 .net "naCin", 0 0, L_0x8985684d0;  1 drivers
v0x898407160_0 .net "nab", 0 0, L_0x898568460;  1 drivers
v0x898407200_0 .net "nbCin", 0 0, L_0x898568540;  1 drivers
S_0x898408300 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93b40 .param/l "i" 1 6 21, +C4<0100>;
S_0x898408480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898408300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcae00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcae40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898568620/d .functor XOR 1, L_0x898561ea0, L_0x898561f40, C4<0>, C4<0>;
L_0x898568620 .delay 1 (1,1,1) L_0x898568620/d;
L_0x898568690/d .functor XOR 1, L_0x898568620, L_0x898561fe0, C4<0>, C4<0>;
L_0x898568690 .delay 1 (1,1,1) L_0x898568690/d;
L_0x898568700/d .functor NAND 1, L_0x898561ea0, L_0x898561f40, C4<1>, C4<1>;
L_0x898568700 .delay 1 (1,1,1) L_0x898568700/d;
L_0x898568770/d .functor NAND 1, L_0x898561ea0, L_0x898561fe0, C4<1>, C4<1>;
L_0x898568770 .delay 1 (1,1,1) L_0x898568770/d;
L_0x8985687e0/d .functor NAND 1, L_0x898561f40, L_0x898561fe0, C4<1>, C4<1>;
L_0x8985687e0 .delay 1 (1,1,1) L_0x8985687e0/d;
L_0x898568850/d .functor NAND 1, L_0x898568700, L_0x898568770, L_0x8985687e0, C4<1>;
L_0x898568850 .delay 1 (1,1,1) L_0x898568850/d;
v0x8984072a0_0 .net "Cin", 0 0, L_0x898561fe0;  1 drivers
v0x898407340_0 .net "Cout", 0 0, L_0x898568850;  1 drivers
v0x8984073e0_0 .net "P", 0 0, L_0x898568620;  1 drivers
v0x898407480_0 .net "S", 0 0, L_0x898568690;  1 drivers
v0x898407520_0 .net "a", 0 0, L_0x898561ea0;  1 drivers
v0x8984075c0_0 .net "b", 0 0, L_0x898561f40;  1 drivers
v0x898407660_0 .net "naCin", 0 0, L_0x898568770;  1 drivers
v0x898407700_0 .net "nab", 0 0, L_0x898568700;  1 drivers
v0x8984077a0_0 .net "nbCin", 0 0, L_0x8985687e0;  1 drivers
S_0x898408600 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93bc0 .param/l "i" 1 6 21, +C4<0101>;
S_0x898408780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898408600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcae80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcaec0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985688c0/d .functor XOR 1, L_0x898562080, L_0x898562120, C4<0>, C4<0>;
L_0x8985688c0 .delay 1 (1,1,1) L_0x8985688c0/d;
L_0x898568930/d .functor XOR 1, L_0x8985688c0, L_0x8985621c0, C4<0>, C4<0>;
L_0x898568930 .delay 1 (1,1,1) L_0x898568930/d;
L_0x8985689a0/d .functor NAND 1, L_0x898562080, L_0x898562120, C4<1>, C4<1>;
L_0x8985689a0 .delay 1 (1,1,1) L_0x8985689a0/d;
L_0x898568a10/d .functor NAND 1, L_0x898562080, L_0x8985621c0, C4<1>, C4<1>;
L_0x898568a10 .delay 1 (1,1,1) L_0x898568a10/d;
L_0x898568a80/d .functor NAND 1, L_0x898562120, L_0x8985621c0, C4<1>, C4<1>;
L_0x898568a80 .delay 1 (1,1,1) L_0x898568a80/d;
L_0x898568af0/d .functor NAND 1, L_0x8985689a0, L_0x898568a10, L_0x898568a80, C4<1>;
L_0x898568af0 .delay 1 (1,1,1) L_0x898568af0/d;
v0x898407840_0 .net "Cin", 0 0, L_0x8985621c0;  1 drivers
v0x8984078e0_0 .net "Cout", 0 0, L_0x898568af0;  1 drivers
v0x898407980_0 .net "P", 0 0, L_0x8985688c0;  1 drivers
v0x898407a20_0 .net "S", 0 0, L_0x898568930;  1 drivers
v0x898407ac0_0 .net "a", 0 0, L_0x898562080;  1 drivers
v0x898407b60_0 .net "b", 0 0, L_0x898562120;  1 drivers
v0x898407c00_0 .net "naCin", 0 0, L_0x898568a10;  1 drivers
v0x898407ca0_0 .net "nab", 0 0, L_0x8985689a0;  1 drivers
v0x898407d40_0 .net "nbCin", 0 0, L_0x898568a80;  1 drivers
S_0x898408900 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93c00 .param/l "i" 1 6 21, +C4<0110>;
S_0x898408a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898408900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcaf00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcaf40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898568b60/d .functor XOR 1, L_0x898562260, L_0x898562300, C4<0>, C4<0>;
L_0x898568b60 .delay 1 (1,1,1) L_0x898568b60/d;
L_0x898568bd0/d .functor XOR 1, L_0x898568b60, L_0x898562440, C4<0>, C4<0>;
L_0x898568bd0 .delay 1 (1,1,1) L_0x898568bd0/d;
L_0x898568c40/d .functor NAND 1, L_0x898562260, L_0x898562300, C4<1>, C4<1>;
L_0x898568c40 .delay 1 (1,1,1) L_0x898568c40/d;
L_0x898568cb0/d .functor NAND 1, L_0x898562260, L_0x898562440, C4<1>, C4<1>;
L_0x898568cb0 .delay 1 (1,1,1) L_0x898568cb0/d;
L_0x898568d20/d .functor NAND 1, L_0x898562300, L_0x898562440, C4<1>, C4<1>;
L_0x898568d20 .delay 1 (1,1,1) L_0x898568d20/d;
L_0x898568d90/d .functor NAND 1, L_0x898568c40, L_0x898568cb0, L_0x898568d20, C4<1>;
L_0x898568d90 .delay 1 (1,1,1) L_0x898568d90/d;
v0x898407de0_0 .net "Cin", 0 0, L_0x898562440;  1 drivers
v0x898407e80_0 .net "Cout", 0 0, L_0x898568d90;  1 drivers
v0x898407f20_0 .net "P", 0 0, L_0x898568b60;  1 drivers
v0x89840c000_0 .net "S", 0 0, L_0x898568bd0;  1 drivers
v0x89840c0a0_0 .net "a", 0 0, L_0x898562260;  1 drivers
v0x89840c140_0 .net "b", 0 0, L_0x898562300;  1 drivers
v0x89840c1e0_0 .net "naCin", 0 0, L_0x898568cb0;  1 drivers
v0x89840c280_0 .net "nab", 0 0, L_0x898568c40;  1 drivers
v0x89840c320_0 .net "nbCin", 0 0, L_0x898568d20;  1 drivers
S_0x898408c00 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93c40 .param/l "i" 1 6 21, +C4<0111>;
S_0x898408d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898408c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcaf80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcafc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898568e00/d .functor XOR 1, L_0x8985624e0, L_0x898562580, C4<0>, C4<0>;
L_0x898568e00 .delay 1 (1,1,1) L_0x898568e00/d;
L_0x898568e70/d .functor XOR 1, L_0x898568e00, L_0x898562620, C4<0>, C4<0>;
L_0x898568e70 .delay 1 (1,1,1) L_0x898568e70/d;
L_0x898568ee0/d .functor NAND 1, L_0x8985624e0, L_0x898562580, C4<1>, C4<1>;
L_0x898568ee0 .delay 1 (1,1,1) L_0x898568ee0/d;
L_0x898568f50/d .functor NAND 1, L_0x8985624e0, L_0x898562620, C4<1>, C4<1>;
L_0x898568f50 .delay 1 (1,1,1) L_0x898568f50/d;
L_0x898568fc0/d .functor NAND 1, L_0x898562580, L_0x898562620, C4<1>, C4<1>;
L_0x898568fc0 .delay 1 (1,1,1) L_0x898568fc0/d;
L_0x898569030/d .functor NAND 1, L_0x898568ee0, L_0x898568f50, L_0x898568fc0, C4<1>;
L_0x898569030 .delay 1 (1,1,1) L_0x898569030/d;
v0x89840c3c0_0 .net "Cin", 0 0, L_0x898562620;  1 drivers
v0x89840c460_0 .net "Cout", 0 0, L_0x898569030;  1 drivers
v0x89840c500_0 .net "P", 0 0, L_0x898568e00;  1 drivers
v0x89840c5a0_0 .net "S", 0 0, L_0x898568e70;  1 drivers
v0x89840c640_0 .net "a", 0 0, L_0x8985624e0;  1 drivers
v0x89840c6e0_0 .net "b", 0 0, L_0x898562580;  1 drivers
v0x89840c780_0 .net "naCin", 0 0, L_0x898568f50;  1 drivers
v0x89840c820_0 .net "nab", 0 0, L_0x898568ee0;  1 drivers
v0x89840c8c0_0 .net "nbCin", 0 0, L_0x898568fc0;  1 drivers
S_0x898408f00 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93c80 .param/l "i" 1 6 21, +C4<01000>;
S_0x898409080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898408f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcb000 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcb040 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985690a0/d .functor XOR 1, L_0x8985623a0, L_0x8985626c0, C4<0>, C4<0>;
L_0x8985690a0 .delay 1 (1,1,1) L_0x8985690a0/d;
L_0x898569110/d .functor XOR 1, L_0x8985690a0, L_0x898562760, C4<0>, C4<0>;
L_0x898569110 .delay 1 (1,1,1) L_0x898569110/d;
L_0x898569180/d .functor NAND 1, L_0x8985623a0, L_0x8985626c0, C4<1>, C4<1>;
L_0x898569180 .delay 1 (1,1,1) L_0x898569180/d;
L_0x8985691f0/d .functor NAND 1, L_0x8985623a0, L_0x898562760, C4<1>, C4<1>;
L_0x8985691f0 .delay 1 (1,1,1) L_0x8985691f0/d;
L_0x898569260/d .functor NAND 1, L_0x8985626c0, L_0x898562760, C4<1>, C4<1>;
L_0x898569260 .delay 1 (1,1,1) L_0x898569260/d;
L_0x8985692d0/d .functor NAND 1, L_0x898569180, L_0x8985691f0, L_0x898569260, C4<1>;
L_0x8985692d0 .delay 1 (1,1,1) L_0x8985692d0/d;
v0x89840c960_0 .net "Cin", 0 0, L_0x898562760;  1 drivers
v0x89840ca00_0 .net "Cout", 0 0, L_0x8985692d0;  1 drivers
v0x89840caa0_0 .net "P", 0 0, L_0x8985690a0;  1 drivers
v0x89840cb40_0 .net "S", 0 0, L_0x898569110;  1 drivers
v0x89840cbe0_0 .net "a", 0 0, L_0x8985623a0;  1 drivers
v0x89840cc80_0 .net "b", 0 0, L_0x8985626c0;  1 drivers
v0x89840cd20_0 .net "naCin", 0 0, L_0x8985691f0;  1 drivers
v0x89840cdc0_0 .net "nab", 0 0, L_0x898569180;  1 drivers
v0x89840ce60_0 .net "nbCin", 0 0, L_0x898569260;  1 drivers
S_0x898409200 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93b80 .param/l "i" 1 6 21, +C4<01001>;
S_0x898409380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898409200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcb100 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcb140 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898569340/d .functor XOR 1, L_0x898562800, L_0x8985628a0, C4<0>, C4<0>;
L_0x898569340 .delay 1 (1,1,1) L_0x898569340/d;
L_0x8985693b0/d .functor XOR 1, L_0x898569340, L_0x898562940, C4<0>, C4<0>;
L_0x8985693b0 .delay 1 (1,1,1) L_0x8985693b0/d;
L_0x898569420/d .functor NAND 1, L_0x898562800, L_0x8985628a0, C4<1>, C4<1>;
L_0x898569420 .delay 1 (1,1,1) L_0x898569420/d;
L_0x898569490/d .functor NAND 1, L_0x898562800, L_0x898562940, C4<1>, C4<1>;
L_0x898569490 .delay 1 (1,1,1) L_0x898569490/d;
L_0x898569500/d .functor NAND 1, L_0x8985628a0, L_0x898562940, C4<1>, C4<1>;
L_0x898569500 .delay 1 (1,1,1) L_0x898569500/d;
L_0x898569570/d .functor NAND 1, L_0x898569420, L_0x898569490, L_0x898569500, C4<1>;
L_0x898569570 .delay 1 (1,1,1) L_0x898569570/d;
v0x89840cf00_0 .net "Cin", 0 0, L_0x898562940;  1 drivers
v0x89840cfa0_0 .net "Cout", 0 0, L_0x898569570;  1 drivers
v0x89840d040_0 .net "P", 0 0, L_0x898569340;  1 drivers
v0x89840d0e0_0 .net "S", 0 0, L_0x8985693b0;  1 drivers
v0x89840d180_0 .net "a", 0 0, L_0x898562800;  1 drivers
v0x89840d220_0 .net "b", 0 0, L_0x8985628a0;  1 drivers
v0x89840d2c0_0 .net "naCin", 0 0, L_0x898569490;  1 drivers
v0x89840d360_0 .net "nab", 0 0, L_0x898569420;  1 drivers
v0x89840d400_0 .net "nbCin", 0 0, L_0x898569500;  1 drivers
S_0x898409500 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93cc0 .param/l "i" 1 6 21, +C4<01010>;
S_0x898409680 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898409500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcb180 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcb1c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985695e0/d .functor XOR 1, L_0x8985629e0, L_0x898562a80, C4<0>, C4<0>;
L_0x8985695e0 .delay 1 (1,1,1) L_0x8985695e0/d;
L_0x898569650/d .functor XOR 1, L_0x8985695e0, L_0x898562b20, C4<0>, C4<0>;
L_0x898569650 .delay 1 (1,1,1) L_0x898569650/d;
L_0x8985696c0/d .functor NAND 1, L_0x8985629e0, L_0x898562a80, C4<1>, C4<1>;
L_0x8985696c0 .delay 1 (1,1,1) L_0x8985696c0/d;
L_0x898569730/d .functor NAND 1, L_0x8985629e0, L_0x898562b20, C4<1>, C4<1>;
L_0x898569730 .delay 1 (1,1,1) L_0x898569730/d;
L_0x8985697a0/d .functor NAND 1, L_0x898562a80, L_0x898562b20, C4<1>, C4<1>;
L_0x8985697a0 .delay 1 (1,1,1) L_0x8985697a0/d;
L_0x898569810/d .functor NAND 1, L_0x8985696c0, L_0x898569730, L_0x8985697a0, C4<1>;
L_0x898569810 .delay 1 (1,1,1) L_0x898569810/d;
v0x89840d4a0_0 .net "Cin", 0 0, L_0x898562b20;  1 drivers
v0x89840d540_0 .net "Cout", 0 0, L_0x898569810;  1 drivers
v0x89840d5e0_0 .net "P", 0 0, L_0x8985695e0;  1 drivers
v0x89840d680_0 .net "S", 0 0, L_0x898569650;  1 drivers
v0x89840d720_0 .net "a", 0 0, L_0x8985629e0;  1 drivers
v0x89840d7c0_0 .net "b", 0 0, L_0x898562a80;  1 drivers
v0x89840d860_0 .net "naCin", 0 0, L_0x898569730;  1 drivers
v0x89840d900_0 .net "nab", 0 0, L_0x8985696c0;  1 drivers
v0x89840d9a0_0 .net "nbCin", 0 0, L_0x8985697a0;  1 drivers
S_0x898409800 .scope generate, "adder[11]" "adder[11]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93d00 .param/l "i" 1 6 21, +C4<01011>;
S_0x898409980 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898409800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcb200 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcb240 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898569880/d .functor XOR 1, L_0x898562bc0, L_0x898562c60, C4<0>, C4<0>;
L_0x898569880 .delay 1 (1,1,1) L_0x898569880/d;
L_0x8985698f0/d .functor XOR 1, L_0x898569880, L_0x898562d00, C4<0>, C4<0>;
L_0x8985698f0 .delay 1 (1,1,1) L_0x8985698f0/d;
L_0x898569960/d .functor NAND 1, L_0x898562bc0, L_0x898562c60, C4<1>, C4<1>;
L_0x898569960 .delay 1 (1,1,1) L_0x898569960/d;
L_0x8985699d0/d .functor NAND 1, L_0x898562bc0, L_0x898562d00, C4<1>, C4<1>;
L_0x8985699d0 .delay 1 (1,1,1) L_0x8985699d0/d;
L_0x898569a40/d .functor NAND 1, L_0x898562c60, L_0x898562d00, C4<1>, C4<1>;
L_0x898569a40 .delay 1 (1,1,1) L_0x898569a40/d;
L_0x898569ab0/d .functor NAND 1, L_0x898569960, L_0x8985699d0, L_0x898569a40, C4<1>;
L_0x898569ab0 .delay 1 (1,1,1) L_0x898569ab0/d;
v0x89840da40_0 .net "Cin", 0 0, L_0x898562d00;  1 drivers
v0x89840dae0_0 .net "Cout", 0 0, L_0x898569ab0;  1 drivers
v0x89840db80_0 .net "P", 0 0, L_0x898569880;  1 drivers
v0x89840dc20_0 .net "S", 0 0, L_0x8985698f0;  1 drivers
v0x89840dcc0_0 .net "a", 0 0, L_0x898562bc0;  1 drivers
v0x89840dd60_0 .net "b", 0 0, L_0x898562c60;  1 drivers
v0x89840de00_0 .net "naCin", 0 0, L_0x8985699d0;  1 drivers
v0x89840dea0_0 .net "nab", 0 0, L_0x898569960;  1 drivers
v0x89840df40_0 .net "nbCin", 0 0, L_0x898569a40;  1 drivers
S_0x898409b00 .scope generate, "adder[12]" "adder[12]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93d40 .param/l "i" 1 6 21, +C4<01100>;
S_0x898409c80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898409b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcb280 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcb2c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898569b20/d .functor XOR 1, L_0x898562da0, L_0x898562e40, C4<0>, C4<0>;
L_0x898569b20 .delay 1 (1,1,1) L_0x898569b20/d;
L_0x898569b90/d .functor XOR 1, L_0x898569b20, L_0x898562ee0, C4<0>, C4<0>;
L_0x898569b90 .delay 1 (1,1,1) L_0x898569b90/d;
L_0x898569c00/d .functor NAND 1, L_0x898562da0, L_0x898562e40, C4<1>, C4<1>;
L_0x898569c00 .delay 1 (1,1,1) L_0x898569c00/d;
L_0x898569c70/d .functor NAND 1, L_0x898562da0, L_0x898562ee0, C4<1>, C4<1>;
L_0x898569c70 .delay 1 (1,1,1) L_0x898569c70/d;
L_0x898569ce0/d .functor NAND 1, L_0x898562e40, L_0x898562ee0, C4<1>, C4<1>;
L_0x898569ce0 .delay 1 (1,1,1) L_0x898569ce0/d;
L_0x898569d50/d .functor NAND 1, L_0x898569c00, L_0x898569c70, L_0x898569ce0, C4<1>;
L_0x898569d50 .delay 1 (1,1,1) L_0x898569d50/d;
v0x89840dfe0_0 .net "Cin", 0 0, L_0x898562ee0;  1 drivers
v0x89840e080_0 .net "Cout", 0 0, L_0x898569d50;  1 drivers
v0x89840e120_0 .net "P", 0 0, L_0x898569b20;  1 drivers
v0x89840e1c0_0 .net "S", 0 0, L_0x898569b90;  1 drivers
v0x89840e260_0 .net "a", 0 0, L_0x898562da0;  1 drivers
v0x89840e300_0 .net "b", 0 0, L_0x898562e40;  1 drivers
v0x89840e3a0_0 .net "naCin", 0 0, L_0x898569c70;  1 drivers
v0x89840e440_0 .net "nab", 0 0, L_0x898569c00;  1 drivers
v0x89840e4e0_0 .net "nbCin", 0 0, L_0x898569ce0;  1 drivers
S_0x898409e00 .scope generate, "adder[13]" "adder[13]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93d80 .param/l "i" 1 6 21, +C4<01101>;
S_0x898409f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898409e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcb300 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcb340 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898569dc0/d .functor XOR 1, L_0x898562f80, L_0x898563020, C4<0>, C4<0>;
L_0x898569dc0 .delay 1 (1,1,1) L_0x898569dc0/d;
L_0x898569e30/d .functor XOR 1, L_0x898569dc0, L_0x8985630c0, C4<0>, C4<0>;
L_0x898569e30 .delay 1 (1,1,1) L_0x898569e30/d;
L_0x898569ea0/d .functor NAND 1, L_0x898562f80, L_0x898563020, C4<1>, C4<1>;
L_0x898569ea0 .delay 1 (1,1,1) L_0x898569ea0/d;
L_0x898569f10/d .functor NAND 1, L_0x898562f80, L_0x8985630c0, C4<1>, C4<1>;
L_0x898569f10 .delay 1 (1,1,1) L_0x898569f10/d;
L_0x898569f80/d .functor NAND 1, L_0x898563020, L_0x8985630c0, C4<1>, C4<1>;
L_0x898569f80 .delay 1 (1,1,1) L_0x898569f80/d;
L_0x898569ff0/d .functor NAND 1, L_0x898569ea0, L_0x898569f10, L_0x898569f80, C4<1>;
L_0x898569ff0 .delay 1 (1,1,1) L_0x898569ff0/d;
v0x89840e580_0 .net "Cin", 0 0, L_0x8985630c0;  1 drivers
v0x89840e620_0 .net "Cout", 0 0, L_0x898569ff0;  1 drivers
v0x89840e6c0_0 .net "P", 0 0, L_0x898569dc0;  1 drivers
v0x89840e760_0 .net "S", 0 0, L_0x898569e30;  1 drivers
v0x89840e800_0 .net "a", 0 0, L_0x898562f80;  1 drivers
v0x89840e8a0_0 .net "b", 0 0, L_0x898563020;  1 drivers
v0x89840e940_0 .net "naCin", 0 0, L_0x898569f10;  1 drivers
v0x89840e9e0_0 .net "nab", 0 0, L_0x898569ea0;  1 drivers
v0x89840ea80_0 .net "nbCin", 0 0, L_0x898569f80;  1 drivers
S_0x89840a100 .scope generate, "adder[14]" "adder[14]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93dc0 .param/l "i" 1 6 21, +C4<01110>;
S_0x89840a280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x89840a100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcb380 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcb3c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89856a060/d .functor XOR 1, L_0x898563160, L_0x898563200, C4<0>, C4<0>;
L_0x89856a060 .delay 1 (1,1,1) L_0x89856a060/d;
L_0x89856a0d0/d .functor XOR 1, L_0x89856a060, L_0x8985632a0, C4<0>, C4<0>;
L_0x89856a0d0 .delay 1 (1,1,1) L_0x89856a0d0/d;
L_0x89856a140/d .functor NAND 1, L_0x898563160, L_0x898563200, C4<1>, C4<1>;
L_0x89856a140 .delay 1 (1,1,1) L_0x89856a140/d;
L_0x89856a1b0/d .functor NAND 1, L_0x898563160, L_0x8985632a0, C4<1>, C4<1>;
L_0x89856a1b0 .delay 1 (1,1,1) L_0x89856a1b0/d;
L_0x89856a220/d .functor NAND 1, L_0x898563200, L_0x8985632a0, C4<1>, C4<1>;
L_0x89856a220 .delay 1 (1,1,1) L_0x89856a220/d;
L_0x89856a290/d .functor NAND 1, L_0x89856a140, L_0x89856a1b0, L_0x89856a220, C4<1>;
L_0x89856a290 .delay 1 (1,1,1) L_0x89856a290/d;
v0x89840eb20_0 .net "Cin", 0 0, L_0x8985632a0;  1 drivers
v0x89840ebc0_0 .net "Cout", 0 0, L_0x89856a290;  1 drivers
v0x89840ec60_0 .net "P", 0 0, L_0x89856a060;  1 drivers
v0x89840ed00_0 .net "S", 0 0, L_0x89856a0d0;  1 drivers
v0x89840eda0_0 .net "a", 0 0, L_0x898563160;  1 drivers
v0x89840ee40_0 .net "b", 0 0, L_0x898563200;  1 drivers
v0x89840eee0_0 .net "naCin", 0 0, L_0x89856a1b0;  1 drivers
v0x89840ef80_0 .net "nab", 0 0, L_0x89856a140;  1 drivers
v0x89840f020_0 .net "nbCin", 0 0, L_0x89856a220;  1 drivers
S_0x89840a400 .scope generate, "adder[15]" "adder[15]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93e00 .param/l "i" 1 6 21, +C4<01111>;
S_0x89840a580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x89840a400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcb400 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcb440 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89856a300/d .functor XOR 1, L_0x898563340, L_0x8985633e0, C4<0>, C4<0>;
L_0x89856a300 .delay 1 (1,1,1) L_0x89856a300/d;
L_0x89856a370/d .functor XOR 1, L_0x89856a300, L_0x898563480, C4<0>, C4<0>;
L_0x89856a370 .delay 1 (1,1,1) L_0x89856a370/d;
L_0x89856a3e0/d .functor NAND 1, L_0x898563340, L_0x8985633e0, C4<1>, C4<1>;
L_0x89856a3e0 .delay 1 (1,1,1) L_0x89856a3e0/d;
L_0x89856a450/d .functor NAND 1, L_0x898563340, L_0x898563480, C4<1>, C4<1>;
L_0x89856a450 .delay 1 (1,1,1) L_0x89856a450/d;
L_0x89856a4c0/d .functor NAND 1, L_0x8985633e0, L_0x898563480, C4<1>, C4<1>;
L_0x89856a4c0 .delay 1 (1,1,1) L_0x89856a4c0/d;
L_0x89856a530/d .functor NAND 1, L_0x89856a3e0, L_0x89856a450, L_0x89856a4c0, C4<1>;
L_0x89856a530 .delay 1 (1,1,1) L_0x89856a530/d;
v0x89840f0c0_0 .net "Cin", 0 0, L_0x898563480;  1 drivers
v0x89840f160_0 .net "Cout", 0 0, L_0x89856a530;  1 drivers
v0x89840f200_0 .net "P", 0 0, L_0x89856a300;  1 drivers
v0x89840f2a0_0 .net "S", 0 0, L_0x89856a370;  1 drivers
v0x89840f340_0 .net "a", 0 0, L_0x898563340;  1 drivers
v0x89840f3e0_0 .net "b", 0 0, L_0x8985633e0;  1 drivers
v0x89840f480_0 .net "naCin", 0 0, L_0x89856a450;  1 drivers
v0x89840f520_0 .net "nab", 0 0, L_0x89856a3e0;  1 drivers
v0x89840f5c0_0 .net "nbCin", 0 0, L_0x89856a4c0;  1 drivers
S_0x89840a700 .scope generate, "adder[16]" "adder[16]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93e40 .param/l "i" 1 6 21, +C4<010000>;
S_0x89840a880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x89840a700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcb480 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcb4c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89856a5a0/d .functor XOR 1, L_0x898563520, L_0x8985635c0, C4<0>, C4<0>;
L_0x89856a5a0 .delay 1 (1,1,1) L_0x89856a5a0/d;
L_0x89856a610/d .functor XOR 1, L_0x89856a5a0, L_0x898563660, C4<0>, C4<0>;
L_0x89856a610 .delay 1 (1,1,1) L_0x89856a610/d;
L_0x89856a680/d .functor NAND 1, L_0x898563520, L_0x8985635c0, C4<1>, C4<1>;
L_0x89856a680 .delay 1 (1,1,1) L_0x89856a680/d;
L_0x89856a6f0/d .functor NAND 1, L_0x898563520, L_0x898563660, C4<1>, C4<1>;
L_0x89856a6f0 .delay 1 (1,1,1) L_0x89856a6f0/d;
L_0x89856a760/d .functor NAND 1, L_0x8985635c0, L_0x898563660, C4<1>, C4<1>;
L_0x89856a760 .delay 1 (1,1,1) L_0x89856a760/d;
L_0x89856a7d0/d .functor NAND 1, L_0x89856a680, L_0x89856a6f0, L_0x89856a760, C4<1>;
L_0x89856a7d0 .delay 1 (1,1,1) L_0x89856a7d0/d;
v0x89840f660_0 .net "Cin", 0 0, L_0x898563660;  1 drivers
v0x89840f700_0 .net "Cout", 0 0, L_0x89856a7d0;  1 drivers
v0x89840f7a0_0 .net "P", 0 0, L_0x89856a5a0;  1 drivers
v0x89840f840_0 .net "S", 0 0, L_0x89856a610;  1 drivers
v0x89840f8e0_0 .net "a", 0 0, L_0x898563520;  1 drivers
v0x89840f980_0 .net "b", 0 0, L_0x8985635c0;  1 drivers
v0x89840fa20_0 .net "naCin", 0 0, L_0x89856a6f0;  1 drivers
v0x89840fac0_0 .net "nab", 0 0, L_0x89856a680;  1 drivers
v0x89840fb60_0 .net "nbCin", 0 0, L_0x89856a760;  1 drivers
S_0x89840aa00 .scope generate, "adder[17]" "adder[17]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93e80 .param/l "i" 1 6 21, +C4<010001>;
S_0x89840ab80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x89840aa00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcb080 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcb0c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89856a840/d .functor XOR 1, L_0x898563700, L_0x8985637a0, C4<0>, C4<0>;
L_0x89856a840 .delay 1 (1,1,1) L_0x89856a840/d;
L_0x89856a8b0/d .functor XOR 1, L_0x89856a840, L_0x898563840, C4<0>, C4<0>;
L_0x89856a8b0 .delay 1 (1,1,1) L_0x89856a8b0/d;
L_0x89856a920/d .functor NAND 1, L_0x898563700, L_0x8985637a0, C4<1>, C4<1>;
L_0x89856a920 .delay 1 (1,1,1) L_0x89856a920/d;
L_0x89856a990/d .functor NAND 1, L_0x898563700, L_0x898563840, C4<1>, C4<1>;
L_0x89856a990 .delay 1 (1,1,1) L_0x89856a990/d;
L_0x89856aa00/d .functor NAND 1, L_0x8985637a0, L_0x898563840, C4<1>, C4<1>;
L_0x89856aa00 .delay 1 (1,1,1) L_0x89856aa00/d;
L_0x89856aa70/d .functor NAND 1, L_0x89856a920, L_0x89856a990, L_0x89856aa00, C4<1>;
L_0x89856aa70 .delay 1 (1,1,1) L_0x89856aa70/d;
v0x89840fc00_0 .net "Cin", 0 0, L_0x898563840;  1 drivers
v0x89840fca0_0 .net "Cout", 0 0, L_0x89856aa70;  1 drivers
v0x89840fd40_0 .net "P", 0 0, L_0x89856a840;  1 drivers
v0x89840fde0_0 .net "S", 0 0, L_0x89856a8b0;  1 drivers
v0x89840fe80_0 .net "a", 0 0, L_0x898563700;  1 drivers
v0x89840ff20_0 .net "b", 0 0, L_0x8985637a0;  1 drivers
v0x898420000_0 .net "naCin", 0 0, L_0x89856a990;  1 drivers
v0x8984200a0_0 .net "nab", 0 0, L_0x89856a920;  1 drivers
v0x898420140_0 .net "nbCin", 0 0, L_0x89856aa00;  1 drivers
S_0x89840ad00 .scope generate, "adder[18]" "adder[18]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93ec0 .param/l "i" 1 6 21, +C4<010010>;
S_0x89840ae80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x89840ad00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcb500 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcb540 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89856aae0/d .functor XOR 1, L_0x8985638e0, L_0x898563980, C4<0>, C4<0>;
L_0x89856aae0 .delay 1 (1,1,1) L_0x89856aae0/d;
L_0x89856ab50/d .functor XOR 1, L_0x89856aae0, L_0x898563a20, C4<0>, C4<0>;
L_0x89856ab50 .delay 1 (1,1,1) L_0x89856ab50/d;
L_0x89856abc0/d .functor NAND 1, L_0x8985638e0, L_0x898563980, C4<1>, C4<1>;
L_0x89856abc0 .delay 1 (1,1,1) L_0x89856abc0/d;
L_0x89856ac30/d .functor NAND 1, L_0x8985638e0, L_0x898563a20, C4<1>, C4<1>;
L_0x89856ac30 .delay 1 (1,1,1) L_0x89856ac30/d;
L_0x89856aca0/d .functor NAND 1, L_0x898563980, L_0x898563a20, C4<1>, C4<1>;
L_0x89856aca0 .delay 1 (1,1,1) L_0x89856aca0/d;
L_0x89856ad10/d .functor NAND 1, L_0x89856abc0, L_0x89856ac30, L_0x89856aca0, C4<1>;
L_0x89856ad10 .delay 1 (1,1,1) L_0x89856ad10/d;
v0x8984201e0_0 .net "Cin", 0 0, L_0x898563a20;  1 drivers
v0x898420280_0 .net "Cout", 0 0, L_0x89856ad10;  1 drivers
v0x898420320_0 .net "P", 0 0, L_0x89856aae0;  1 drivers
v0x8984203c0_0 .net "S", 0 0, L_0x89856ab50;  1 drivers
v0x898420460_0 .net "a", 0 0, L_0x8985638e0;  1 drivers
v0x898420500_0 .net "b", 0 0, L_0x898563980;  1 drivers
v0x8984205a0_0 .net "naCin", 0 0, L_0x89856ac30;  1 drivers
v0x898420640_0 .net "nab", 0 0, L_0x89856abc0;  1 drivers
v0x8984206e0_0 .net "nbCin", 0 0, L_0x89856aca0;  1 drivers
S_0x89840b000 .scope generate, "adder[19]" "adder[19]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93f00 .param/l "i" 1 6 21, +C4<010011>;
S_0x89840b180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x89840b000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcb580 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcb5c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89856ad80/d .functor XOR 1, L_0x898563ac0, L_0x898563b60, C4<0>, C4<0>;
L_0x89856ad80 .delay 1 (1,1,1) L_0x89856ad80/d;
L_0x89856adf0/d .functor XOR 1, L_0x89856ad80, L_0x898563c00, C4<0>, C4<0>;
L_0x89856adf0 .delay 1 (1,1,1) L_0x89856adf0/d;
L_0x89856ae60/d .functor NAND 1, L_0x898563ac0, L_0x898563b60, C4<1>, C4<1>;
L_0x89856ae60 .delay 1 (1,1,1) L_0x89856ae60/d;
L_0x89856aed0/d .functor NAND 1, L_0x898563ac0, L_0x898563c00, C4<1>, C4<1>;
L_0x89856aed0 .delay 1 (1,1,1) L_0x89856aed0/d;
L_0x89856af40/d .functor NAND 1, L_0x898563b60, L_0x898563c00, C4<1>, C4<1>;
L_0x89856af40 .delay 1 (1,1,1) L_0x89856af40/d;
L_0x89856afb0/d .functor NAND 1, L_0x89856ae60, L_0x89856aed0, L_0x89856af40, C4<1>;
L_0x89856afb0 .delay 1 (1,1,1) L_0x89856afb0/d;
v0x898420780_0 .net "Cin", 0 0, L_0x898563c00;  1 drivers
v0x898420820_0 .net "Cout", 0 0, L_0x89856afb0;  1 drivers
v0x8984208c0_0 .net "P", 0 0, L_0x89856ad80;  1 drivers
v0x898420960_0 .net "S", 0 0, L_0x89856adf0;  1 drivers
v0x898420a00_0 .net "a", 0 0, L_0x898563ac0;  1 drivers
v0x898420aa0_0 .net "b", 0 0, L_0x898563b60;  1 drivers
v0x898420b40_0 .net "naCin", 0 0, L_0x89856aed0;  1 drivers
v0x898420be0_0 .net "nab", 0 0, L_0x89856ae60;  1 drivers
v0x898420c80_0 .net "nbCin", 0 0, L_0x89856af40;  1 drivers
S_0x89840b300 .scope generate, "adder[20]" "adder[20]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93f40 .param/l "i" 1 6 21, +C4<010100>;
S_0x89840b480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x89840b300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcb600 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcb640 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89856b020/d .functor XOR 1, L_0x898563ca0, L_0x898563d40, C4<0>, C4<0>;
L_0x89856b020 .delay 1 (1,1,1) L_0x89856b020/d;
L_0x89856b090/d .functor XOR 1, L_0x89856b020, L_0x898563de0, C4<0>, C4<0>;
L_0x89856b090 .delay 1 (1,1,1) L_0x89856b090/d;
L_0x89856b100/d .functor NAND 1, L_0x898563ca0, L_0x898563d40, C4<1>, C4<1>;
L_0x89856b100 .delay 1 (1,1,1) L_0x89856b100/d;
L_0x89856b170/d .functor NAND 1, L_0x898563ca0, L_0x898563de0, C4<1>, C4<1>;
L_0x89856b170 .delay 1 (1,1,1) L_0x89856b170/d;
L_0x89856b1e0/d .functor NAND 1, L_0x898563d40, L_0x898563de0, C4<1>, C4<1>;
L_0x89856b1e0 .delay 1 (1,1,1) L_0x89856b1e0/d;
L_0x89856b250/d .functor NAND 1, L_0x89856b100, L_0x89856b170, L_0x89856b1e0, C4<1>;
L_0x89856b250 .delay 1 (1,1,1) L_0x89856b250/d;
v0x898420d20_0 .net "Cin", 0 0, L_0x898563de0;  1 drivers
v0x898420dc0_0 .net "Cout", 0 0, L_0x89856b250;  1 drivers
v0x898420e60_0 .net "P", 0 0, L_0x89856b020;  1 drivers
v0x898420f00_0 .net "S", 0 0, L_0x89856b090;  1 drivers
v0x898420fa0_0 .net "a", 0 0, L_0x898563ca0;  1 drivers
v0x898421040_0 .net "b", 0 0, L_0x898563d40;  1 drivers
v0x8984210e0_0 .net "naCin", 0 0, L_0x89856b170;  1 drivers
v0x898421180_0 .net "nab", 0 0, L_0x89856b100;  1 drivers
v0x898421220_0 .net "nbCin", 0 0, L_0x89856b1e0;  1 drivers
S_0x89840b600 .scope generate, "adder[21]" "adder[21]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93f80 .param/l "i" 1 6 21, +C4<010101>;
S_0x89840b780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x89840b600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcb680 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcb6c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89856b2c0/d .functor XOR 1, L_0x898563e80, L_0x898563f20, C4<0>, C4<0>;
L_0x89856b2c0 .delay 1 (1,1,1) L_0x89856b2c0/d;
L_0x89856b330/d .functor XOR 1, L_0x89856b2c0, L_0x898574000, C4<0>, C4<0>;
L_0x89856b330 .delay 1 (1,1,1) L_0x89856b330/d;
L_0x89856b3a0/d .functor NAND 1, L_0x898563e80, L_0x898563f20, C4<1>, C4<1>;
L_0x89856b3a0 .delay 1 (1,1,1) L_0x89856b3a0/d;
L_0x89856b410/d .functor NAND 1, L_0x898563e80, L_0x898574000, C4<1>, C4<1>;
L_0x89856b410 .delay 1 (1,1,1) L_0x89856b410/d;
L_0x89856b480/d .functor NAND 1, L_0x898563f20, L_0x898574000, C4<1>, C4<1>;
L_0x89856b480 .delay 1 (1,1,1) L_0x89856b480/d;
L_0x89856b4f0/d .functor NAND 1, L_0x89856b3a0, L_0x89856b410, L_0x89856b480, C4<1>;
L_0x89856b4f0 .delay 1 (1,1,1) L_0x89856b4f0/d;
v0x8984212c0_0 .net "Cin", 0 0, L_0x898574000;  1 drivers
v0x898421360_0 .net "Cout", 0 0, L_0x89856b4f0;  1 drivers
v0x898421400_0 .net "P", 0 0, L_0x89856b2c0;  1 drivers
v0x8984214a0_0 .net "S", 0 0, L_0x89856b330;  1 drivers
v0x898421540_0 .net "a", 0 0, L_0x898563e80;  1 drivers
v0x8984215e0_0 .net "b", 0 0, L_0x898563f20;  1 drivers
v0x898421680_0 .net "naCin", 0 0, L_0x89856b410;  1 drivers
v0x898421720_0 .net "nab", 0 0, L_0x89856b3a0;  1 drivers
v0x8984217c0_0 .net "nbCin", 0 0, L_0x89856b480;  1 drivers
S_0x89840b900 .scope generate, "adder[22]" "adder[22]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b93fc0 .param/l "i" 1 6 21, +C4<010110>;
S_0x89840ba80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x89840b900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcb700 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcb740 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89856b560/d .functor XOR 1, L_0x8985740a0, L_0x898574140, C4<0>, C4<0>;
L_0x89856b560 .delay 1 (1,1,1) L_0x89856b560/d;
L_0x89856b5d0/d .functor XOR 1, L_0x89856b560, L_0x8985741e0, C4<0>, C4<0>;
L_0x89856b5d0 .delay 1 (1,1,1) L_0x89856b5d0/d;
L_0x89856b640/d .functor NAND 1, L_0x8985740a0, L_0x898574140, C4<1>, C4<1>;
L_0x89856b640 .delay 1 (1,1,1) L_0x89856b640/d;
L_0x89856b6b0/d .functor NAND 1, L_0x8985740a0, L_0x8985741e0, C4<1>, C4<1>;
L_0x89856b6b0 .delay 1 (1,1,1) L_0x89856b6b0/d;
L_0x89856b720/d .functor NAND 1, L_0x898574140, L_0x8985741e0, C4<1>, C4<1>;
L_0x89856b720 .delay 1 (1,1,1) L_0x89856b720/d;
L_0x89856b790/d .functor NAND 1, L_0x89856b640, L_0x89856b6b0, L_0x89856b720, C4<1>;
L_0x89856b790 .delay 1 (1,1,1) L_0x89856b790/d;
v0x898421860_0 .net "Cin", 0 0, L_0x8985741e0;  1 drivers
v0x898421900_0 .net "Cout", 0 0, L_0x89856b790;  1 drivers
v0x8984219a0_0 .net "P", 0 0, L_0x89856b560;  1 drivers
v0x898421a40_0 .net "S", 0 0, L_0x89856b5d0;  1 drivers
v0x898421ae0_0 .net "a", 0 0, L_0x8985740a0;  1 drivers
v0x898421b80_0 .net "b", 0 0, L_0x898574140;  1 drivers
v0x898421c20_0 .net "naCin", 0 0, L_0x89856b6b0;  1 drivers
v0x898421cc0_0 .net "nab", 0 0, L_0x89856b640;  1 drivers
v0x898421d60_0 .net "nbCin", 0 0, L_0x89856b720;  1 drivers
S_0x89840bc00 .scope generate, "adder[23]" "adder[23]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898b13cc0 .param/l "i" 1 6 21, +C4<010111>;
S_0x89840bd80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x89840bc00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcb780 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcb7c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89856b800/d .functor XOR 1, L_0x898574280, L_0x898574320, C4<0>, C4<0>;
L_0x89856b800 .delay 1 (1,1,1) L_0x89856b800/d;
L_0x89856b870/d .functor XOR 1, L_0x89856b800, L_0x8985743c0, C4<0>, C4<0>;
L_0x89856b870 .delay 1 (1,1,1) L_0x89856b870/d;
L_0x89856b8e0/d .functor NAND 1, L_0x898574280, L_0x898574320, C4<1>, C4<1>;
L_0x89856b8e0 .delay 1 (1,1,1) L_0x89856b8e0/d;
L_0x89856b950/d .functor NAND 1, L_0x898574280, L_0x8985743c0, C4<1>, C4<1>;
L_0x89856b950 .delay 1 (1,1,1) L_0x89856b950/d;
L_0x89856b9c0/d .functor NAND 1, L_0x898574320, L_0x8985743c0, C4<1>, C4<1>;
L_0x89856b9c0 .delay 1 (1,1,1) L_0x89856b9c0/d;
L_0x89856ba30/d .functor NAND 1, L_0x89856b8e0, L_0x89856b950, L_0x89856b9c0, C4<1>;
L_0x89856ba30 .delay 1 (1,1,1) L_0x89856ba30/d;
v0x898421e00_0 .net "Cin", 0 0, L_0x8985743c0;  1 drivers
v0x898421ea0_0 .net "Cout", 0 0, L_0x89856ba30;  1 drivers
v0x898421f40_0 .net "P", 0 0, L_0x89856b800;  1 drivers
v0x898421fe0_0 .net "S", 0 0, L_0x89856b870;  1 drivers
v0x898422080_0 .net "a", 0 0, L_0x898574280;  1 drivers
v0x898422120_0 .net "b", 0 0, L_0x898574320;  1 drivers
v0x8984221c0_0 .net "naCin", 0 0, L_0x89856b950;  1 drivers
v0x898422260_0 .net "nab", 0 0, L_0x89856b8e0;  1 drivers
v0x898422300_0 .net "nbCin", 0 0, L_0x89856b9c0;  1 drivers
S_0x898424000 .scope generate, "adder[24]" "adder[24]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898428000 .param/l "i" 1 6 21, +C4<011000>;
S_0x898424180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898424000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcb800 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcb840 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89856baa0/d .functor XOR 1, L_0x898574460, L_0x898574500, C4<0>, C4<0>;
L_0x89856baa0 .delay 1 (1,1,1) L_0x89856baa0/d;
L_0x89856bb10/d .functor XOR 1, L_0x89856baa0, L_0x8985745a0, C4<0>, C4<0>;
L_0x89856bb10 .delay 1 (1,1,1) L_0x89856bb10/d;
L_0x89856bb80/d .functor NAND 1, L_0x898574460, L_0x898574500, C4<1>, C4<1>;
L_0x89856bb80 .delay 1 (1,1,1) L_0x89856bb80/d;
L_0x89856bbf0/d .functor NAND 1, L_0x898574460, L_0x8985745a0, C4<1>, C4<1>;
L_0x89856bbf0 .delay 1 (1,1,1) L_0x89856bbf0/d;
L_0x89856bc60/d .functor NAND 1, L_0x898574500, L_0x8985745a0, C4<1>, C4<1>;
L_0x89856bc60 .delay 1 (1,1,1) L_0x89856bc60/d;
L_0x89856bcd0/d .functor NAND 1, L_0x89856bb80, L_0x89856bbf0, L_0x89856bc60, C4<1>;
L_0x89856bcd0 .delay 1 (1,1,1) L_0x89856bcd0/d;
v0x8984223a0_0 .net "Cin", 0 0, L_0x8985745a0;  1 drivers
v0x898422440_0 .net "Cout", 0 0, L_0x89856bcd0;  1 drivers
v0x8984224e0_0 .net "P", 0 0, L_0x89856baa0;  1 drivers
v0x898422580_0 .net "S", 0 0, L_0x89856bb10;  1 drivers
v0x898422620_0 .net "a", 0 0, L_0x898574460;  1 drivers
v0x8984226c0_0 .net "b", 0 0, L_0x898574500;  1 drivers
v0x898422760_0 .net "naCin", 0 0, L_0x89856bbf0;  1 drivers
v0x898422800_0 .net "nab", 0 0, L_0x89856bb80;  1 drivers
v0x8984228a0_0 .net "nbCin", 0 0, L_0x89856bc60;  1 drivers
S_0x898424300 .scope generate, "adder[25]" "adder[25]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898428040 .param/l "i" 1 6 21, +C4<011001>;
S_0x898424480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898424300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcb880 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcb8c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89856bd40/d .functor XOR 1, L_0x898574640, L_0x8985746e0, C4<0>, C4<0>;
L_0x89856bd40 .delay 1 (1,1,1) L_0x89856bd40/d;
L_0x89856bdb0/d .functor XOR 1, L_0x89856bd40, L_0x898574780, C4<0>, C4<0>;
L_0x89856bdb0 .delay 1 (1,1,1) L_0x89856bdb0/d;
L_0x89856be20/d .functor NAND 1, L_0x898574640, L_0x8985746e0, C4<1>, C4<1>;
L_0x89856be20 .delay 1 (1,1,1) L_0x89856be20/d;
L_0x89856be90/d .functor NAND 1, L_0x898574640, L_0x898574780, C4<1>, C4<1>;
L_0x89856be90 .delay 1 (1,1,1) L_0x89856be90/d;
L_0x89856bf00/d .functor NAND 1, L_0x8985746e0, L_0x898574780, C4<1>, C4<1>;
L_0x89856bf00 .delay 1 (1,1,1) L_0x89856bf00/d;
L_0x89856bf70/d .functor NAND 1, L_0x89856be20, L_0x89856be90, L_0x89856bf00, C4<1>;
L_0x89856bf70 .delay 1 (1,1,1) L_0x89856bf70/d;
v0x898422940_0 .net "Cin", 0 0, L_0x898574780;  1 drivers
v0x8984229e0_0 .net "Cout", 0 0, L_0x89856bf70;  1 drivers
v0x898422a80_0 .net "P", 0 0, L_0x89856bd40;  1 drivers
v0x898422b20_0 .net "S", 0 0, L_0x89856bdb0;  1 drivers
v0x898422bc0_0 .net "a", 0 0, L_0x898574640;  1 drivers
v0x898422c60_0 .net "b", 0 0, L_0x8985746e0;  1 drivers
v0x898422d00_0 .net "naCin", 0 0, L_0x89856be90;  1 drivers
v0x898422da0_0 .net "nab", 0 0, L_0x89856be20;  1 drivers
v0x898422e40_0 .net "nbCin", 0 0, L_0x89856bf00;  1 drivers
S_0x898424600 .scope generate, "adder[26]" "adder[26]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898428080 .param/l "i" 1 6 21, +C4<011010>;
S_0x898424780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898424600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcb900 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcb940 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898578000/d .functor XOR 1, L_0x898574820, L_0x8985748c0, C4<0>, C4<0>;
L_0x898578000 .delay 1 (1,1,1) L_0x898578000/d;
L_0x898578070/d .functor XOR 1, L_0x898578000, L_0x898574960, C4<0>, C4<0>;
L_0x898578070 .delay 1 (1,1,1) L_0x898578070/d;
L_0x8985780e0/d .functor NAND 1, L_0x898574820, L_0x8985748c0, C4<1>, C4<1>;
L_0x8985780e0 .delay 1 (1,1,1) L_0x8985780e0/d;
L_0x898578150/d .functor NAND 1, L_0x898574820, L_0x898574960, C4<1>, C4<1>;
L_0x898578150 .delay 1 (1,1,1) L_0x898578150/d;
L_0x8985781c0/d .functor NAND 1, L_0x8985748c0, L_0x898574960, C4<1>, C4<1>;
L_0x8985781c0 .delay 1 (1,1,1) L_0x8985781c0/d;
L_0x898578230/d .functor NAND 1, L_0x8985780e0, L_0x898578150, L_0x8985781c0, C4<1>;
L_0x898578230 .delay 1 (1,1,1) L_0x898578230/d;
v0x898422ee0_0 .net "Cin", 0 0, L_0x898574960;  1 drivers
v0x898422f80_0 .net "Cout", 0 0, L_0x898578230;  1 drivers
v0x898423020_0 .net "P", 0 0, L_0x898578000;  1 drivers
v0x8984230c0_0 .net "S", 0 0, L_0x898578070;  1 drivers
v0x898423160_0 .net "a", 0 0, L_0x898574820;  1 drivers
v0x898423200_0 .net "b", 0 0, L_0x8985748c0;  1 drivers
v0x8984232a0_0 .net "naCin", 0 0, L_0x898578150;  1 drivers
v0x898423340_0 .net "nab", 0 0, L_0x8985780e0;  1 drivers
v0x8984233e0_0 .net "nbCin", 0 0, L_0x8985781c0;  1 drivers
S_0x898424900 .scope generate, "adder[27]" "adder[27]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x8984280c0 .param/l "i" 1 6 21, +C4<011011>;
S_0x898424a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898424900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcb980 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcb9c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985782a0/d .functor XOR 1, L_0x898574a00, L_0x898574aa0, C4<0>, C4<0>;
L_0x8985782a0 .delay 1 (1,1,1) L_0x8985782a0/d;
L_0x898578310/d .functor XOR 1, L_0x8985782a0, L_0x898574b40, C4<0>, C4<0>;
L_0x898578310 .delay 1 (1,1,1) L_0x898578310/d;
L_0x898578380/d .functor NAND 1, L_0x898574a00, L_0x898574aa0, C4<1>, C4<1>;
L_0x898578380 .delay 1 (1,1,1) L_0x898578380/d;
L_0x8985783f0/d .functor NAND 1, L_0x898574a00, L_0x898574b40, C4<1>, C4<1>;
L_0x8985783f0 .delay 1 (1,1,1) L_0x8985783f0/d;
L_0x898578460/d .functor NAND 1, L_0x898574aa0, L_0x898574b40, C4<1>, C4<1>;
L_0x898578460 .delay 1 (1,1,1) L_0x898578460/d;
L_0x8985784d0/d .functor NAND 1, L_0x898578380, L_0x8985783f0, L_0x898578460, C4<1>;
L_0x8985784d0 .delay 1 (1,1,1) L_0x8985784d0/d;
v0x898423480_0 .net "Cin", 0 0, L_0x898574b40;  1 drivers
v0x898423520_0 .net "Cout", 0 0, L_0x8985784d0;  1 drivers
v0x8984235c0_0 .net "P", 0 0, L_0x8985782a0;  1 drivers
v0x898423660_0 .net "S", 0 0, L_0x898578310;  1 drivers
v0x898423700_0 .net "a", 0 0, L_0x898574a00;  1 drivers
v0x8984237a0_0 .net "b", 0 0, L_0x898574aa0;  1 drivers
v0x898423840_0 .net "naCin", 0 0, L_0x8985783f0;  1 drivers
v0x8984238e0_0 .net "nab", 0 0, L_0x898578380;  1 drivers
v0x898423980_0 .net "nbCin", 0 0, L_0x898578460;  1 drivers
S_0x898424c00 .scope generate, "adder[28]" "adder[28]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898428100 .param/l "i" 1 6 21, +C4<011100>;
S_0x898424d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898424c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcba00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcba40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898578540/d .functor XOR 1, L_0x898574be0, L_0x898574c80, C4<0>, C4<0>;
L_0x898578540 .delay 1 (1,1,1) L_0x898578540/d;
L_0x8985785b0/d .functor XOR 1, L_0x898578540, L_0x898574d20, C4<0>, C4<0>;
L_0x8985785b0 .delay 1 (1,1,1) L_0x8985785b0/d;
L_0x898578620/d .functor NAND 1, L_0x898574be0, L_0x898574c80, C4<1>, C4<1>;
L_0x898578620 .delay 1 (1,1,1) L_0x898578620/d;
L_0x898578690/d .functor NAND 1, L_0x898574be0, L_0x898574d20, C4<1>, C4<1>;
L_0x898578690 .delay 1 (1,1,1) L_0x898578690/d;
L_0x898578700/d .functor NAND 1, L_0x898574c80, L_0x898574d20, C4<1>, C4<1>;
L_0x898578700 .delay 1 (1,1,1) L_0x898578700/d;
L_0x898578770/d .functor NAND 1, L_0x898578620, L_0x898578690, L_0x898578700, C4<1>;
L_0x898578770 .delay 1 (1,1,1) L_0x898578770/d;
v0x898423a20_0 .net "Cin", 0 0, L_0x898574d20;  1 drivers
v0x898423ac0_0 .net "Cout", 0 0, L_0x898578770;  1 drivers
v0x898423b60_0 .net "P", 0 0, L_0x898578540;  1 drivers
v0x898423c00_0 .net "S", 0 0, L_0x8985785b0;  1 drivers
v0x898423ca0_0 .net "a", 0 0, L_0x898574be0;  1 drivers
v0x898423d40_0 .net "b", 0 0, L_0x898574c80;  1 drivers
v0x898423de0_0 .net "naCin", 0 0, L_0x898578690;  1 drivers
v0x898423e80_0 .net "nab", 0 0, L_0x898578620;  1 drivers
v0x898423f20_0 .net "nbCin", 0 0, L_0x898578700;  1 drivers
S_0x898424f00 .scope generate, "adder[29]" "adder[29]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898428140 .param/l "i" 1 6 21, +C4<011101>;
S_0x898425080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898424f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcba80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcbac0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985787e0/d .functor XOR 1, L_0x898574dc0, L_0x898574e60, C4<0>, C4<0>;
L_0x8985787e0 .delay 1 (1,1,1) L_0x8985787e0/d;
L_0x898578850/d .functor XOR 1, L_0x8985787e0, L_0x898574f00, C4<0>, C4<0>;
L_0x898578850 .delay 1 (1,1,1) L_0x898578850/d;
L_0x8985788c0/d .functor NAND 1, L_0x898574dc0, L_0x898574e60, C4<1>, C4<1>;
L_0x8985788c0 .delay 1 (1,1,1) L_0x8985788c0/d;
L_0x898578930/d .functor NAND 1, L_0x898574dc0, L_0x898574f00, C4<1>, C4<1>;
L_0x898578930 .delay 1 (1,1,1) L_0x898578930/d;
L_0x8985789a0/d .functor NAND 1, L_0x898574e60, L_0x898574f00, C4<1>, C4<1>;
L_0x8985789a0 .delay 1 (1,1,1) L_0x8985789a0/d;
L_0x898578a10/d .functor NAND 1, L_0x8985788c0, L_0x898578930, L_0x8985789a0, C4<1>;
L_0x898578a10 .delay 1 (1,1,1) L_0x898578a10/d;
v0x89842c000_0 .net "Cin", 0 0, L_0x898574f00;  1 drivers
v0x89842c0a0_0 .net "Cout", 0 0, L_0x898578a10;  1 drivers
v0x89842c140_0 .net "P", 0 0, L_0x8985787e0;  1 drivers
v0x89842c1e0_0 .net "S", 0 0, L_0x898578850;  1 drivers
v0x89842c280_0 .net "a", 0 0, L_0x898574dc0;  1 drivers
v0x89842c320_0 .net "b", 0 0, L_0x898574e60;  1 drivers
v0x89842c3c0_0 .net "naCin", 0 0, L_0x898578930;  1 drivers
v0x89842c460_0 .net "nab", 0 0, L_0x8985788c0;  1 drivers
v0x89842c500_0 .net "nbCin", 0 0, L_0x8985789a0;  1 drivers
S_0x898425200 .scope generate, "adder[30]" "adder[30]" 6 21, 6 21 0, S_0x898bff780;
 .timescale -9 -9;
P_0x898428180 .param/l "i" 1 6 21, +C4<011110>;
S_0x898425380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898425200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcbb00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcbb40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898578a80/d .functor XOR 1, L_0x898574fa0, L_0x898575040, C4<0>, C4<0>;
L_0x898578a80 .delay 1 (1,1,1) L_0x898578a80/d;
L_0x898578af0/d .functor XOR 1, L_0x898578a80, L_0x8985750e0, C4<0>, C4<0>;
L_0x898578af0 .delay 1 (1,1,1) L_0x898578af0/d;
L_0x898578b60/d .functor NAND 1, L_0x898574fa0, L_0x898575040, C4<1>, C4<1>;
L_0x898578b60 .delay 1 (1,1,1) L_0x898578b60/d;
L_0x898578bd0/d .functor NAND 1, L_0x898574fa0, L_0x8985750e0, C4<1>, C4<1>;
L_0x898578bd0 .delay 1 (1,1,1) L_0x898578bd0/d;
L_0x898578c40/d .functor NAND 1, L_0x898575040, L_0x8985750e0, C4<1>, C4<1>;
L_0x898578c40 .delay 1 (1,1,1) L_0x898578c40/d;
L_0x898578cb0/d .functor NAND 1, L_0x898578b60, L_0x898578bd0, L_0x898578c40, C4<1>;
L_0x898578cb0 .delay 1 (1,1,1) L_0x898578cb0/d;
v0x89842c5a0_0 .net "Cin", 0 0, L_0x8985750e0;  1 drivers
v0x89842c640_0 .net "Cout", 0 0, L_0x898578cb0;  1 drivers
v0x89842c6e0_0 .net "P", 0 0, L_0x898578a80;  1 drivers
v0x89842c780_0 .net "S", 0 0, L_0x898578af0;  1 drivers
v0x89842c820_0 .net "a", 0 0, L_0x898574fa0;  1 drivers
v0x89842c8c0_0 .net "b", 0 0, L_0x898575040;  1 drivers
v0x89842c960_0 .net "naCin", 0 0, L_0x898578bd0;  1 drivers
v0x89842ca00_0 .net "nab", 0 0, L_0x898578b60;  1 drivers
v0x89842caa0_0 .net "nbCin", 0 0, L_0x898578c40;  1 drivers
S_0x898425500 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898bff780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcbb80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcbbc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898578d20/d .functor XOR 1, L_0x898575180, L_0x898575220, C4<0>, C4<0>;
L_0x898578d20 .delay 1 (1,1,1) L_0x898578d20/d;
L_0x898578d90/d .functor XOR 1, L_0x898578d20, v0x89842dea0_0, C4<0>, C4<0>;
L_0x898578d90 .delay 1 (1,1,1) L_0x898578d90/d;
L_0x898578e00/d .functor NAND 1, L_0x898575180, L_0x898575220, C4<1>, C4<1>;
L_0x898578e00 .delay 1 (1,1,1) L_0x898578e00/d;
L_0x898578e70/d .functor NAND 1, L_0x898575180, v0x89842dea0_0, C4<1>, C4<1>;
L_0x898578e70 .delay 1 (1,1,1) L_0x898578e70/d;
L_0x898578ee0/d .functor NAND 1, L_0x898575220, v0x89842dea0_0, C4<1>, C4<1>;
L_0x898578ee0 .delay 1 (1,1,1) L_0x898578ee0/d;
L_0x898578f50/d .functor NAND 1, L_0x898578e00, L_0x898578e70, L_0x898578ee0, C4<1>;
L_0x898578f50 .delay 1 (1,1,1) L_0x898578f50/d;
v0x89842cb40_0 .net "Cin", 0 0, v0x89842dea0_0;  alias, 1 drivers
v0x89842cbe0_0 .net "Cout", 0 0, L_0x898578f50;  1 drivers
v0x89842cc80_0 .net "P", 0 0, L_0x898578d20;  1 drivers
v0x89842cd20_0 .net "S", 0 0, L_0x898578d90;  1 drivers
v0x89842cdc0_0 .net "a", 0 0, L_0x898575180;  1 drivers
v0x89842ce60_0 .net "b", 0 0, L_0x898575220;  1 drivers
v0x89842cf00_0 .net "naCin", 0 0, L_0x898578e70;  1 drivers
v0x89842cfa0_0 .net "nab", 0 0, L_0x898578e00;  1 drivers
v0x89842d040_0 .net "nbCin", 0 0, L_0x898578ee0;  1 drivers
S_0x898425680 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898bff300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
P_0x898428280 .param/l "N" 0 8 4, +C4<00000000000000000000000000100000>;
v0x89842db80_0 .net "clk", 0 0, v0x89842e120_0;  alias, 1 drivers
v0x89842dc20_0 .net "in", 31 0, L_0x899795f40;  1 drivers
v0x89842dcc0_0 .var "out", 31 0;
E_0x899701bc0 .event posedge, v0x89842da40_0;
S_0x898425800 .scope generate, "WIDTH_TEST[32]" "WIDTH_TEST[32]" 3 23, 3 23 0, S_0x1035aa990;
 .timescale -9 -9;
P_0x898428440 .param/l "w" 1 3 23, +C4<0100000>;
v0x8984466c0_0 .var "A", 31 0;
v0x898446760_0 .var "B", 31 0;
v0x898446800_0 .var "Cin", 0 0;
v0x8984468a0_0 .net "Cout", 0 0, L_0x89858cf00;  1 drivers
v0x898446940_0 .net "P", 31 0, L_0x899796080;  1 drivers
v0x8984469e0_0 .net "S", 31 0, L_0x898a7fb60;  1 drivers
v0x898446a80_0 .var "clk", 0 0;
v0x898446b20_0 .var "expected_sum", 32 0;
v0x898446bc0_0 .net "out", 32 0, v0x898446620_0;  1 drivers
L_0x8997961c0 .concat [ 32 1 0 0], L_0x898a7fb60, L_0x89858cf00;
S_0x898425980 .scope module, "dut" "DRCA" 3 35, 4 7 0, S_0x898425800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /INPUT 1 "Cin";
    .port_info 5 /OUTPUT 1 "Cout";
    .port_info 6 /OUTPUT 32 "P";
    .port_info 7 /OUTPUT 32 "S";
P_0x898428480 .param/l "N" 0 4 7, +C4<00000000000000000000000000100000>;
L_0x8985864c0 .functor NOT 1, v0x898446a80_0, C4<0>, C4<0>, C4<0>;
L_0x898cbc8c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x898586530 .functor AND 1, L_0x8985864c0, L_0x898cbc8c8, C4<1>, C4<1>;
v0x898445ea0_0 .net "A", 31 0, v0x8984466c0_0;  1 drivers
v0x898445f40_0 .net "B", 31 0, v0x898446760_0;  1 drivers
v0x898445fe0_0 .net "Cin", 0 0, v0x898446800_0;  1 drivers
v0x898446080_0 .net "Cout", 0 0, L_0x89858cf00;  alias, 1 drivers
v0x898446120_0 .net "P", 31 0, L_0x899796080;  alias, 1 drivers
v0x8984461c0_0 .net "RCA_sum", 31 0, L_0x899796120;  1 drivers
v0x898446260_0 .net "S", 31 0, L_0x898a7fb60;  alias, 1 drivers
v0x898446300_0 .net *"_ivl_0", 0 0, L_0x8985864c0;  1 drivers
v0x8984463a0_0 .net "clk", 0 0, v0x898446a80_0;  1 drivers
v0x898446440_0 .net "enable", 0 0, L_0x898cbc8c8;  1 drivers
S_0x898425b00 .scope module, "control_logic" "buffer" 4 22, 5 4 0, S_0x898425980;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
    .port_info 2 /INPUT 1 "control";
P_0x898428500 .param/l "N" 0 5 4, +C4<00000000000000000000000000100000>;
o0x898c8bdc0 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x89842e300_0 name=_ivl_0
v0x89842e3a0_0 .net "control", 0 0, L_0x898586530;  1 drivers
v0x89842e440_0 .net "in", 31 0, L_0x899796120;  alias, 1 drivers
v0x89842e4e0_0 .net "out", 31 0, L_0x898a7fb60;  alias, 1 drivers
L_0x898a7fb60 .functor MUXZ 32, o0x898c8bdc0, L_0x899796120, L_0x898586530, C4<>;
S_0x898425c80 .scope module, "sum_logic" "RCA" 4 21, 6 4 0, S_0x898425980;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 32 "P";
    .port_info 5 /OUTPUT 32 "S";
P_0x898428540 .param/l "N" 0 6 4, +C4<00000000000000000000000000100000>;
v0x898445a40_0 .net "A", 31 0, v0x8984466c0_0;  alias, 1 drivers
v0x898445ae0_0 .net "B", 31 0, v0x898446760_0;  alias, 1 drivers
v0x898445b80_0 .net "C", 31 0, L_0x899795fe0;  1 drivers
v0x898445c20_0 .net "Cin", 0 0, v0x898446800_0;  alias, 1 drivers
v0x898445cc0_0 .net "Cout", 0 0, L_0x89858cf00;  alias, 1 drivers
v0x898445d60_0 .net "P", 31 0, L_0x899796080;  alias, 1 drivers
v0x898445e00_0 .net "S", 31 0, L_0x899796120;  alias, 1 drivers
L_0x898575360 .part v0x8984466c0_0, 1, 1;
L_0x898575400 .part v0x898446760_0, 1, 1;
L_0x8985754a0 .part L_0x899795fe0, 0, 1;
L_0x898575540 .part v0x8984466c0_0, 2, 1;
L_0x8985755e0 .part v0x898446760_0, 2, 1;
L_0x898575680 .part L_0x899795fe0, 1, 1;
L_0x898575720 .part v0x8984466c0_0, 3, 1;
L_0x8985757c0 .part v0x898446760_0, 3, 1;
L_0x898575860 .part L_0x899795fe0, 2, 1;
L_0x898575900 .part v0x8984466c0_0, 4, 1;
L_0x8985759a0 .part v0x898446760_0, 4, 1;
L_0x898575a40 .part L_0x899795fe0, 3, 1;
L_0x898575ae0 .part v0x8984466c0_0, 5, 1;
L_0x898575b80 .part v0x898446760_0, 5, 1;
L_0x898575c20 .part L_0x899795fe0, 4, 1;
L_0x898575cc0 .part v0x8984466c0_0, 6, 1;
L_0x898575d60 .part v0x898446760_0, 6, 1;
L_0x898575ea0 .part L_0x899795fe0, 5, 1;
L_0x898575f40 .part v0x8984466c0_0, 7, 1;
L_0x898575fe0 .part v0x898446760_0, 7, 1;
L_0x898576080 .part L_0x899795fe0, 6, 1;
L_0x898575e00 .part v0x8984466c0_0, 8, 1;
L_0x898576120 .part v0x898446760_0, 8, 1;
L_0x8985761c0 .part L_0x899795fe0, 7, 1;
L_0x898576260 .part v0x8984466c0_0, 9, 1;
L_0x898576300 .part v0x898446760_0, 9, 1;
L_0x8985763a0 .part L_0x899795fe0, 8, 1;
L_0x898576440 .part v0x8984466c0_0, 10, 1;
L_0x8985764e0 .part v0x898446760_0, 10, 1;
L_0x898576580 .part L_0x899795fe0, 9, 1;
L_0x898576620 .part v0x8984466c0_0, 11, 1;
L_0x8985766c0 .part v0x898446760_0, 11, 1;
L_0x898576760 .part L_0x899795fe0, 10, 1;
L_0x898576800 .part v0x8984466c0_0, 12, 1;
L_0x8985768a0 .part v0x898446760_0, 12, 1;
L_0x898576940 .part L_0x899795fe0, 11, 1;
L_0x8985769e0 .part v0x8984466c0_0, 13, 1;
L_0x898576a80 .part v0x898446760_0, 13, 1;
L_0x898576b20 .part L_0x899795fe0, 12, 1;
L_0x898576bc0 .part v0x8984466c0_0, 14, 1;
L_0x898576c60 .part v0x898446760_0, 14, 1;
L_0x898576d00 .part L_0x899795fe0, 13, 1;
L_0x898576da0 .part v0x8984466c0_0, 15, 1;
L_0x898576e40 .part v0x898446760_0, 15, 1;
L_0x898576ee0 .part L_0x899795fe0, 14, 1;
L_0x898576f80 .part v0x8984466c0_0, 16, 1;
L_0x898577020 .part v0x898446760_0, 16, 1;
L_0x8985770c0 .part L_0x899795fe0, 15, 1;
L_0x898577160 .part v0x8984466c0_0, 17, 1;
L_0x898577200 .part v0x898446760_0, 17, 1;
L_0x8985772a0 .part L_0x899795fe0, 16, 1;
L_0x898577340 .part v0x8984466c0_0, 18, 1;
L_0x8985773e0 .part v0x898446760_0, 18, 1;
L_0x898577480 .part L_0x899795fe0, 17, 1;
L_0x898577520 .part v0x8984466c0_0, 19, 1;
L_0x8985775c0 .part v0x898446760_0, 19, 1;
L_0x898577660 .part L_0x899795fe0, 18, 1;
L_0x898577700 .part v0x8984466c0_0, 20, 1;
L_0x8985777a0 .part v0x898446760_0, 20, 1;
L_0x898577840 .part L_0x899795fe0, 19, 1;
L_0x8985778e0 .part v0x8984466c0_0, 21, 1;
L_0x898577980 .part v0x898446760_0, 21, 1;
L_0x898577a20 .part L_0x899795fe0, 20, 1;
L_0x898577ac0 .part v0x8984466c0_0, 22, 1;
L_0x898577b60 .part v0x898446760_0, 22, 1;
L_0x898577c00 .part L_0x899795fe0, 21, 1;
L_0x898577ca0 .part v0x8984466c0_0, 23, 1;
L_0x898577d40 .part v0x898446760_0, 23, 1;
L_0x898577de0 .part L_0x899795fe0, 22, 1;
L_0x898577e80 .part v0x8984466c0_0, 24, 1;
L_0x898577f20 .part v0x898446760_0, 24, 1;
L_0x89858c000 .part L_0x899795fe0, 23, 1;
L_0x89858c0a0 .part v0x8984466c0_0, 25, 1;
L_0x89858c140 .part v0x898446760_0, 25, 1;
L_0x89858c1e0 .part L_0x899795fe0, 24, 1;
L_0x89858c280 .part v0x8984466c0_0, 26, 1;
L_0x89858c320 .part v0x898446760_0, 26, 1;
L_0x89858c3c0 .part L_0x899795fe0, 25, 1;
L_0x89858c460 .part v0x8984466c0_0, 27, 1;
L_0x89858c500 .part v0x898446760_0, 27, 1;
L_0x89858c5a0 .part L_0x899795fe0, 26, 1;
L_0x89858c640 .part v0x8984466c0_0, 28, 1;
L_0x89858c6e0 .part v0x898446760_0, 28, 1;
L_0x89858c780 .part L_0x899795fe0, 27, 1;
L_0x89858c820 .part v0x8984466c0_0, 29, 1;
L_0x89858c8c0 .part v0x898446760_0, 29, 1;
L_0x89858c960 .part L_0x899795fe0, 28, 1;
L_0x89858ca00 .part v0x8984466c0_0, 30, 1;
L_0x89858caa0 .part v0x898446760_0, 30, 1;
L_0x89858cb40 .part L_0x899795fe0, 29, 1;
L_0x89858cbe0 .part v0x8984466c0_0, 31, 1;
L_0x89858cc80 .part v0x898446760_0, 31, 1;
L_0x89858cd20 .part L_0x899795fe0, 30, 1;
L_0x89858cdc0 .part v0x8984466c0_0, 0, 1;
L_0x89858ce60 .part v0x898446760_0, 0, 1;
LS_0x899795fe0_0_0 .concat8 [ 1 1 1 1], L_0x898586450, L_0x8985792d0, L_0x898579570, L_0x898579810;
LS_0x899795fe0_0_4 .concat8 [ 1 1 1 1], L_0x898579ab0, L_0x898579d50, L_0x898579ff0, L_0x89857a290;
LS_0x899795fe0_0_8 .concat8 [ 1 1 1 1], L_0x89857a530, L_0x89857a7d0, L_0x89857aa70, L_0x89857ad10;
LS_0x899795fe0_0_12 .concat8 [ 1 1 1 1], L_0x89857afb0, L_0x89857b250, L_0x89857b4f0, L_0x89857b790;
LS_0x899795fe0_0_16 .concat8 [ 1 1 1 1], L_0x89857ba30, L_0x89857bcd0, L_0x89857bf70, L_0x898584230;
LS_0x899795fe0_0_20 .concat8 [ 1 1 1 1], L_0x8985844d0, L_0x898584770, L_0x898584a10, L_0x898584cb0;
LS_0x899795fe0_0_24 .concat8 [ 1 1 1 1], L_0x898584f50, L_0x8985851f0, L_0x898585490, L_0x898585730;
LS_0x899795fe0_0_28 .concat8 [ 1 1 1 1], L_0x8985859d0, L_0x898585c70, L_0x898585f10, L_0x8985861b0;
LS_0x899795fe0_1_0 .concat8 [ 4 4 4 4], LS_0x899795fe0_0_0, LS_0x899795fe0_0_4, LS_0x899795fe0_0_8, LS_0x899795fe0_0_12;
LS_0x899795fe0_1_4 .concat8 [ 4 4 4 4], LS_0x899795fe0_0_16, LS_0x899795fe0_0_20, LS_0x899795fe0_0_24, LS_0x899795fe0_0_28;
L_0x899795fe0 .concat8 [ 16 16 0 0], LS_0x899795fe0_1_0, LS_0x899795fe0_1_4;
LS_0x899796080_0_0 .concat8 [ 1 1 1 1], L_0x898586220, L_0x8985790a0, L_0x898579340, L_0x8985795e0;
LS_0x899796080_0_4 .concat8 [ 1 1 1 1], L_0x898579880, L_0x898579b20, L_0x898579dc0, L_0x89857a060;
LS_0x899796080_0_8 .concat8 [ 1 1 1 1], L_0x89857a300, L_0x89857a5a0, L_0x89857a840, L_0x89857aae0;
LS_0x899796080_0_12 .concat8 [ 1 1 1 1], L_0x89857ad80, L_0x89857b020, L_0x89857b2c0, L_0x89857b560;
LS_0x899796080_0_16 .concat8 [ 1 1 1 1], L_0x89857b800, L_0x89857baa0, L_0x89857bd40, L_0x898584000;
LS_0x899796080_0_20 .concat8 [ 1 1 1 1], L_0x8985842a0, L_0x898584540, L_0x8985847e0, L_0x898584a80;
LS_0x899796080_0_24 .concat8 [ 1 1 1 1], L_0x898584d20, L_0x898584fc0, L_0x898585260, L_0x898585500;
LS_0x899796080_0_28 .concat8 [ 1 1 1 1], L_0x8985857a0, L_0x898585a40, L_0x898585ce0, L_0x898585f80;
LS_0x899796080_1_0 .concat8 [ 4 4 4 4], LS_0x899796080_0_0, LS_0x899796080_0_4, LS_0x899796080_0_8, LS_0x899796080_0_12;
LS_0x899796080_1_4 .concat8 [ 4 4 4 4], LS_0x899796080_0_16, LS_0x899796080_0_20, LS_0x899796080_0_24, LS_0x899796080_0_28;
L_0x899796080 .concat8 [ 16 16 0 0], LS_0x899796080_1_0, LS_0x899796080_1_4;
LS_0x899796120_0_0 .concat8 [ 1 1 1 1], L_0x898586290, L_0x898579110, L_0x8985793b0, L_0x898579650;
LS_0x899796120_0_4 .concat8 [ 1 1 1 1], L_0x8985798f0, L_0x898579b90, L_0x898579e30, L_0x89857a0d0;
LS_0x899796120_0_8 .concat8 [ 1 1 1 1], L_0x89857a370, L_0x89857a610, L_0x89857a8b0, L_0x89857ab50;
LS_0x899796120_0_12 .concat8 [ 1 1 1 1], L_0x89857adf0, L_0x89857b090, L_0x89857b330, L_0x89857b5d0;
LS_0x899796120_0_16 .concat8 [ 1 1 1 1], L_0x89857b870, L_0x89857bb10, L_0x89857bdb0, L_0x898584070;
LS_0x899796120_0_20 .concat8 [ 1 1 1 1], L_0x898584310, L_0x8985845b0, L_0x898584850, L_0x898584af0;
LS_0x899796120_0_24 .concat8 [ 1 1 1 1], L_0x898584d90, L_0x898585030, L_0x8985852d0, L_0x898585570;
LS_0x899796120_0_28 .concat8 [ 1 1 1 1], L_0x898585810, L_0x898585ab0, L_0x898585d50, L_0x898585ff0;
LS_0x899796120_1_0 .concat8 [ 4 4 4 4], LS_0x899796120_0_0, LS_0x899796120_0_4, LS_0x899796120_0_8, LS_0x899796120_0_12;
LS_0x899796120_1_4 .concat8 [ 4 4 4 4], LS_0x899796120_0_16, LS_0x899796120_0_20, LS_0x899796120_0_24, LS_0x899796120_0_28;
L_0x899796120 .concat8 [ 16 16 0 0], LS_0x899796120_1_0, LS_0x899796120_1_4;
L_0x89858cf00 .part L_0x899795fe0, 31, 1;
S_0x898425e00 .scope generate, "adder[1]" "adder[1]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428580 .param/l "i" 1 6 21, +C4<01>;
S_0x898425f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898425e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcbc00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcbc40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985790a0/d .functor XOR 1, L_0x898575360, L_0x898575400, C4<0>, C4<0>;
L_0x8985790a0 .delay 1 (1,1,1) L_0x8985790a0/d;
L_0x898579110/d .functor XOR 1, L_0x8985790a0, L_0x8985754a0, C4<0>, C4<0>;
L_0x898579110 .delay 1 (1,1,1) L_0x898579110/d;
L_0x898579180/d .functor NAND 1, L_0x898575360, L_0x898575400, C4<1>, C4<1>;
L_0x898579180 .delay 1 (1,1,1) L_0x898579180/d;
L_0x8985791f0/d .functor NAND 1, L_0x898575360, L_0x8985754a0, C4<1>, C4<1>;
L_0x8985791f0 .delay 1 (1,1,1) L_0x8985791f0/d;
L_0x898579260/d .functor NAND 1, L_0x898575400, L_0x8985754a0, C4<1>, C4<1>;
L_0x898579260 .delay 1 (1,1,1) L_0x898579260/d;
L_0x8985792d0/d .functor NAND 1, L_0x898579180, L_0x8985791f0, L_0x898579260, C4<1>;
L_0x8985792d0 .delay 1 (1,1,1) L_0x8985792d0/d;
v0x89842e580_0 .net "Cin", 0 0, L_0x8985754a0;  1 drivers
v0x89842e620_0 .net "Cout", 0 0, L_0x8985792d0;  1 drivers
v0x89842e6c0_0 .net "P", 0 0, L_0x8985790a0;  1 drivers
v0x89842e760_0 .net "S", 0 0, L_0x898579110;  1 drivers
v0x89842e800_0 .net "a", 0 0, L_0x898575360;  1 drivers
v0x89842e8a0_0 .net "b", 0 0, L_0x898575400;  1 drivers
v0x89842e940_0 .net "naCin", 0 0, L_0x8985791f0;  1 drivers
v0x89842e9e0_0 .net "nab", 0 0, L_0x898579180;  1 drivers
v0x89842ea80_0 .net "nbCin", 0 0, L_0x898579260;  1 drivers
S_0x898426100 .scope generate, "adder[2]" "adder[2]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x8984285c0 .param/l "i" 1 6 21, +C4<010>;
S_0x898426280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898426100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcbc80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcbcc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898579340/d .functor XOR 1, L_0x898575540, L_0x8985755e0, C4<0>, C4<0>;
L_0x898579340 .delay 1 (1,1,1) L_0x898579340/d;
L_0x8985793b0/d .functor XOR 1, L_0x898579340, L_0x898575680, C4<0>, C4<0>;
L_0x8985793b0 .delay 1 (1,1,1) L_0x8985793b0/d;
L_0x898579420/d .functor NAND 1, L_0x898575540, L_0x8985755e0, C4<1>, C4<1>;
L_0x898579420 .delay 1 (1,1,1) L_0x898579420/d;
L_0x898579490/d .functor NAND 1, L_0x898575540, L_0x898575680, C4<1>, C4<1>;
L_0x898579490 .delay 1 (1,1,1) L_0x898579490/d;
L_0x898579500/d .functor NAND 1, L_0x8985755e0, L_0x898575680, C4<1>, C4<1>;
L_0x898579500 .delay 1 (1,1,1) L_0x898579500/d;
L_0x898579570/d .functor NAND 1, L_0x898579420, L_0x898579490, L_0x898579500, C4<1>;
L_0x898579570 .delay 1 (1,1,1) L_0x898579570/d;
v0x89842eb20_0 .net "Cin", 0 0, L_0x898575680;  1 drivers
v0x89842ebc0_0 .net "Cout", 0 0, L_0x898579570;  1 drivers
v0x89842ec60_0 .net "P", 0 0, L_0x898579340;  1 drivers
v0x89842ed00_0 .net "S", 0 0, L_0x8985793b0;  1 drivers
v0x89842eda0_0 .net "a", 0 0, L_0x898575540;  1 drivers
v0x89842ee40_0 .net "b", 0 0, L_0x8985755e0;  1 drivers
v0x89842eee0_0 .net "naCin", 0 0, L_0x898579490;  1 drivers
v0x89842ef80_0 .net "nab", 0 0, L_0x898579420;  1 drivers
v0x89842f020_0 .net "nbCin", 0 0, L_0x898579500;  1 drivers
S_0x898426400 .scope generate, "adder[3]" "adder[3]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428600 .param/l "i" 1 6 21, +C4<011>;
S_0x898426580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898426400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcbd00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcbd40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985795e0/d .functor XOR 1, L_0x898575720, L_0x8985757c0, C4<0>, C4<0>;
L_0x8985795e0 .delay 1 (1,1,1) L_0x8985795e0/d;
L_0x898579650/d .functor XOR 1, L_0x8985795e0, L_0x898575860, C4<0>, C4<0>;
L_0x898579650 .delay 1 (1,1,1) L_0x898579650/d;
L_0x8985796c0/d .functor NAND 1, L_0x898575720, L_0x8985757c0, C4<1>, C4<1>;
L_0x8985796c0 .delay 1 (1,1,1) L_0x8985796c0/d;
L_0x898579730/d .functor NAND 1, L_0x898575720, L_0x898575860, C4<1>, C4<1>;
L_0x898579730 .delay 1 (1,1,1) L_0x898579730/d;
L_0x8985797a0/d .functor NAND 1, L_0x8985757c0, L_0x898575860, C4<1>, C4<1>;
L_0x8985797a0 .delay 1 (1,1,1) L_0x8985797a0/d;
L_0x898579810/d .functor NAND 1, L_0x8985796c0, L_0x898579730, L_0x8985797a0, C4<1>;
L_0x898579810 .delay 1 (1,1,1) L_0x898579810/d;
v0x89842f0c0_0 .net "Cin", 0 0, L_0x898575860;  1 drivers
v0x89842f160_0 .net "Cout", 0 0, L_0x898579810;  1 drivers
v0x89842f200_0 .net "P", 0 0, L_0x8985795e0;  1 drivers
v0x89842f2a0_0 .net "S", 0 0, L_0x898579650;  1 drivers
v0x89842f340_0 .net "a", 0 0, L_0x898575720;  1 drivers
v0x89842f3e0_0 .net "b", 0 0, L_0x8985757c0;  1 drivers
v0x89842f480_0 .net "naCin", 0 0, L_0x898579730;  1 drivers
v0x89842f520_0 .net "nab", 0 0, L_0x8985796c0;  1 drivers
v0x89842f5c0_0 .net "nbCin", 0 0, L_0x8985797a0;  1 drivers
S_0x898426700 .scope generate, "adder[4]" "adder[4]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428640 .param/l "i" 1 6 21, +C4<0100>;
S_0x898426880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898426700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcbd80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcbdc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898579880/d .functor XOR 1, L_0x898575900, L_0x8985759a0, C4<0>, C4<0>;
L_0x898579880 .delay 1 (1,1,1) L_0x898579880/d;
L_0x8985798f0/d .functor XOR 1, L_0x898579880, L_0x898575a40, C4<0>, C4<0>;
L_0x8985798f0 .delay 1 (1,1,1) L_0x8985798f0/d;
L_0x898579960/d .functor NAND 1, L_0x898575900, L_0x8985759a0, C4<1>, C4<1>;
L_0x898579960 .delay 1 (1,1,1) L_0x898579960/d;
L_0x8985799d0/d .functor NAND 1, L_0x898575900, L_0x898575a40, C4<1>, C4<1>;
L_0x8985799d0 .delay 1 (1,1,1) L_0x8985799d0/d;
L_0x898579a40/d .functor NAND 1, L_0x8985759a0, L_0x898575a40, C4<1>, C4<1>;
L_0x898579a40 .delay 1 (1,1,1) L_0x898579a40/d;
L_0x898579ab0/d .functor NAND 1, L_0x898579960, L_0x8985799d0, L_0x898579a40, C4<1>;
L_0x898579ab0 .delay 1 (1,1,1) L_0x898579ab0/d;
v0x89842f660_0 .net "Cin", 0 0, L_0x898575a40;  1 drivers
v0x89842f700_0 .net "Cout", 0 0, L_0x898579ab0;  1 drivers
v0x89842f7a0_0 .net "P", 0 0, L_0x898579880;  1 drivers
v0x89842f840_0 .net "S", 0 0, L_0x8985798f0;  1 drivers
v0x89842f8e0_0 .net "a", 0 0, L_0x898575900;  1 drivers
v0x89842f980_0 .net "b", 0 0, L_0x8985759a0;  1 drivers
v0x89842fa20_0 .net "naCin", 0 0, L_0x8985799d0;  1 drivers
v0x89842fac0_0 .net "nab", 0 0, L_0x898579960;  1 drivers
v0x89842fb60_0 .net "nbCin", 0 0, L_0x898579a40;  1 drivers
S_0x898426a00 .scope generate, "adder[5]" "adder[5]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x8984286c0 .param/l "i" 1 6 21, +C4<0101>;
S_0x898426b80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898426a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcbe00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcbe40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898579b20/d .functor XOR 1, L_0x898575ae0, L_0x898575b80, C4<0>, C4<0>;
L_0x898579b20 .delay 1 (1,1,1) L_0x898579b20/d;
L_0x898579b90/d .functor XOR 1, L_0x898579b20, L_0x898575c20, C4<0>, C4<0>;
L_0x898579b90 .delay 1 (1,1,1) L_0x898579b90/d;
L_0x898579c00/d .functor NAND 1, L_0x898575ae0, L_0x898575b80, C4<1>, C4<1>;
L_0x898579c00 .delay 1 (1,1,1) L_0x898579c00/d;
L_0x898579c70/d .functor NAND 1, L_0x898575ae0, L_0x898575c20, C4<1>, C4<1>;
L_0x898579c70 .delay 1 (1,1,1) L_0x898579c70/d;
L_0x898579ce0/d .functor NAND 1, L_0x898575b80, L_0x898575c20, C4<1>, C4<1>;
L_0x898579ce0 .delay 1 (1,1,1) L_0x898579ce0/d;
L_0x898579d50/d .functor NAND 1, L_0x898579c00, L_0x898579c70, L_0x898579ce0, C4<1>;
L_0x898579d50 .delay 1 (1,1,1) L_0x898579d50/d;
v0x89842fc00_0 .net "Cin", 0 0, L_0x898575c20;  1 drivers
v0x89842fca0_0 .net "Cout", 0 0, L_0x898579d50;  1 drivers
v0x89842fd40_0 .net "P", 0 0, L_0x898579b20;  1 drivers
v0x89842fde0_0 .net "S", 0 0, L_0x898579b90;  1 drivers
v0x89842fe80_0 .net "a", 0 0, L_0x898575ae0;  1 drivers
v0x89842ff20_0 .net "b", 0 0, L_0x898575b80;  1 drivers
v0x898430000_0 .net "naCin", 0 0, L_0x898579c70;  1 drivers
v0x8984300a0_0 .net "nab", 0 0, L_0x898579c00;  1 drivers
v0x898430140_0 .net "nbCin", 0 0, L_0x898579ce0;  1 drivers
S_0x898426d00 .scope generate, "adder[6]" "adder[6]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428700 .param/l "i" 1 6 21, +C4<0110>;
S_0x898426e80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898426d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcbe80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcbec0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898579dc0/d .functor XOR 1, L_0x898575cc0, L_0x898575d60, C4<0>, C4<0>;
L_0x898579dc0 .delay 1 (1,1,1) L_0x898579dc0/d;
L_0x898579e30/d .functor XOR 1, L_0x898579dc0, L_0x898575ea0, C4<0>, C4<0>;
L_0x898579e30 .delay 1 (1,1,1) L_0x898579e30/d;
L_0x898579ea0/d .functor NAND 1, L_0x898575cc0, L_0x898575d60, C4<1>, C4<1>;
L_0x898579ea0 .delay 1 (1,1,1) L_0x898579ea0/d;
L_0x898579f10/d .functor NAND 1, L_0x898575cc0, L_0x898575ea0, C4<1>, C4<1>;
L_0x898579f10 .delay 1 (1,1,1) L_0x898579f10/d;
L_0x898579f80/d .functor NAND 1, L_0x898575d60, L_0x898575ea0, C4<1>, C4<1>;
L_0x898579f80 .delay 1 (1,1,1) L_0x898579f80/d;
L_0x898579ff0/d .functor NAND 1, L_0x898579ea0, L_0x898579f10, L_0x898579f80, C4<1>;
L_0x898579ff0 .delay 1 (1,1,1) L_0x898579ff0/d;
v0x8984301e0_0 .net "Cin", 0 0, L_0x898575ea0;  1 drivers
v0x898430280_0 .net "Cout", 0 0, L_0x898579ff0;  1 drivers
v0x898430320_0 .net "P", 0 0, L_0x898579dc0;  1 drivers
v0x8984303c0_0 .net "S", 0 0, L_0x898579e30;  1 drivers
v0x898430460_0 .net "a", 0 0, L_0x898575cc0;  1 drivers
v0x898430500_0 .net "b", 0 0, L_0x898575d60;  1 drivers
v0x8984305a0_0 .net "naCin", 0 0, L_0x898579f10;  1 drivers
v0x898430640_0 .net "nab", 0 0, L_0x898579ea0;  1 drivers
v0x8984306e0_0 .net "nbCin", 0 0, L_0x898579f80;  1 drivers
S_0x898427000 .scope generate, "adder[7]" "adder[7]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428740 .param/l "i" 1 6 21, +C4<0111>;
S_0x898427180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898427000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcbf00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcbf40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89857a060/d .functor XOR 1, L_0x898575f40, L_0x898575fe0, C4<0>, C4<0>;
L_0x89857a060 .delay 1 (1,1,1) L_0x89857a060/d;
L_0x89857a0d0/d .functor XOR 1, L_0x89857a060, L_0x898576080, C4<0>, C4<0>;
L_0x89857a0d0 .delay 1 (1,1,1) L_0x89857a0d0/d;
L_0x89857a140/d .functor NAND 1, L_0x898575f40, L_0x898575fe0, C4<1>, C4<1>;
L_0x89857a140 .delay 1 (1,1,1) L_0x89857a140/d;
L_0x89857a1b0/d .functor NAND 1, L_0x898575f40, L_0x898576080, C4<1>, C4<1>;
L_0x89857a1b0 .delay 1 (1,1,1) L_0x89857a1b0/d;
L_0x89857a220/d .functor NAND 1, L_0x898575fe0, L_0x898576080, C4<1>, C4<1>;
L_0x89857a220 .delay 1 (1,1,1) L_0x89857a220/d;
L_0x89857a290/d .functor NAND 1, L_0x89857a140, L_0x89857a1b0, L_0x89857a220, C4<1>;
L_0x89857a290 .delay 1 (1,1,1) L_0x89857a290/d;
v0x898430780_0 .net "Cin", 0 0, L_0x898576080;  1 drivers
v0x898430820_0 .net "Cout", 0 0, L_0x89857a290;  1 drivers
v0x8984308c0_0 .net "P", 0 0, L_0x89857a060;  1 drivers
v0x898430960_0 .net "S", 0 0, L_0x89857a0d0;  1 drivers
v0x898430a00_0 .net "a", 0 0, L_0x898575f40;  1 drivers
v0x898430aa0_0 .net "b", 0 0, L_0x898575fe0;  1 drivers
v0x898430b40_0 .net "naCin", 0 0, L_0x89857a1b0;  1 drivers
v0x898430be0_0 .net "nab", 0 0, L_0x89857a140;  1 drivers
v0x898430c80_0 .net "nbCin", 0 0, L_0x89857a220;  1 drivers
S_0x898427300 .scope generate, "adder[8]" "adder[8]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428780 .param/l "i" 1 6 21, +C4<01000>;
S_0x898427480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898427300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898bcbf80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898bcbfc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89857a300/d .functor XOR 1, L_0x898575e00, L_0x898576120, C4<0>, C4<0>;
L_0x89857a300 .delay 1 (1,1,1) L_0x89857a300/d;
L_0x89857a370/d .functor XOR 1, L_0x89857a300, L_0x8985761c0, C4<0>, C4<0>;
L_0x89857a370 .delay 1 (1,1,1) L_0x89857a370/d;
L_0x89857a3e0/d .functor NAND 1, L_0x898575e00, L_0x898576120, C4<1>, C4<1>;
L_0x89857a3e0 .delay 1 (1,1,1) L_0x89857a3e0/d;
L_0x89857a450/d .functor NAND 1, L_0x898575e00, L_0x8985761c0, C4<1>, C4<1>;
L_0x89857a450 .delay 1 (1,1,1) L_0x89857a450/d;
L_0x89857a4c0/d .functor NAND 1, L_0x898576120, L_0x8985761c0, C4<1>, C4<1>;
L_0x89857a4c0 .delay 1 (1,1,1) L_0x89857a4c0/d;
L_0x89857a530/d .functor NAND 1, L_0x89857a3e0, L_0x89857a450, L_0x89857a4c0, C4<1>;
L_0x89857a530 .delay 1 (1,1,1) L_0x89857a530/d;
v0x898430d20_0 .net "Cin", 0 0, L_0x8985761c0;  1 drivers
v0x898430dc0_0 .net "Cout", 0 0, L_0x89857a530;  1 drivers
v0x898430e60_0 .net "P", 0 0, L_0x89857a300;  1 drivers
v0x898430f00_0 .net "S", 0 0, L_0x89857a370;  1 drivers
v0x898430fa0_0 .net "a", 0 0, L_0x898575e00;  1 drivers
v0x898431040_0 .net "b", 0 0, L_0x898576120;  1 drivers
v0x8984310e0_0 .net "naCin", 0 0, L_0x89857a450;  1 drivers
v0x898431180_0 .net "nab", 0 0, L_0x89857a3e0;  1 drivers
v0x898431220_0 .net "nbCin", 0 0, L_0x89857a4c0;  1 drivers
S_0x898427600 .scope generate, "adder[9]" "adder[9]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428680 .param/l "i" 1 6 21, +C4<01001>;
S_0x898427780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898427600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434080 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8984340c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89857a5a0/d .functor XOR 1, L_0x898576260, L_0x898576300, C4<0>, C4<0>;
L_0x89857a5a0 .delay 1 (1,1,1) L_0x89857a5a0/d;
L_0x89857a610/d .functor XOR 1, L_0x89857a5a0, L_0x8985763a0, C4<0>, C4<0>;
L_0x89857a610 .delay 1 (1,1,1) L_0x89857a610/d;
L_0x89857a680/d .functor NAND 1, L_0x898576260, L_0x898576300, C4<1>, C4<1>;
L_0x89857a680 .delay 1 (1,1,1) L_0x89857a680/d;
L_0x89857a6f0/d .functor NAND 1, L_0x898576260, L_0x8985763a0, C4<1>, C4<1>;
L_0x89857a6f0 .delay 1 (1,1,1) L_0x89857a6f0/d;
L_0x89857a760/d .functor NAND 1, L_0x898576300, L_0x8985763a0, C4<1>, C4<1>;
L_0x89857a760 .delay 1 (1,1,1) L_0x89857a760/d;
L_0x89857a7d0/d .functor NAND 1, L_0x89857a680, L_0x89857a6f0, L_0x89857a760, C4<1>;
L_0x89857a7d0 .delay 1 (1,1,1) L_0x89857a7d0/d;
v0x8984312c0_0 .net "Cin", 0 0, L_0x8985763a0;  1 drivers
v0x898431360_0 .net "Cout", 0 0, L_0x89857a7d0;  1 drivers
v0x898431400_0 .net "P", 0 0, L_0x89857a5a0;  1 drivers
v0x8984314a0_0 .net "S", 0 0, L_0x89857a610;  1 drivers
v0x898431540_0 .net "a", 0 0, L_0x898576260;  1 drivers
v0x8984315e0_0 .net "b", 0 0, L_0x898576300;  1 drivers
v0x898431680_0 .net "naCin", 0 0, L_0x89857a6f0;  1 drivers
v0x898431720_0 .net "nab", 0 0, L_0x89857a680;  1 drivers
v0x8984317c0_0 .net "nbCin", 0 0, L_0x89857a760;  1 drivers
S_0x898427900 .scope generate, "adder[10]" "adder[10]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x8984287c0 .param/l "i" 1 6 21, +C4<01010>;
S_0x898427a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898427900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434100 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898434140 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89857a840/d .functor XOR 1, L_0x898576440, L_0x8985764e0, C4<0>, C4<0>;
L_0x89857a840 .delay 1 (1,1,1) L_0x89857a840/d;
L_0x89857a8b0/d .functor XOR 1, L_0x89857a840, L_0x898576580, C4<0>, C4<0>;
L_0x89857a8b0 .delay 1 (1,1,1) L_0x89857a8b0/d;
L_0x89857a920/d .functor NAND 1, L_0x898576440, L_0x8985764e0, C4<1>, C4<1>;
L_0x89857a920 .delay 1 (1,1,1) L_0x89857a920/d;
L_0x89857a990/d .functor NAND 1, L_0x898576440, L_0x898576580, C4<1>, C4<1>;
L_0x89857a990 .delay 1 (1,1,1) L_0x89857a990/d;
L_0x89857aa00/d .functor NAND 1, L_0x8985764e0, L_0x898576580, C4<1>, C4<1>;
L_0x89857aa00 .delay 1 (1,1,1) L_0x89857aa00/d;
L_0x89857aa70/d .functor NAND 1, L_0x89857a920, L_0x89857a990, L_0x89857aa00, C4<1>;
L_0x89857aa70 .delay 1 (1,1,1) L_0x89857aa70/d;
v0x898431860_0 .net "Cin", 0 0, L_0x898576580;  1 drivers
v0x898431900_0 .net "Cout", 0 0, L_0x89857aa70;  1 drivers
v0x8984319a0_0 .net "P", 0 0, L_0x89857a840;  1 drivers
v0x898431a40_0 .net "S", 0 0, L_0x89857a8b0;  1 drivers
v0x898431ae0_0 .net "a", 0 0, L_0x898576440;  1 drivers
v0x898431b80_0 .net "b", 0 0, L_0x8985764e0;  1 drivers
v0x898431c20_0 .net "naCin", 0 0, L_0x89857a990;  1 drivers
v0x898431cc0_0 .net "nab", 0 0, L_0x89857a920;  1 drivers
v0x898431d60_0 .net "nbCin", 0 0, L_0x89857aa00;  1 drivers
S_0x898427c00 .scope generate, "adder[11]" "adder[11]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428800 .param/l "i" 1 6 21, +C4<01011>;
S_0x898427d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898427c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434180 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8984341c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89857aae0/d .functor XOR 1, L_0x898576620, L_0x8985766c0, C4<0>, C4<0>;
L_0x89857aae0 .delay 1 (1,1,1) L_0x89857aae0/d;
L_0x89857ab50/d .functor XOR 1, L_0x89857aae0, L_0x898576760, C4<0>, C4<0>;
L_0x89857ab50 .delay 1 (1,1,1) L_0x89857ab50/d;
L_0x89857abc0/d .functor NAND 1, L_0x898576620, L_0x8985766c0, C4<1>, C4<1>;
L_0x89857abc0 .delay 1 (1,1,1) L_0x89857abc0/d;
L_0x89857ac30/d .functor NAND 1, L_0x898576620, L_0x898576760, C4<1>, C4<1>;
L_0x89857ac30 .delay 1 (1,1,1) L_0x89857ac30/d;
L_0x89857aca0/d .functor NAND 1, L_0x8985766c0, L_0x898576760, C4<1>, C4<1>;
L_0x89857aca0 .delay 1 (1,1,1) L_0x89857aca0/d;
L_0x89857ad10/d .functor NAND 1, L_0x89857abc0, L_0x89857ac30, L_0x89857aca0, C4<1>;
L_0x89857ad10 .delay 1 (1,1,1) L_0x89857ad10/d;
v0x898431e00_0 .net "Cin", 0 0, L_0x898576760;  1 drivers
v0x898431ea0_0 .net "Cout", 0 0, L_0x89857ad10;  1 drivers
v0x898431f40_0 .net "P", 0 0, L_0x89857aae0;  1 drivers
v0x898431fe0_0 .net "S", 0 0, L_0x89857ab50;  1 drivers
v0x898432080_0 .net "a", 0 0, L_0x898576620;  1 drivers
v0x898432120_0 .net "b", 0 0, L_0x8985766c0;  1 drivers
v0x8984321c0_0 .net "naCin", 0 0, L_0x89857ac30;  1 drivers
v0x898432260_0 .net "nab", 0 0, L_0x89857abc0;  1 drivers
v0x898432300_0 .net "nbCin", 0 0, L_0x89857aca0;  1 drivers
S_0x898438000 .scope generate, "adder[12]" "adder[12]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428840 .param/l "i" 1 6 21, +C4<01100>;
S_0x898438180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898438000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434200 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898434240 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89857ad80/d .functor XOR 1, L_0x898576800, L_0x8985768a0, C4<0>, C4<0>;
L_0x89857ad80 .delay 1 (1,1,1) L_0x89857ad80/d;
L_0x89857adf0/d .functor XOR 1, L_0x89857ad80, L_0x898576940, C4<0>, C4<0>;
L_0x89857adf0 .delay 1 (1,1,1) L_0x89857adf0/d;
L_0x89857ae60/d .functor NAND 1, L_0x898576800, L_0x8985768a0, C4<1>, C4<1>;
L_0x89857ae60 .delay 1 (1,1,1) L_0x89857ae60/d;
L_0x89857aed0/d .functor NAND 1, L_0x898576800, L_0x898576940, C4<1>, C4<1>;
L_0x89857aed0 .delay 1 (1,1,1) L_0x89857aed0/d;
L_0x89857af40/d .functor NAND 1, L_0x8985768a0, L_0x898576940, C4<1>, C4<1>;
L_0x89857af40 .delay 1 (1,1,1) L_0x89857af40/d;
L_0x89857afb0/d .functor NAND 1, L_0x89857ae60, L_0x89857aed0, L_0x89857af40, C4<1>;
L_0x89857afb0 .delay 1 (1,1,1) L_0x89857afb0/d;
v0x8984323a0_0 .net "Cin", 0 0, L_0x898576940;  1 drivers
v0x898432440_0 .net "Cout", 0 0, L_0x89857afb0;  1 drivers
v0x8984324e0_0 .net "P", 0 0, L_0x89857ad80;  1 drivers
v0x898432580_0 .net "S", 0 0, L_0x89857adf0;  1 drivers
v0x898432620_0 .net "a", 0 0, L_0x898576800;  1 drivers
v0x8984326c0_0 .net "b", 0 0, L_0x8985768a0;  1 drivers
v0x898432760_0 .net "naCin", 0 0, L_0x89857aed0;  1 drivers
v0x898432800_0 .net "nab", 0 0, L_0x89857ae60;  1 drivers
v0x8984328a0_0 .net "nbCin", 0 0, L_0x89857af40;  1 drivers
S_0x898438300 .scope generate, "adder[13]" "adder[13]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428880 .param/l "i" 1 6 21, +C4<01101>;
S_0x898438480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898438300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434280 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8984342c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89857b020/d .functor XOR 1, L_0x8985769e0, L_0x898576a80, C4<0>, C4<0>;
L_0x89857b020 .delay 1 (1,1,1) L_0x89857b020/d;
L_0x89857b090/d .functor XOR 1, L_0x89857b020, L_0x898576b20, C4<0>, C4<0>;
L_0x89857b090 .delay 1 (1,1,1) L_0x89857b090/d;
L_0x89857b100/d .functor NAND 1, L_0x8985769e0, L_0x898576a80, C4<1>, C4<1>;
L_0x89857b100 .delay 1 (1,1,1) L_0x89857b100/d;
L_0x89857b170/d .functor NAND 1, L_0x8985769e0, L_0x898576b20, C4<1>, C4<1>;
L_0x89857b170 .delay 1 (1,1,1) L_0x89857b170/d;
L_0x89857b1e0/d .functor NAND 1, L_0x898576a80, L_0x898576b20, C4<1>, C4<1>;
L_0x89857b1e0 .delay 1 (1,1,1) L_0x89857b1e0/d;
L_0x89857b250/d .functor NAND 1, L_0x89857b100, L_0x89857b170, L_0x89857b1e0, C4<1>;
L_0x89857b250 .delay 1 (1,1,1) L_0x89857b250/d;
v0x898432940_0 .net "Cin", 0 0, L_0x898576b20;  1 drivers
v0x8984329e0_0 .net "Cout", 0 0, L_0x89857b250;  1 drivers
v0x898432a80_0 .net "P", 0 0, L_0x89857b020;  1 drivers
v0x898432b20_0 .net "S", 0 0, L_0x89857b090;  1 drivers
v0x898432bc0_0 .net "a", 0 0, L_0x8985769e0;  1 drivers
v0x898432c60_0 .net "b", 0 0, L_0x898576a80;  1 drivers
v0x898432d00_0 .net "naCin", 0 0, L_0x89857b170;  1 drivers
v0x898432da0_0 .net "nab", 0 0, L_0x89857b100;  1 drivers
v0x898432e40_0 .net "nbCin", 0 0, L_0x89857b1e0;  1 drivers
S_0x898438600 .scope generate, "adder[14]" "adder[14]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x8984288c0 .param/l "i" 1 6 21, +C4<01110>;
S_0x898438780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898438600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434300 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898434340 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89857b2c0/d .functor XOR 1, L_0x898576bc0, L_0x898576c60, C4<0>, C4<0>;
L_0x89857b2c0 .delay 1 (1,1,1) L_0x89857b2c0/d;
L_0x89857b330/d .functor XOR 1, L_0x89857b2c0, L_0x898576d00, C4<0>, C4<0>;
L_0x89857b330 .delay 1 (1,1,1) L_0x89857b330/d;
L_0x89857b3a0/d .functor NAND 1, L_0x898576bc0, L_0x898576c60, C4<1>, C4<1>;
L_0x89857b3a0 .delay 1 (1,1,1) L_0x89857b3a0/d;
L_0x89857b410/d .functor NAND 1, L_0x898576bc0, L_0x898576d00, C4<1>, C4<1>;
L_0x89857b410 .delay 1 (1,1,1) L_0x89857b410/d;
L_0x89857b480/d .functor NAND 1, L_0x898576c60, L_0x898576d00, C4<1>, C4<1>;
L_0x89857b480 .delay 1 (1,1,1) L_0x89857b480/d;
L_0x89857b4f0/d .functor NAND 1, L_0x89857b3a0, L_0x89857b410, L_0x89857b480, C4<1>;
L_0x89857b4f0 .delay 1 (1,1,1) L_0x89857b4f0/d;
v0x898432ee0_0 .net "Cin", 0 0, L_0x898576d00;  1 drivers
v0x898432f80_0 .net "Cout", 0 0, L_0x89857b4f0;  1 drivers
v0x898433020_0 .net "P", 0 0, L_0x89857b2c0;  1 drivers
v0x8984330c0_0 .net "S", 0 0, L_0x89857b330;  1 drivers
v0x898433160_0 .net "a", 0 0, L_0x898576bc0;  1 drivers
v0x898433200_0 .net "b", 0 0, L_0x898576c60;  1 drivers
v0x8984332a0_0 .net "naCin", 0 0, L_0x89857b410;  1 drivers
v0x898433340_0 .net "nab", 0 0, L_0x89857b3a0;  1 drivers
v0x8984333e0_0 .net "nbCin", 0 0, L_0x89857b480;  1 drivers
S_0x898438900 .scope generate, "adder[15]" "adder[15]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428900 .param/l "i" 1 6 21, +C4<01111>;
S_0x898438a80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898438900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434380 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8984343c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89857b560/d .functor XOR 1, L_0x898576da0, L_0x898576e40, C4<0>, C4<0>;
L_0x89857b560 .delay 1 (1,1,1) L_0x89857b560/d;
L_0x89857b5d0/d .functor XOR 1, L_0x89857b560, L_0x898576ee0, C4<0>, C4<0>;
L_0x89857b5d0 .delay 1 (1,1,1) L_0x89857b5d0/d;
L_0x89857b640/d .functor NAND 1, L_0x898576da0, L_0x898576e40, C4<1>, C4<1>;
L_0x89857b640 .delay 1 (1,1,1) L_0x89857b640/d;
L_0x89857b6b0/d .functor NAND 1, L_0x898576da0, L_0x898576ee0, C4<1>, C4<1>;
L_0x89857b6b0 .delay 1 (1,1,1) L_0x89857b6b0/d;
L_0x89857b720/d .functor NAND 1, L_0x898576e40, L_0x898576ee0, C4<1>, C4<1>;
L_0x89857b720 .delay 1 (1,1,1) L_0x89857b720/d;
L_0x89857b790/d .functor NAND 1, L_0x89857b640, L_0x89857b6b0, L_0x89857b720, C4<1>;
L_0x89857b790 .delay 1 (1,1,1) L_0x89857b790/d;
v0x898433480_0 .net "Cin", 0 0, L_0x898576ee0;  1 drivers
v0x898433520_0 .net "Cout", 0 0, L_0x89857b790;  1 drivers
v0x8984335c0_0 .net "P", 0 0, L_0x89857b560;  1 drivers
v0x898433660_0 .net "S", 0 0, L_0x89857b5d0;  1 drivers
v0x898433700_0 .net "a", 0 0, L_0x898576da0;  1 drivers
v0x8984337a0_0 .net "b", 0 0, L_0x898576e40;  1 drivers
v0x898433840_0 .net "naCin", 0 0, L_0x89857b6b0;  1 drivers
v0x8984338e0_0 .net "nab", 0 0, L_0x89857b640;  1 drivers
v0x898433980_0 .net "nbCin", 0 0, L_0x89857b720;  1 drivers
S_0x898438c00 .scope generate, "adder[16]" "adder[16]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428940 .param/l "i" 1 6 21, +C4<010000>;
S_0x898438d80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898438c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434400 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898434440 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89857b800/d .functor XOR 1, L_0x898576f80, L_0x898577020, C4<0>, C4<0>;
L_0x89857b800 .delay 1 (1,1,1) L_0x89857b800/d;
L_0x89857b870/d .functor XOR 1, L_0x89857b800, L_0x8985770c0, C4<0>, C4<0>;
L_0x89857b870 .delay 1 (1,1,1) L_0x89857b870/d;
L_0x89857b8e0/d .functor NAND 1, L_0x898576f80, L_0x898577020, C4<1>, C4<1>;
L_0x89857b8e0 .delay 1 (1,1,1) L_0x89857b8e0/d;
L_0x89857b950/d .functor NAND 1, L_0x898576f80, L_0x8985770c0, C4<1>, C4<1>;
L_0x89857b950 .delay 1 (1,1,1) L_0x89857b950/d;
L_0x89857b9c0/d .functor NAND 1, L_0x898577020, L_0x8985770c0, C4<1>, C4<1>;
L_0x89857b9c0 .delay 1 (1,1,1) L_0x89857b9c0/d;
L_0x89857ba30/d .functor NAND 1, L_0x89857b8e0, L_0x89857b950, L_0x89857b9c0, C4<1>;
L_0x89857ba30 .delay 1 (1,1,1) L_0x89857ba30/d;
v0x898433a20_0 .net "Cin", 0 0, L_0x8985770c0;  1 drivers
v0x898433ac0_0 .net "Cout", 0 0, L_0x89857ba30;  1 drivers
v0x898433b60_0 .net "P", 0 0, L_0x89857b800;  1 drivers
v0x898433c00_0 .net "S", 0 0, L_0x89857b870;  1 drivers
v0x898433ca0_0 .net "a", 0 0, L_0x898576f80;  1 drivers
v0x898433d40_0 .net "b", 0 0, L_0x898577020;  1 drivers
v0x898433de0_0 .net "naCin", 0 0, L_0x89857b950;  1 drivers
v0x898433e80_0 .net "nab", 0 0, L_0x89857b8e0;  1 drivers
v0x898433f20_0 .net "nbCin", 0 0, L_0x89857b9c0;  1 drivers
S_0x898438f00 .scope generate, "adder[17]" "adder[17]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428980 .param/l "i" 1 6 21, +C4<010001>;
S_0x898439080 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898438f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434000 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898434040 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89857baa0/d .functor XOR 1, L_0x898577160, L_0x898577200, C4<0>, C4<0>;
L_0x89857baa0 .delay 1 (1,1,1) L_0x89857baa0/d;
L_0x89857bb10/d .functor XOR 1, L_0x89857baa0, L_0x8985772a0, C4<0>, C4<0>;
L_0x89857bb10 .delay 1 (1,1,1) L_0x89857bb10/d;
L_0x89857bb80/d .functor NAND 1, L_0x898577160, L_0x898577200, C4<1>, C4<1>;
L_0x89857bb80 .delay 1 (1,1,1) L_0x89857bb80/d;
L_0x89857bbf0/d .functor NAND 1, L_0x898577160, L_0x8985772a0, C4<1>, C4<1>;
L_0x89857bbf0 .delay 1 (1,1,1) L_0x89857bbf0/d;
L_0x89857bc60/d .functor NAND 1, L_0x898577200, L_0x8985772a0, C4<1>, C4<1>;
L_0x89857bc60 .delay 1 (1,1,1) L_0x89857bc60/d;
L_0x89857bcd0/d .functor NAND 1, L_0x89857bb80, L_0x89857bbf0, L_0x89857bc60, C4<1>;
L_0x89857bcd0 .delay 1 (1,1,1) L_0x89857bcd0/d;
v0x89843c000_0 .net "Cin", 0 0, L_0x8985772a0;  1 drivers
v0x89843c0a0_0 .net "Cout", 0 0, L_0x89857bcd0;  1 drivers
v0x89843c140_0 .net "P", 0 0, L_0x89857baa0;  1 drivers
v0x89843c1e0_0 .net "S", 0 0, L_0x89857bb10;  1 drivers
v0x89843c280_0 .net "a", 0 0, L_0x898577160;  1 drivers
v0x89843c320_0 .net "b", 0 0, L_0x898577200;  1 drivers
v0x89843c3c0_0 .net "naCin", 0 0, L_0x89857bbf0;  1 drivers
v0x89843c460_0 .net "nab", 0 0, L_0x89857bb80;  1 drivers
v0x89843c500_0 .net "nbCin", 0 0, L_0x89857bc60;  1 drivers
S_0x898439200 .scope generate, "adder[18]" "adder[18]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x8984289c0 .param/l "i" 1 6 21, +C4<010010>;
S_0x898439380 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898439200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434480 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8984344c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x89857bd40/d .functor XOR 1, L_0x898577340, L_0x8985773e0, C4<0>, C4<0>;
L_0x89857bd40 .delay 1 (1,1,1) L_0x89857bd40/d;
L_0x89857bdb0/d .functor XOR 1, L_0x89857bd40, L_0x898577480, C4<0>, C4<0>;
L_0x89857bdb0 .delay 1 (1,1,1) L_0x89857bdb0/d;
L_0x89857be20/d .functor NAND 1, L_0x898577340, L_0x8985773e0, C4<1>, C4<1>;
L_0x89857be20 .delay 1 (1,1,1) L_0x89857be20/d;
L_0x89857be90/d .functor NAND 1, L_0x898577340, L_0x898577480, C4<1>, C4<1>;
L_0x89857be90 .delay 1 (1,1,1) L_0x89857be90/d;
L_0x89857bf00/d .functor NAND 1, L_0x8985773e0, L_0x898577480, C4<1>, C4<1>;
L_0x89857bf00 .delay 1 (1,1,1) L_0x89857bf00/d;
L_0x89857bf70/d .functor NAND 1, L_0x89857be20, L_0x89857be90, L_0x89857bf00, C4<1>;
L_0x89857bf70 .delay 1 (1,1,1) L_0x89857bf70/d;
v0x89843c5a0_0 .net "Cin", 0 0, L_0x898577480;  1 drivers
v0x89843c640_0 .net "Cout", 0 0, L_0x89857bf70;  1 drivers
v0x89843c6e0_0 .net "P", 0 0, L_0x89857bd40;  1 drivers
v0x89843c780_0 .net "S", 0 0, L_0x89857bdb0;  1 drivers
v0x89843c820_0 .net "a", 0 0, L_0x898577340;  1 drivers
v0x89843c8c0_0 .net "b", 0 0, L_0x8985773e0;  1 drivers
v0x89843c960_0 .net "naCin", 0 0, L_0x89857be90;  1 drivers
v0x89843ca00_0 .net "nab", 0 0, L_0x89857be20;  1 drivers
v0x89843caa0_0 .net "nbCin", 0 0, L_0x89857bf00;  1 drivers
S_0x898439500 .scope generate, "adder[19]" "adder[19]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428a00 .param/l "i" 1 6 21, +C4<010011>;
S_0x898439680 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898439500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434500 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898434540 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898584000/d .functor XOR 1, L_0x898577520, L_0x8985775c0, C4<0>, C4<0>;
L_0x898584000 .delay 1 (1,1,1) L_0x898584000/d;
L_0x898584070/d .functor XOR 1, L_0x898584000, L_0x898577660, C4<0>, C4<0>;
L_0x898584070 .delay 1 (1,1,1) L_0x898584070/d;
L_0x8985840e0/d .functor NAND 1, L_0x898577520, L_0x8985775c0, C4<1>, C4<1>;
L_0x8985840e0 .delay 1 (1,1,1) L_0x8985840e0/d;
L_0x898584150/d .functor NAND 1, L_0x898577520, L_0x898577660, C4<1>, C4<1>;
L_0x898584150 .delay 1 (1,1,1) L_0x898584150/d;
L_0x8985841c0/d .functor NAND 1, L_0x8985775c0, L_0x898577660, C4<1>, C4<1>;
L_0x8985841c0 .delay 1 (1,1,1) L_0x8985841c0/d;
L_0x898584230/d .functor NAND 1, L_0x8985840e0, L_0x898584150, L_0x8985841c0, C4<1>;
L_0x898584230 .delay 1 (1,1,1) L_0x898584230/d;
v0x89843cb40_0 .net "Cin", 0 0, L_0x898577660;  1 drivers
v0x89843cbe0_0 .net "Cout", 0 0, L_0x898584230;  1 drivers
v0x89843cc80_0 .net "P", 0 0, L_0x898584000;  1 drivers
v0x89843cd20_0 .net "S", 0 0, L_0x898584070;  1 drivers
v0x89843cdc0_0 .net "a", 0 0, L_0x898577520;  1 drivers
v0x89843ce60_0 .net "b", 0 0, L_0x8985775c0;  1 drivers
v0x89843cf00_0 .net "naCin", 0 0, L_0x898584150;  1 drivers
v0x89843cfa0_0 .net "nab", 0 0, L_0x8985840e0;  1 drivers
v0x89843d040_0 .net "nbCin", 0 0, L_0x8985841c0;  1 drivers
S_0x898439800 .scope generate, "adder[20]" "adder[20]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428a40 .param/l "i" 1 6 21, +C4<010100>;
S_0x898439980 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898439800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434580 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8984345c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985842a0/d .functor XOR 1, L_0x898577700, L_0x8985777a0, C4<0>, C4<0>;
L_0x8985842a0 .delay 1 (1,1,1) L_0x8985842a0/d;
L_0x898584310/d .functor XOR 1, L_0x8985842a0, L_0x898577840, C4<0>, C4<0>;
L_0x898584310 .delay 1 (1,1,1) L_0x898584310/d;
L_0x898584380/d .functor NAND 1, L_0x898577700, L_0x8985777a0, C4<1>, C4<1>;
L_0x898584380 .delay 1 (1,1,1) L_0x898584380/d;
L_0x8985843f0/d .functor NAND 1, L_0x898577700, L_0x898577840, C4<1>, C4<1>;
L_0x8985843f0 .delay 1 (1,1,1) L_0x8985843f0/d;
L_0x898584460/d .functor NAND 1, L_0x8985777a0, L_0x898577840, C4<1>, C4<1>;
L_0x898584460 .delay 1 (1,1,1) L_0x898584460/d;
L_0x8985844d0/d .functor NAND 1, L_0x898584380, L_0x8985843f0, L_0x898584460, C4<1>;
L_0x8985844d0 .delay 1 (1,1,1) L_0x8985844d0/d;
v0x89843d0e0_0 .net "Cin", 0 0, L_0x898577840;  1 drivers
v0x89843d180_0 .net "Cout", 0 0, L_0x8985844d0;  1 drivers
v0x89843d220_0 .net "P", 0 0, L_0x8985842a0;  1 drivers
v0x89843d2c0_0 .net "S", 0 0, L_0x898584310;  1 drivers
v0x89843d360_0 .net "a", 0 0, L_0x898577700;  1 drivers
v0x89843d400_0 .net "b", 0 0, L_0x8985777a0;  1 drivers
v0x89843d4a0_0 .net "naCin", 0 0, L_0x8985843f0;  1 drivers
v0x89843d540_0 .net "nab", 0 0, L_0x898584380;  1 drivers
v0x89843d5e0_0 .net "nbCin", 0 0, L_0x898584460;  1 drivers
S_0x898439b00 .scope generate, "adder[21]" "adder[21]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428a80 .param/l "i" 1 6 21, +C4<010101>;
S_0x898439c80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898439b00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434600 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898434640 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898584540/d .functor XOR 1, L_0x8985778e0, L_0x898577980, C4<0>, C4<0>;
L_0x898584540 .delay 1 (1,1,1) L_0x898584540/d;
L_0x8985845b0/d .functor XOR 1, L_0x898584540, L_0x898577a20, C4<0>, C4<0>;
L_0x8985845b0 .delay 1 (1,1,1) L_0x8985845b0/d;
L_0x898584620/d .functor NAND 1, L_0x8985778e0, L_0x898577980, C4<1>, C4<1>;
L_0x898584620 .delay 1 (1,1,1) L_0x898584620/d;
L_0x898584690/d .functor NAND 1, L_0x8985778e0, L_0x898577a20, C4<1>, C4<1>;
L_0x898584690 .delay 1 (1,1,1) L_0x898584690/d;
L_0x898584700/d .functor NAND 1, L_0x898577980, L_0x898577a20, C4<1>, C4<1>;
L_0x898584700 .delay 1 (1,1,1) L_0x898584700/d;
L_0x898584770/d .functor NAND 1, L_0x898584620, L_0x898584690, L_0x898584700, C4<1>;
L_0x898584770 .delay 1 (1,1,1) L_0x898584770/d;
v0x89843d680_0 .net "Cin", 0 0, L_0x898577a20;  1 drivers
v0x89843d720_0 .net "Cout", 0 0, L_0x898584770;  1 drivers
v0x89843d7c0_0 .net "P", 0 0, L_0x898584540;  1 drivers
v0x89843d860_0 .net "S", 0 0, L_0x8985845b0;  1 drivers
v0x89843d900_0 .net "a", 0 0, L_0x8985778e0;  1 drivers
v0x89843d9a0_0 .net "b", 0 0, L_0x898577980;  1 drivers
v0x89843da40_0 .net "naCin", 0 0, L_0x898584690;  1 drivers
v0x89843dae0_0 .net "nab", 0 0, L_0x898584620;  1 drivers
v0x89843db80_0 .net "nbCin", 0 0, L_0x898584700;  1 drivers
S_0x898439e00 .scope generate, "adder[22]" "adder[22]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428ac0 .param/l "i" 1 6 21, +C4<010110>;
S_0x898439f80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x898439e00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434680 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8984346c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985847e0/d .functor XOR 1, L_0x898577ac0, L_0x898577b60, C4<0>, C4<0>;
L_0x8985847e0 .delay 1 (1,1,1) L_0x8985847e0/d;
L_0x898584850/d .functor XOR 1, L_0x8985847e0, L_0x898577c00, C4<0>, C4<0>;
L_0x898584850 .delay 1 (1,1,1) L_0x898584850/d;
L_0x8985848c0/d .functor NAND 1, L_0x898577ac0, L_0x898577b60, C4<1>, C4<1>;
L_0x8985848c0 .delay 1 (1,1,1) L_0x8985848c0/d;
L_0x898584930/d .functor NAND 1, L_0x898577ac0, L_0x898577c00, C4<1>, C4<1>;
L_0x898584930 .delay 1 (1,1,1) L_0x898584930/d;
L_0x8985849a0/d .functor NAND 1, L_0x898577b60, L_0x898577c00, C4<1>, C4<1>;
L_0x8985849a0 .delay 1 (1,1,1) L_0x8985849a0/d;
L_0x898584a10/d .functor NAND 1, L_0x8985848c0, L_0x898584930, L_0x8985849a0, C4<1>;
L_0x898584a10 .delay 1 (1,1,1) L_0x898584a10/d;
v0x89843dc20_0 .net "Cin", 0 0, L_0x898577c00;  1 drivers
v0x89843dcc0_0 .net "Cout", 0 0, L_0x898584a10;  1 drivers
v0x89843dd60_0 .net "P", 0 0, L_0x8985847e0;  1 drivers
v0x89843de00_0 .net "S", 0 0, L_0x898584850;  1 drivers
v0x89843dea0_0 .net "a", 0 0, L_0x898577ac0;  1 drivers
v0x89843df40_0 .net "b", 0 0, L_0x898577b60;  1 drivers
v0x89843dfe0_0 .net "naCin", 0 0, L_0x898584930;  1 drivers
v0x89843e080_0 .net "nab", 0 0, L_0x8985848c0;  1 drivers
v0x89843e120_0 .net "nbCin", 0 0, L_0x8985849a0;  1 drivers
S_0x89843a100 .scope generate, "adder[23]" "adder[23]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428b00 .param/l "i" 1 6 21, +C4<010111>;
S_0x89843a280 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x89843a100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434700 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898434740 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898584a80/d .functor XOR 1, L_0x898577ca0, L_0x898577d40, C4<0>, C4<0>;
L_0x898584a80 .delay 1 (1,1,1) L_0x898584a80/d;
L_0x898584af0/d .functor XOR 1, L_0x898584a80, L_0x898577de0, C4<0>, C4<0>;
L_0x898584af0 .delay 1 (1,1,1) L_0x898584af0/d;
L_0x898584b60/d .functor NAND 1, L_0x898577ca0, L_0x898577d40, C4<1>, C4<1>;
L_0x898584b60 .delay 1 (1,1,1) L_0x898584b60/d;
L_0x898584bd0/d .functor NAND 1, L_0x898577ca0, L_0x898577de0, C4<1>, C4<1>;
L_0x898584bd0 .delay 1 (1,1,1) L_0x898584bd0/d;
L_0x898584c40/d .functor NAND 1, L_0x898577d40, L_0x898577de0, C4<1>, C4<1>;
L_0x898584c40 .delay 1 (1,1,1) L_0x898584c40/d;
L_0x898584cb0/d .functor NAND 1, L_0x898584b60, L_0x898584bd0, L_0x898584c40, C4<1>;
L_0x898584cb0 .delay 1 (1,1,1) L_0x898584cb0/d;
v0x89843e1c0_0 .net "Cin", 0 0, L_0x898577de0;  1 drivers
v0x89843e260_0 .net "Cout", 0 0, L_0x898584cb0;  1 drivers
v0x89843e300_0 .net "P", 0 0, L_0x898584a80;  1 drivers
v0x89843e3a0_0 .net "S", 0 0, L_0x898584af0;  1 drivers
v0x89843e440_0 .net "a", 0 0, L_0x898577ca0;  1 drivers
v0x89843e4e0_0 .net "b", 0 0, L_0x898577d40;  1 drivers
v0x89843e580_0 .net "naCin", 0 0, L_0x898584bd0;  1 drivers
v0x89843e620_0 .net "nab", 0 0, L_0x898584b60;  1 drivers
v0x89843e6c0_0 .net "nbCin", 0 0, L_0x898584c40;  1 drivers
S_0x89843a400 .scope generate, "adder[24]" "adder[24]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428b40 .param/l "i" 1 6 21, +C4<011000>;
S_0x89843a580 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x89843a400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434780 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8984347c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898584d20/d .functor XOR 1, L_0x898577e80, L_0x898577f20, C4<0>, C4<0>;
L_0x898584d20 .delay 1 (1,1,1) L_0x898584d20/d;
L_0x898584d90/d .functor XOR 1, L_0x898584d20, L_0x89858c000, C4<0>, C4<0>;
L_0x898584d90 .delay 1 (1,1,1) L_0x898584d90/d;
L_0x898584e00/d .functor NAND 1, L_0x898577e80, L_0x898577f20, C4<1>, C4<1>;
L_0x898584e00 .delay 1 (1,1,1) L_0x898584e00/d;
L_0x898584e70/d .functor NAND 1, L_0x898577e80, L_0x89858c000, C4<1>, C4<1>;
L_0x898584e70 .delay 1 (1,1,1) L_0x898584e70/d;
L_0x898584ee0/d .functor NAND 1, L_0x898577f20, L_0x89858c000, C4<1>, C4<1>;
L_0x898584ee0 .delay 1 (1,1,1) L_0x898584ee0/d;
L_0x898584f50/d .functor NAND 1, L_0x898584e00, L_0x898584e70, L_0x898584ee0, C4<1>;
L_0x898584f50 .delay 1 (1,1,1) L_0x898584f50/d;
v0x89843e760_0 .net "Cin", 0 0, L_0x89858c000;  1 drivers
v0x89843e800_0 .net "Cout", 0 0, L_0x898584f50;  1 drivers
v0x89843e8a0_0 .net "P", 0 0, L_0x898584d20;  1 drivers
v0x89843e940_0 .net "S", 0 0, L_0x898584d90;  1 drivers
v0x89843e9e0_0 .net "a", 0 0, L_0x898577e80;  1 drivers
v0x89843ea80_0 .net "b", 0 0, L_0x898577f20;  1 drivers
v0x89843eb20_0 .net "naCin", 0 0, L_0x898584e70;  1 drivers
v0x89843ebc0_0 .net "nab", 0 0, L_0x898584e00;  1 drivers
v0x89843ec60_0 .net "nbCin", 0 0, L_0x898584ee0;  1 drivers
S_0x89843a700 .scope generate, "adder[25]" "adder[25]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428b80 .param/l "i" 1 6 21, +C4<011001>;
S_0x89843a880 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x89843a700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434800 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898434840 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898584fc0/d .functor XOR 1, L_0x89858c0a0, L_0x89858c140, C4<0>, C4<0>;
L_0x898584fc0 .delay 1 (1,1,1) L_0x898584fc0/d;
L_0x898585030/d .functor XOR 1, L_0x898584fc0, L_0x89858c1e0, C4<0>, C4<0>;
L_0x898585030 .delay 1 (1,1,1) L_0x898585030/d;
L_0x8985850a0/d .functor NAND 1, L_0x89858c0a0, L_0x89858c140, C4<1>, C4<1>;
L_0x8985850a0 .delay 1 (1,1,1) L_0x8985850a0/d;
L_0x898585110/d .functor NAND 1, L_0x89858c0a0, L_0x89858c1e0, C4<1>, C4<1>;
L_0x898585110 .delay 1 (1,1,1) L_0x898585110/d;
L_0x898585180/d .functor NAND 1, L_0x89858c140, L_0x89858c1e0, C4<1>, C4<1>;
L_0x898585180 .delay 1 (1,1,1) L_0x898585180/d;
L_0x8985851f0/d .functor NAND 1, L_0x8985850a0, L_0x898585110, L_0x898585180, C4<1>;
L_0x8985851f0 .delay 1 (1,1,1) L_0x8985851f0/d;
v0x89843ed00_0 .net "Cin", 0 0, L_0x89858c1e0;  1 drivers
v0x89843eda0_0 .net "Cout", 0 0, L_0x8985851f0;  1 drivers
v0x89843ee40_0 .net "P", 0 0, L_0x898584fc0;  1 drivers
v0x89843eee0_0 .net "S", 0 0, L_0x898585030;  1 drivers
v0x89843ef80_0 .net "a", 0 0, L_0x89858c0a0;  1 drivers
v0x89843f020_0 .net "b", 0 0, L_0x89858c140;  1 drivers
v0x89843f0c0_0 .net "naCin", 0 0, L_0x898585110;  1 drivers
v0x89843f160_0 .net "nab", 0 0, L_0x8985850a0;  1 drivers
v0x89843f200_0 .net "nbCin", 0 0, L_0x898585180;  1 drivers
S_0x89843aa00 .scope generate, "adder[26]" "adder[26]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428bc0 .param/l "i" 1 6 21, +C4<011010>;
S_0x89843ab80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x89843aa00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434880 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8984348c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898585260/d .functor XOR 1, L_0x89858c280, L_0x89858c320, C4<0>, C4<0>;
L_0x898585260 .delay 1 (1,1,1) L_0x898585260/d;
L_0x8985852d0/d .functor XOR 1, L_0x898585260, L_0x89858c3c0, C4<0>, C4<0>;
L_0x8985852d0 .delay 1 (1,1,1) L_0x8985852d0/d;
L_0x898585340/d .functor NAND 1, L_0x89858c280, L_0x89858c320, C4<1>, C4<1>;
L_0x898585340 .delay 1 (1,1,1) L_0x898585340/d;
L_0x8985853b0/d .functor NAND 1, L_0x89858c280, L_0x89858c3c0, C4<1>, C4<1>;
L_0x8985853b0 .delay 1 (1,1,1) L_0x8985853b0/d;
L_0x898585420/d .functor NAND 1, L_0x89858c320, L_0x89858c3c0, C4<1>, C4<1>;
L_0x898585420 .delay 1 (1,1,1) L_0x898585420/d;
L_0x898585490/d .functor NAND 1, L_0x898585340, L_0x8985853b0, L_0x898585420, C4<1>;
L_0x898585490 .delay 1 (1,1,1) L_0x898585490/d;
v0x89843f2a0_0 .net "Cin", 0 0, L_0x89858c3c0;  1 drivers
v0x89843f340_0 .net "Cout", 0 0, L_0x898585490;  1 drivers
v0x89843f3e0_0 .net "P", 0 0, L_0x898585260;  1 drivers
v0x89843f480_0 .net "S", 0 0, L_0x8985852d0;  1 drivers
v0x89843f520_0 .net "a", 0 0, L_0x89858c280;  1 drivers
v0x89843f5c0_0 .net "b", 0 0, L_0x89858c320;  1 drivers
v0x89843f660_0 .net "naCin", 0 0, L_0x8985853b0;  1 drivers
v0x89843f700_0 .net "nab", 0 0, L_0x898585340;  1 drivers
v0x89843f7a0_0 .net "nbCin", 0 0, L_0x898585420;  1 drivers
S_0x89843ad00 .scope generate, "adder[27]" "adder[27]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428c00 .param/l "i" 1 6 21, +C4<011011>;
S_0x89843ae80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x89843ad00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434900 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898434940 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898585500/d .functor XOR 1, L_0x89858c460, L_0x89858c500, C4<0>, C4<0>;
L_0x898585500 .delay 1 (1,1,1) L_0x898585500/d;
L_0x898585570/d .functor XOR 1, L_0x898585500, L_0x89858c5a0, C4<0>, C4<0>;
L_0x898585570 .delay 1 (1,1,1) L_0x898585570/d;
L_0x8985855e0/d .functor NAND 1, L_0x89858c460, L_0x89858c500, C4<1>, C4<1>;
L_0x8985855e0 .delay 1 (1,1,1) L_0x8985855e0/d;
L_0x898585650/d .functor NAND 1, L_0x89858c460, L_0x89858c5a0, C4<1>, C4<1>;
L_0x898585650 .delay 1 (1,1,1) L_0x898585650/d;
L_0x8985856c0/d .functor NAND 1, L_0x89858c500, L_0x89858c5a0, C4<1>, C4<1>;
L_0x8985856c0 .delay 1 (1,1,1) L_0x8985856c0/d;
L_0x898585730/d .functor NAND 1, L_0x8985855e0, L_0x898585650, L_0x8985856c0, C4<1>;
L_0x898585730 .delay 1 (1,1,1) L_0x898585730/d;
v0x89843f840_0 .net "Cin", 0 0, L_0x89858c5a0;  1 drivers
v0x89843f8e0_0 .net "Cout", 0 0, L_0x898585730;  1 drivers
v0x89843f980_0 .net "P", 0 0, L_0x898585500;  1 drivers
v0x89843fa20_0 .net "S", 0 0, L_0x898585570;  1 drivers
v0x89843fac0_0 .net "a", 0 0, L_0x89858c460;  1 drivers
v0x89843fb60_0 .net "b", 0 0, L_0x89858c500;  1 drivers
v0x89843fc00_0 .net "naCin", 0 0, L_0x898585650;  1 drivers
v0x89843fca0_0 .net "nab", 0 0, L_0x8985855e0;  1 drivers
v0x89843fd40_0 .net "nbCin", 0 0, L_0x8985856c0;  1 drivers
S_0x89843b000 .scope generate, "adder[28]" "adder[28]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428c40 .param/l "i" 1 6 21, +C4<011100>;
S_0x89843b180 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x89843b000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434980 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x8984349c0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x8985857a0/d .functor XOR 1, L_0x89858c640, L_0x89858c6e0, C4<0>, C4<0>;
L_0x8985857a0 .delay 1 (1,1,1) L_0x8985857a0/d;
L_0x898585810/d .functor XOR 1, L_0x8985857a0, L_0x89858c780, C4<0>, C4<0>;
L_0x898585810 .delay 1 (1,1,1) L_0x898585810/d;
L_0x898585880/d .functor NAND 1, L_0x89858c640, L_0x89858c6e0, C4<1>, C4<1>;
L_0x898585880 .delay 1 (1,1,1) L_0x898585880/d;
L_0x8985858f0/d .functor NAND 1, L_0x89858c640, L_0x89858c780, C4<1>, C4<1>;
L_0x8985858f0 .delay 1 (1,1,1) L_0x8985858f0/d;
L_0x898585960/d .functor NAND 1, L_0x89858c6e0, L_0x89858c780, C4<1>, C4<1>;
L_0x898585960 .delay 1 (1,1,1) L_0x898585960/d;
L_0x8985859d0/d .functor NAND 1, L_0x898585880, L_0x8985858f0, L_0x898585960, C4<1>;
L_0x8985859d0 .delay 1 (1,1,1) L_0x8985859d0/d;
v0x89843fde0_0 .net "Cin", 0 0, L_0x89858c780;  1 drivers
v0x89843fe80_0 .net "Cout", 0 0, L_0x8985859d0;  1 drivers
v0x89843ff20_0 .net "P", 0 0, L_0x8985857a0;  1 drivers
v0x898444000_0 .net "S", 0 0, L_0x898585810;  1 drivers
v0x8984440a0_0 .net "a", 0 0, L_0x89858c640;  1 drivers
v0x898444140_0 .net "b", 0 0, L_0x89858c6e0;  1 drivers
v0x8984441e0_0 .net "naCin", 0 0, L_0x8985858f0;  1 drivers
v0x898444280_0 .net "nab", 0 0, L_0x898585880;  1 drivers
v0x898444320_0 .net "nbCin", 0 0, L_0x898585960;  1 drivers
S_0x89843b300 .scope generate, "adder[29]" "adder[29]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428c80 .param/l "i" 1 6 21, +C4<011101>;
S_0x89843b480 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x89843b300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434a00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898434a40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898585a40/d .functor XOR 1, L_0x89858c820, L_0x89858c8c0, C4<0>, C4<0>;
L_0x898585a40 .delay 1 (1,1,1) L_0x898585a40/d;
L_0x898585ab0/d .functor XOR 1, L_0x898585a40, L_0x89858c960, C4<0>, C4<0>;
L_0x898585ab0 .delay 1 (1,1,1) L_0x898585ab0/d;
L_0x898585b20/d .functor NAND 1, L_0x89858c820, L_0x89858c8c0, C4<1>, C4<1>;
L_0x898585b20 .delay 1 (1,1,1) L_0x898585b20/d;
L_0x898585b90/d .functor NAND 1, L_0x89858c820, L_0x89858c960, C4<1>, C4<1>;
L_0x898585b90 .delay 1 (1,1,1) L_0x898585b90/d;
L_0x898585c00/d .functor NAND 1, L_0x89858c8c0, L_0x89858c960, C4<1>, C4<1>;
L_0x898585c00 .delay 1 (1,1,1) L_0x898585c00/d;
L_0x898585c70/d .functor NAND 1, L_0x898585b20, L_0x898585b90, L_0x898585c00, C4<1>;
L_0x898585c70 .delay 1 (1,1,1) L_0x898585c70/d;
v0x8984443c0_0 .net "Cin", 0 0, L_0x89858c960;  1 drivers
v0x898444460_0 .net "Cout", 0 0, L_0x898585c70;  1 drivers
v0x898444500_0 .net "P", 0 0, L_0x898585a40;  1 drivers
v0x8984445a0_0 .net "S", 0 0, L_0x898585ab0;  1 drivers
v0x898444640_0 .net "a", 0 0, L_0x89858c820;  1 drivers
v0x8984446e0_0 .net "b", 0 0, L_0x89858c8c0;  1 drivers
v0x898444780_0 .net "naCin", 0 0, L_0x898585b90;  1 drivers
v0x898444820_0 .net "nab", 0 0, L_0x898585b20;  1 drivers
v0x8984448c0_0 .net "nbCin", 0 0, L_0x898585c00;  1 drivers
S_0x89843b600 .scope generate, "adder[30]" "adder[30]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428cc0 .param/l "i" 1 6 21, +C4<011110>;
S_0x89843b780 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x89843b600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434a80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898434ac0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898585ce0/d .functor XOR 1, L_0x89858ca00, L_0x89858caa0, C4<0>, C4<0>;
L_0x898585ce0 .delay 1 (1,1,1) L_0x898585ce0/d;
L_0x898585d50/d .functor XOR 1, L_0x898585ce0, L_0x89858cb40, C4<0>, C4<0>;
L_0x898585d50 .delay 1 (1,1,1) L_0x898585d50/d;
L_0x898585dc0/d .functor NAND 1, L_0x89858ca00, L_0x89858caa0, C4<1>, C4<1>;
L_0x898585dc0 .delay 1 (1,1,1) L_0x898585dc0/d;
L_0x898585e30/d .functor NAND 1, L_0x89858ca00, L_0x89858cb40, C4<1>, C4<1>;
L_0x898585e30 .delay 1 (1,1,1) L_0x898585e30/d;
L_0x898585ea0/d .functor NAND 1, L_0x89858caa0, L_0x89858cb40, C4<1>, C4<1>;
L_0x898585ea0 .delay 1 (1,1,1) L_0x898585ea0/d;
L_0x898585f10/d .functor NAND 1, L_0x898585dc0, L_0x898585e30, L_0x898585ea0, C4<1>;
L_0x898585f10 .delay 1 (1,1,1) L_0x898585f10/d;
v0x898444960_0 .net "Cin", 0 0, L_0x89858cb40;  1 drivers
v0x898444a00_0 .net "Cout", 0 0, L_0x898585f10;  1 drivers
v0x898444aa0_0 .net "P", 0 0, L_0x898585ce0;  1 drivers
v0x898444b40_0 .net "S", 0 0, L_0x898585d50;  1 drivers
v0x898444be0_0 .net "a", 0 0, L_0x89858ca00;  1 drivers
v0x898444c80_0 .net "b", 0 0, L_0x89858caa0;  1 drivers
v0x898444d20_0 .net "naCin", 0 0, L_0x898585e30;  1 drivers
v0x898444dc0_0 .net "nab", 0 0, L_0x898585dc0;  1 drivers
v0x898444e60_0 .net "nbCin", 0 0, L_0x898585ea0;  1 drivers
S_0x89843b900 .scope generate, "adder[31]" "adder[31]" 6 21, 6 21 0, S_0x898425c80;
 .timescale -9 -9;
P_0x898428d00 .param/l "i" 1 6 21, +C4<011111>;
S_0x89843ba80 .scope module, "u0" "FA" 6 22, 7 1 0, S_0x89843b900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434b00 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898434b40 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898585f80/d .functor XOR 1, L_0x89858cbe0, L_0x89858cc80, C4<0>, C4<0>;
L_0x898585f80 .delay 1 (1,1,1) L_0x898585f80/d;
L_0x898585ff0/d .functor XOR 1, L_0x898585f80, L_0x89858cd20, C4<0>, C4<0>;
L_0x898585ff0 .delay 1 (1,1,1) L_0x898585ff0/d;
L_0x898586060/d .functor NAND 1, L_0x89858cbe0, L_0x89858cc80, C4<1>, C4<1>;
L_0x898586060 .delay 1 (1,1,1) L_0x898586060/d;
L_0x8985860d0/d .functor NAND 1, L_0x89858cbe0, L_0x89858cd20, C4<1>, C4<1>;
L_0x8985860d0 .delay 1 (1,1,1) L_0x8985860d0/d;
L_0x898586140/d .functor NAND 1, L_0x89858cc80, L_0x89858cd20, C4<1>, C4<1>;
L_0x898586140 .delay 1 (1,1,1) L_0x898586140/d;
L_0x8985861b0/d .functor NAND 1, L_0x898586060, L_0x8985860d0, L_0x898586140, C4<1>;
L_0x8985861b0 .delay 1 (1,1,1) L_0x8985861b0/d;
v0x898444f00_0 .net "Cin", 0 0, L_0x89858cd20;  1 drivers
v0x898444fa0_0 .net "Cout", 0 0, L_0x8985861b0;  1 drivers
v0x898445040_0 .net "P", 0 0, L_0x898585f80;  1 drivers
v0x8984450e0_0 .net "S", 0 0, L_0x898585ff0;  1 drivers
v0x898445180_0 .net "a", 0 0, L_0x89858cbe0;  1 drivers
v0x898445220_0 .net "b", 0 0, L_0x89858cc80;  1 drivers
v0x8984452c0_0 .net "naCin", 0 0, L_0x8985860d0;  1 drivers
v0x898445360_0 .net "nab", 0 0, L_0x898586060;  1 drivers
v0x898445400_0 .net "nbCin", 0 0, L_0x898586140;  1 drivers
S_0x89843bc00 .scope module, "instance1" "FA" 6 18, 7 1 0, S_0x898425c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "P";
    .port_info 5 /OUTPUT 1 "S";
P_0x898434b80 .param/l "nand_d" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x898434bc0 .param/l "xor_d" 0 7 4, +C4<00000000000000000000000000000001>;
L_0x898586220/d .functor XOR 1, L_0x89858cdc0, L_0x89858ce60, C4<0>, C4<0>;
L_0x898586220 .delay 1 (1,1,1) L_0x898586220/d;
L_0x898586290/d .functor XOR 1, L_0x898586220, v0x898446800_0, C4<0>, C4<0>;
L_0x898586290 .delay 1 (1,1,1) L_0x898586290/d;
L_0x898586300/d .functor NAND 1, L_0x89858cdc0, L_0x89858ce60, C4<1>, C4<1>;
L_0x898586300 .delay 1 (1,1,1) L_0x898586300/d;
L_0x898586370/d .functor NAND 1, L_0x89858cdc0, v0x898446800_0, C4<1>, C4<1>;
L_0x898586370 .delay 1 (1,1,1) L_0x898586370/d;
L_0x8985863e0/d .functor NAND 1, L_0x89858ce60, v0x898446800_0, C4<1>, C4<1>;
L_0x8985863e0 .delay 1 (1,1,1) L_0x8985863e0/d;
L_0x898586450/d .functor NAND 1, L_0x898586300, L_0x898586370, L_0x8985863e0, C4<1>;
L_0x898586450 .delay 1 (1,1,1) L_0x898586450/d;
v0x8984454a0_0 .net "Cin", 0 0, v0x898446800_0;  alias, 1 drivers
v0x898445540_0 .net "Cout", 0 0, L_0x898586450;  1 drivers
v0x8984455e0_0 .net "P", 0 0, L_0x898586220;  1 drivers
v0x898445680_0 .net "S", 0 0, L_0x898586290;  1 drivers
v0x898445720_0 .net "a", 0 0, L_0x89858cdc0;  1 drivers
v0x8984457c0_0 .net "b", 0 0, L_0x89858ce60;  1 drivers
v0x898445860_0 .net "naCin", 0 0, L_0x898586370;  1 drivers
v0x898445900_0 .net "nab", 0 0, L_0x898586300;  1 drivers
v0x8984459a0_0 .net "nbCin", 0 0, L_0x8985863e0;  1 drivers
S_0x89843bd80 .scope module, "out_reg" "register" 3 36, 8 4 0, S_0x898425800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 33 "in";
    .port_info 2 /OUTPUT 33 "out";
P_0x8984284c0 .param/l "N" 0 8 4, +C4<00000000000000000000000000100001>;
v0x8984464e0_0 .net "clk", 0 0, v0x898446a80_0;  alias, 1 drivers
v0x898446580_0 .net "in", 32 0, L_0x8997961c0;  1 drivers
v0x898446620_0 .var "out", 32 0;
E_0x899701c40 .event posedge, v0x8984463a0_0;
    .scope S_0x10359c8a0;
T_0 ;
    %wait E_0x899700cc0;
    %load/vec4 v0x898975ea0_0;
    %store/vec4 v0x898951400_0, 0, 2;
    %jmp T_0;
    .thread T_0;
    .scope S_0x10359d4d0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898a73ac0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x10359d4d0;
T_2 ;
    %delay 2, 0;
    %load/vec4 v0x898a73ac0_0;
    %inv;
    %store/vec4 v0x898a73ac0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x10359d4d0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_3.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898952800_0, 0, 1;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x8989babc0_0, 0, 1;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x8989b8a00_0, 0, 1;
    %load/vec4 v0x898952800_0;
    %pad/u 2;
    %load/vec4 v0x8989babc0_0;
    %pad/u 2;
    %add;
    %load/vec4 v0x8989b8a00_0;
    %pad/u 2;
    %add;
    %store/vec4 v0x898a73840_0, 0, 2;
T_3.2 ;
    %load/vec4 v0x898a735c0_0;
    %load/vec4 v0x898a73840_0;
    %cmp/ne;
    %jmp/0xz T_3.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_0x898a90780;
T_4 ;
    %wait E_0x899700d40;
    %load/vec4 v0x898a70280_0;
    %store/vec4 v0x898a73e80_0, 0, 3;
    %jmp T_4;
    .thread T_4;
    .scope S_0x10359ca20;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898a72d00_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x10359ca20;
T_6 ;
    %delay 3, 0;
    %load/vec4 v0x898a72d00_0;
    %inv;
    %store/vec4 v0x898a72d00_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x10359ca20;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_7.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 2;
    %store/vec4 v0x898a73c00_0, 0, 2;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 2;
    %store/vec4 v0x898a73980_0, 0, 2;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898a73700_0, 0, 1;
    %load/vec4 v0x898a73c00_0;
    %pad/u 3;
    %load/vec4 v0x898a73980_0;
    %pad/u 3;
    %add;
    %load/vec4 v0x898a73700_0;
    %pad/u 3;
    %add;
    %store/vec4 v0x898a72a80_0, 0, 3;
T_7.2 ;
    %load/vec4 v0x898a72800_0;
    %load/vec4 v0x898a72a80_0;
    %cmp/ne;
    %jmp/0xz T_7.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %end;
    .thread T_7;
    .scope S_0x898a91680;
T_8 ;
    %wait E_0x899700dc0;
    %load/vec4 v0x898a94960_0;
    %store/vec4 v0x898a94a00_0, 0, 4;
    %jmp T_8;
    .thread T_8;
    .scope S_0x898a90900;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898a94e60_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x898a90900;
T_10 ;
    %delay 4, 0;
    %load/vec4 v0x898a94e60_0;
    %inv;
    %store/vec4 v0x898a94e60_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x898a90900;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_11.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 3;
    %store/vec4 v0x898a94aa0_0, 0, 3;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 3;
    %store/vec4 v0x898a94b40_0, 0, 3;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898a94be0_0, 0, 1;
    %load/vec4 v0x898a94aa0_0;
    %pad/u 4;
    %load/vec4 v0x898a94b40_0;
    %pad/u 4;
    %add;
    %load/vec4 v0x898a94be0_0;
    %pad/u 4;
    %add;
    %store/vec4 v0x898a94f00_0, 0, 4;
T_11.2 ;
    %load/vec4 v0x898a94fa0_0;
    %load/vec4 v0x898a94f00_0;
    %cmp/ne;
    %jmp/0xz T_11.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 2, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x898a92880;
T_12 ;
    %wait E_0x899700e40;
    %load/vec4 v0x898a97480_0;
    %store/vec4 v0x898a97520_0, 0, 5;
    %jmp T_12;
    .thread T_12;
    .scope S_0x898a91800;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898a97980_0, 0, 1;
    %end;
    .thread T_13, $init;
    .scope S_0x898a91800;
T_14 ;
    %delay 5, 0;
    %load/vec4 v0x898a97980_0;
    %inv;
    %store/vec4 v0x898a97980_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x898a91800;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_15.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x898a975c0_0, 0, 4;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x898a97660_0, 0, 4;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898a97700_0, 0, 1;
    %load/vec4 v0x898a975c0_0;
    %pad/u 5;
    %load/vec4 v0x898a97660_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x898a97700_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x898a97a20_0, 0, 5;
T_15.2 ;
    %load/vec4 v0x898a97ac0_0;
    %load/vec4 v0x898a97a20_0;
    %cmp/ne;
    %jmp/0xz T_15.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 3, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_15.2;
T_15.3 ;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %end;
    .thread T_15;
    .scope S_0x898a93d80;
T_16 ;
    %wait E_0x899700ec0;
    %load/vec4 v0x898a9a580_0;
    %store/vec4 v0x898a9a620_0, 0, 6;
    %jmp T_16;
    .thread T_16;
    .scope S_0x898a92a00;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898a9aa80_0, 0, 1;
    %end;
    .thread T_17, $init;
    .scope S_0x898a92a00;
T_18 ;
    %delay 6, 0;
    %load/vec4 v0x898a9aa80_0;
    %inv;
    %store/vec4 v0x898a9aa80_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x898a92a00;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_19.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_19.1, 5;
    %jmp/1 T_19.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 5;
    %store/vec4 v0x898a9a6c0_0, 0, 5;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 5;
    %store/vec4 v0x898a9a760_0, 0, 5;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898a9a800_0, 0, 1;
    %load/vec4 v0x898a9a6c0_0;
    %pad/u 6;
    %load/vec4 v0x898a9a760_0;
    %pad/u 6;
    %add;
    %load/vec4 v0x898a9a800_0;
    %pad/u 6;
    %add;
    %store/vec4 v0x898a9ab20_0, 0, 6;
T_19.2 ;
    %load/vec4 v0x898a9abc0_0;
    %load/vec4 v0x898a9ab20_0;
    %cmp/ne;
    %jmp/0xz T_19.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_19.2;
T_19.3 ;
    %jmp T_19.0;
T_19.1 ;
    %pop/vec4 1;
    %end;
    .thread T_19;
    .scope S_0x898a9d680;
T_20 ;
    %wait E_0x899700f40;
    %load/vec4 v0x898aa1c20_0;
    %store/vec4 v0x898aa1cc0_0, 0, 7;
    %jmp T_20;
    .thread T_20;
    .scope S_0x898a9c000;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898aa2120_0, 0, 1;
    %end;
    .thread T_21, $init;
    .scope S_0x898a9c000;
T_22 ;
    %delay 7, 0;
    %load/vec4 v0x898aa2120_0;
    %inv;
    %store/vec4 v0x898aa2120_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x898a9c000;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_23.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_23.1, 5;
    %jmp/1 T_23.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 6;
    %store/vec4 v0x898aa1d60_0, 0, 6;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 6;
    %store/vec4 v0x898aa1e00_0, 0, 6;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898aa1ea0_0, 0, 1;
    %load/vec4 v0x898aa1d60_0;
    %pad/u 7;
    %load/vec4 v0x898aa1e00_0;
    %pad/u 7;
    %add;
    %load/vec4 v0x898aa1ea0_0;
    %pad/u 7;
    %add;
    %store/vec4 v0x898aa21c0_0, 0, 7;
T_23.2 ;
    %load/vec4 v0x898aa2260_0;
    %load/vec4 v0x898aa21c0_0;
    %cmp/ne;
    %jmp/0xz T_23.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 5, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_23.2;
T_23.3 ;
    %jmp T_23.0;
T_23.1 ;
    %pop/vec4 1;
    %end;
    .thread T_23;
    .scope S_0x898a9f180;
T_24 ;
    %wait E_0x899700fc0;
    %load/vec4 v0x898aa9860_0;
    %store/vec4 v0x898aa9900_0, 0, 8;
    %jmp T_24;
    .thread T_24;
    .scope S_0x898a9d800;
T_25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898aa9d60_0, 0, 1;
    %end;
    .thread T_25, $init;
    .scope S_0x898a9d800;
T_26 ;
    %delay 8, 0;
    %load/vec4 v0x898aa9d60_0;
    %inv;
    %store/vec4 v0x898aa9d60_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x898a9d800;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_27.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_27.1, 5;
    %jmp/1 T_27.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 7;
    %store/vec4 v0x898aa99a0_0, 0, 7;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 7;
    %store/vec4 v0x898aa9a40_0, 0, 7;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898aa9ae0_0, 0, 1;
    %load/vec4 v0x898aa99a0_0;
    %pad/u 8;
    %load/vec4 v0x898aa9a40_0;
    %pad/u 8;
    %add;
    %load/vec4 v0x898aa9ae0_0;
    %pad/u 8;
    %add;
    %store/vec4 v0x898aa9e00_0, 0, 8;
T_27.2 ;
    %load/vec4 v0x898aa9ea0_0;
    %load/vec4 v0x898aa9e00_0;
    %cmp/ne;
    %jmp/0xz T_27.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 6, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_27.2;
T_27.3 ;
    %jmp T_27.0;
T_27.1 ;
    %pop/vec4 1;
    %end;
    .thread T_27;
    .scope S_0x898ab1080;
T_28 ;
    %wait E_0x899701040;
    %load/vec4 v0x898ab5a40_0;
    %store/vec4 v0x898ab5ae0_0, 0, 9;
    %jmp T_28;
    .thread T_28;
    .scope S_0x898a9f300;
T_29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898ab5f40_0, 0, 1;
    %end;
    .thread T_29, $init;
    .scope S_0x898a9f300;
T_30 ;
    %delay 9, 0;
    %load/vec4 v0x898ab5f40_0;
    %inv;
    %store/vec4 v0x898ab5f40_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x898a9f300;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_31.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_31.1, 5;
    %jmp/1 T_31.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x898ab5b80_0, 0, 8;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x898ab5c20_0, 0, 8;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898ab5cc0_0, 0, 1;
    %load/vec4 v0x898ab5b80_0;
    %pad/u 9;
    %load/vec4 v0x898ab5c20_0;
    %pad/u 9;
    %add;
    %load/vec4 v0x898ab5cc0_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x898ab5fe0_0, 0, 9;
T_31.2 ;
    %load/vec4 v0x898ab6080_0;
    %load/vec4 v0x898ab5fe0_0;
    %cmp/ne;
    %jmp/0xz T_31.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 7, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_31.2;
T_31.3 ;
    %jmp T_31.0;
T_31.1 ;
    %pop/vec4 1;
    %end;
    .thread T_31;
    .scope S_0x898ab3180;
T_32 ;
    %wait E_0x8997010c0;
    %load/vec4 v0x898aba1c0_0;
    %store/vec4 v0x898aba260_0, 0, 10;
    %jmp T_32;
    .thread T_32;
    .scope S_0x898ab1200;
T_33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898aba6c0_0, 0, 1;
    %end;
    .thread T_33, $init;
    .scope S_0x898ab1200;
T_34 ;
    %delay 10, 0;
    %load/vec4 v0x898aba6c0_0;
    %inv;
    %store/vec4 v0x898aba6c0_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0x898ab1200;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_35.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_35.1, 5;
    %jmp/1 T_35.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 9;
    %store/vec4 v0x898aba300_0, 0, 9;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 9;
    %store/vec4 v0x898aba3a0_0, 0, 9;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898aba440_0, 0, 1;
    %load/vec4 v0x898aba300_0;
    %pad/u 10;
    %load/vec4 v0x898aba3a0_0;
    %pad/u 10;
    %add;
    %load/vec4 v0x898aba440_0;
    %pad/u 10;
    %add;
    %store/vec4 v0x898aba760_0, 0, 10;
T_35.2 ;
    %load/vec4 v0x898aba800_0;
    %load/vec4 v0x898aba760_0;
    %cmp/ne;
    %jmp/0xz T_35.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 8, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_35.2;
T_35.3 ;
    %jmp T_35.0;
T_35.1 ;
    %pop/vec4 1;
    %end;
    .thread T_35;
    .scope S_0x898abd680;
T_36 ;
    %wait E_0x899701140;
    %load/vec4 v0x898ac2ee0_0;
    %store/vec4 v0x898ac2f80_0, 0, 11;
    %jmp T_36;
    .thread T_36;
    .scope S_0x898ab3300;
T_37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898ac33e0_0, 0, 1;
    %end;
    .thread T_37, $init;
    .scope S_0x898ab3300;
T_38 ;
    %delay 11, 0;
    %load/vec4 v0x898ac33e0_0;
    %inv;
    %store/vec4 v0x898ac33e0_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_0x898ab3300;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_39.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_39.1, 5;
    %jmp/1 T_39.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 10;
    %store/vec4 v0x898ac3020_0, 0, 10;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 10;
    %store/vec4 v0x898ac30c0_0, 0, 10;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898ac3160_0, 0, 1;
    %load/vec4 v0x898ac3020_0;
    %pad/u 11;
    %load/vec4 v0x898ac30c0_0;
    %pad/u 11;
    %add;
    %load/vec4 v0x898ac3160_0;
    %pad/u 11;
    %add;
    %store/vec4 v0x898ac3480_0, 0, 11;
T_39.2 ;
    %load/vec4 v0x898ac3520_0;
    %load/vec4 v0x898ac3480_0;
    %cmp/ne;
    %jmp/0xz T_39.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 9, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_39.2;
T_39.3 ;
    %jmp T_39.0;
T_39.1 ;
    %pop/vec4 1;
    %end;
    .thread T_39;
    .scope S_0x898abfd80;
T_40 ;
    %wait E_0x8997011c0;
    %load/vec4 v0x898ac81e0_0;
    %store/vec4 v0x898ac8280_0, 0, 12;
    %jmp T_40;
    .thread T_40;
    .scope S_0x898abd800;
T_41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898ac86e0_0, 0, 1;
    %end;
    .thread T_41, $init;
    .scope S_0x898abd800;
T_42 ;
    %delay 12, 0;
    %load/vec4 v0x898ac86e0_0;
    %inv;
    %store/vec4 v0x898ac86e0_0, 0, 1;
    %jmp T_42;
    .thread T_42;
    .scope S_0x898abd800;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_43.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_43.1, 5;
    %jmp/1 T_43.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 11;
    %store/vec4 v0x898ac8320_0, 0, 11;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 11;
    %store/vec4 v0x898ac83c0_0, 0, 11;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898ac8460_0, 0, 1;
    %load/vec4 v0x898ac8320_0;
    %pad/u 12;
    %load/vec4 v0x898ac83c0_0;
    %pad/u 12;
    %add;
    %load/vec4 v0x898ac8460_0;
    %pad/u 12;
    %add;
    %store/vec4 v0x898ac8780_0, 0, 12;
T_43.2 ;
    %load/vec4 v0x898ac8820_0;
    %load/vec4 v0x898ac8780_0;
    %cmp/ne;
    %jmp/0xz T_43.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 10, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_43.2;
T_43.3 ;
    %jmp T_43.0;
T_43.1 ;
    %pop/vec4 1;
    %end;
    .thread T_43;
    .scope S_0x898ace880;
T_44 ;
    %wait E_0x899701240;
    %load/vec4 v0x898ad5a40_0;
    %store/vec4 v0x898ad5ae0_0, 0, 13;
    %jmp T_44;
    .thread T_44;
    .scope S_0x898acc000;
T_45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898ad5f40_0, 0, 1;
    %end;
    .thread T_45, $init;
    .scope S_0x898acc000;
T_46 ;
    %delay 13, 0;
    %load/vec4 v0x898ad5f40_0;
    %inv;
    %store/vec4 v0x898ad5f40_0, 0, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_0x898acc000;
T_47 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_47.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_47.1, 5;
    %jmp/1 T_47.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 12;
    %store/vec4 v0x898ad5b80_0, 0, 12;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 12;
    %store/vec4 v0x898ad5c20_0, 0, 12;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898ad5cc0_0, 0, 1;
    %load/vec4 v0x898ad5b80_0;
    %pad/u 13;
    %load/vec4 v0x898ad5c20_0;
    %pad/u 13;
    %add;
    %load/vec4 v0x898ad5cc0_0;
    %pad/u 13;
    %add;
    %store/vec4 v0x898ad5fe0_0, 0, 13;
T_47.2 ;
    %load/vec4 v0x898ad6080_0;
    %load/vec4 v0x898ad5fe0_0;
    %cmp/ne;
    %jmp/0xz T_47.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 11, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_47.2;
T_47.3 ;
    %jmp T_47.0;
T_47.1 ;
    %pop/vec4 1;
    %end;
    .thread T_47;
    .scope S_0x898ad9680;
T_48 ;
    %wait E_0x8997012c0;
    %load/vec4 v0x898adf840_0;
    %store/vec4 v0x898adf8e0_0, 0, 14;
    %jmp T_48;
    .thread T_48;
    .scope S_0x898acea00;
T_49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898adfd40_0, 0, 1;
    %end;
    .thread T_49, $init;
    .scope S_0x898acea00;
T_50 ;
    %delay 14, 0;
    %load/vec4 v0x898adfd40_0;
    %inv;
    %store/vec4 v0x898adfd40_0, 0, 1;
    %jmp T_50;
    .thread T_50;
    .scope S_0x898acea00;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_51.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_51.1, 5;
    %jmp/1 T_51.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 13;
    %store/vec4 v0x898adf980_0, 0, 13;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 13;
    %store/vec4 v0x898adfa20_0, 0, 13;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898adfac0_0, 0, 1;
    %load/vec4 v0x898adf980_0;
    %pad/u 14;
    %load/vec4 v0x898adfa20_0;
    %pad/u 14;
    %add;
    %load/vec4 v0x898adfac0_0;
    %pad/u 14;
    %add;
    %store/vec4 v0x898adfde0_0, 0, 14;
T_51.2 ;
    %load/vec4 v0x898adfe80_0;
    %load/vec4 v0x898adfde0_0;
    %cmp/ne;
    %jmp/0xz T_51.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 12, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_51.2;
T_51.3 ;
    %jmp T_51.0;
T_51.1 ;
    %pop/vec4 1;
    %end;
    .thread T_51;
    .scope S_0x898ae4780;
T_52 ;
    %wait E_0x899701340;
    %load/vec4 v0x898ae9c20_0;
    %store/vec4 v0x898ae9cc0_0, 0, 15;
    %jmp T_52;
    .thread T_52;
    .scope S_0x898ad9800;
T_53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898aea120_0, 0, 1;
    %end;
    .thread T_53, $init;
    .scope S_0x898ad9800;
T_54 ;
    %delay 15, 0;
    %load/vec4 v0x898aea120_0;
    %inv;
    %store/vec4 v0x898aea120_0, 0, 1;
    %jmp T_54;
    .thread T_54;
    .scope S_0x898ad9800;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_55.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_55.1, 5;
    %jmp/1 T_55.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 14;
    %store/vec4 v0x898ae9d60_0, 0, 14;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 14;
    %store/vec4 v0x898ae9e00_0, 0, 14;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898ae9ea0_0, 0, 1;
    %load/vec4 v0x898ae9d60_0;
    %pad/u 15;
    %load/vec4 v0x898ae9e00_0;
    %pad/u 15;
    %add;
    %load/vec4 v0x898ae9ea0_0;
    %pad/u 15;
    %add;
    %store/vec4 v0x898aea1c0_0, 0, 15;
T_55.2 ;
    %load/vec4 v0x898aea260_0;
    %load/vec4 v0x898aea1c0_0;
    %cmp/ne;
    %jmp/0xz T_55.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 13, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_55.2;
T_55.3 ;
    %jmp T_55.0;
T_55.1 ;
    %pop/vec4 1;
    %end;
    .thread T_55;
    .scope S_0x898ae7a80;
T_56 ;
    %wait E_0x8997013c0;
    %load/vec4 v0x898af45a0_0;
    %store/vec4 v0x898af4640_0, 0, 16;
    %jmp T_56;
    .thread T_56;
    .scope S_0x898ae4900;
T_57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898af4aa0_0, 0, 1;
    %end;
    .thread T_57, $init;
    .scope S_0x898ae4900;
T_58 ;
    %delay 16, 0;
    %load/vec4 v0x898af4aa0_0;
    %inv;
    %store/vec4 v0x898af4aa0_0, 0, 1;
    %jmp T_58;
    .thread T_58;
    .scope S_0x898ae4900;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_59.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_59.1, 5;
    %jmp/1 T_59.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 15;
    %store/vec4 v0x898af46e0_0, 0, 15;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 15;
    %store/vec4 v0x898af4780_0, 0, 15;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898af4820_0, 0, 1;
    %load/vec4 v0x898af46e0_0;
    %pad/u 16;
    %load/vec4 v0x898af4780_0;
    %pad/u 16;
    %add;
    %load/vec4 v0x898af4820_0;
    %pad/u 16;
    %add;
    %store/vec4 v0x898af4b40_0, 0, 16;
T_59.2 ;
    %load/vec4 v0x898af4be0_0;
    %load/vec4 v0x898af4b40_0;
    %cmp/ne;
    %jmp/0xz T_59.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 14, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_59.2;
T_59.3 ;
    %jmp T_59.0;
T_59.1 ;
    %pop/vec4 1;
    %end;
    .thread T_59;
    .scope S_0x898afb180;
T_60 ;
    %wait E_0x899701440;
    %load/vec4 v0x898b03480_0;
    %store/vec4 v0x898b03520_0, 0, 17;
    %jmp T_60;
    .thread T_60;
    .scope S_0x898ae7c00;
T_61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898b03980_0, 0, 1;
    %end;
    .thread T_61, $init;
    .scope S_0x898ae7c00;
T_62 ;
    %delay 17, 0;
    %load/vec4 v0x898b03980_0;
    %inv;
    %store/vec4 v0x898b03980_0, 0, 1;
    %jmp T_62;
    .thread T_62;
    .scope S_0x898ae7c00;
T_63 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_63.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_63.1, 5;
    %jmp/1 T_63.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x898b035c0_0, 0, 16;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x898b03660_0, 0, 16;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898b03700_0, 0, 1;
    %load/vec4 v0x898b035c0_0;
    %pad/u 17;
    %load/vec4 v0x898b03660_0;
    %pad/u 17;
    %add;
    %load/vec4 v0x898b03700_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x898b03a20_0, 0, 17;
T_63.2 ;
    %load/vec4 v0x898b03ac0_0;
    %load/vec4 v0x898b03a20_0;
    %cmp/ne;
    %jmp/0xz T_63.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 15, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_63.2;
T_63.3 ;
    %jmp T_63.0;
T_63.1 ;
    %pop/vec4 1;
    %end;
    .thread T_63;
    .scope S_0x898b0ab80;
T_64 ;
    %wait E_0x8997014c0;
    %load/vec4 v0x898b0e940_0;
    %store/vec4 v0x898b0e9e0_0, 0, 18;
    %jmp T_64;
    .thread T_64;
    .scope S_0x898afb300;
T_65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898b0ee40_0, 0, 1;
    %end;
    .thread T_65, $init;
    .scope S_0x898afb300;
T_66 ;
    %delay 18, 0;
    %load/vec4 v0x898b0ee40_0;
    %inv;
    %store/vec4 v0x898b0ee40_0, 0, 1;
    %jmp T_66;
    .thread T_66;
    .scope S_0x898afb300;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_67.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_67.1, 5;
    %jmp/1 T_67.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 17;
    %store/vec4 v0x898b0ea80_0, 0, 17;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 17;
    %store/vec4 v0x898b0eb20_0, 0, 17;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898b0ebc0_0, 0, 1;
    %load/vec4 v0x898b0ea80_0;
    %pad/u 18;
    %load/vec4 v0x898b0eb20_0;
    %pad/u 18;
    %add;
    %load/vec4 v0x898b0ebc0_0;
    %pad/u 18;
    %add;
    %store/vec4 v0x898b0eee0_0, 0, 18;
T_67.2 ;
    %load/vec4 v0x898b0ef80_0;
    %load/vec4 v0x898b0eee0_0;
    %cmp/ne;
    %jmp/0xz T_67.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 16, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_67.2;
T_67.3 ;
    %jmp T_67.0;
T_67.1 ;
    %pop/vec4 1;
    %end;
    .thread T_67;
    .scope S_0x898b1a880;
T_68 ;
    %wait E_0x899701540;
    %load/vec4 v0x898b1e3a0_0;
    %store/vec4 v0x898b1e440_0, 0, 19;
    %jmp T_68;
    .thread T_68;
    .scope S_0x898b0ad00;
T_69 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898b1e8a0_0, 0, 1;
    %end;
    .thread T_69, $init;
    .scope S_0x898b0ad00;
T_70 ;
    %delay 19, 0;
    %load/vec4 v0x898b1e8a0_0;
    %inv;
    %store/vec4 v0x898b1e8a0_0, 0, 1;
    %jmp T_70;
    .thread T_70;
    .scope S_0x898b0ad00;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_71.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_71.1, 5;
    %jmp/1 T_71.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 18;
    %store/vec4 v0x898b1e4e0_0, 0, 18;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 18;
    %store/vec4 v0x898b1e580_0, 0, 18;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898b1e620_0, 0, 1;
    %load/vec4 v0x898b1e4e0_0;
    %pad/u 19;
    %load/vec4 v0x898b1e580_0;
    %pad/u 19;
    %add;
    %load/vec4 v0x898b1e620_0;
    %pad/u 19;
    %add;
    %store/vec4 v0x898b1e940_0, 0, 19;
T_71.2 ;
    %load/vec4 v0x898b1e9e0_0;
    %load/vec4 v0x898b1e940_0;
    %cmp/ne;
    %jmp/0xz T_71.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 17, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_71.2;
T_71.3 ;
    %jmp T_71.0;
T_71.1 ;
    %pop/vec4 1;
    %end;
    .thread T_71;
    .scope S_0x898b26880;
T_72 ;
    %wait E_0x8997015c0;
    %load/vec4 v0x898b2e3a0_0;
    %store/vec4 v0x898b2e440_0, 0, 20;
    %jmp T_72;
    .thread T_72;
    .scope S_0x898b1aa00;
T_73 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898b2e8a0_0, 0, 1;
    %end;
    .thread T_73, $init;
    .scope S_0x898b1aa00;
T_74 ;
    %delay 20, 0;
    %load/vec4 v0x898b2e8a0_0;
    %inv;
    %store/vec4 v0x898b2e8a0_0, 0, 1;
    %jmp T_74;
    .thread T_74;
    .scope S_0x898b1aa00;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_75.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_75.1, 5;
    %jmp/1 T_75.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 19;
    %store/vec4 v0x898b2e4e0_0, 0, 19;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 19;
    %store/vec4 v0x898b2e580_0, 0, 19;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898b2e620_0, 0, 1;
    %load/vec4 v0x898b2e4e0_0;
    %pad/u 20;
    %load/vec4 v0x898b2e580_0;
    %pad/u 20;
    %add;
    %load/vec4 v0x898b2e620_0;
    %pad/u 20;
    %add;
    %store/vec4 v0x898b2e940_0, 0, 20;
T_75.2 ;
    %load/vec4 v0x898b2e9e0_0;
    %load/vec4 v0x898b2e940_0;
    %cmp/ne;
    %jmp/0xz T_75.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 18, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_75.2;
T_75.3 ;
    %jmp T_75.0;
T_75.1 ;
    %pop/vec4 1;
    %end;
    .thread T_75;
    .scope S_0x898b36b80;
T_76 ;
    %wait E_0x899701640;
    %load/vec4 v0x898b3a940_0;
    %store/vec4 v0x898b3a9e0_0, 0, 21;
    %jmp T_76;
    .thread T_76;
    .scope S_0x898b26a00;
T_77 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898b3ae40_0, 0, 1;
    %end;
    .thread T_77, $init;
    .scope S_0x898b26a00;
T_78 ;
    %delay 21, 0;
    %load/vec4 v0x898b3ae40_0;
    %inv;
    %store/vec4 v0x898b3ae40_0, 0, 1;
    %jmp T_78;
    .thread T_78;
    .scope S_0x898b26a00;
T_79 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_79.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_79.1, 5;
    %jmp/1 T_79.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 20;
    %store/vec4 v0x898b3aa80_0, 0, 20;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 20;
    %store/vec4 v0x898b3ab20_0, 0, 20;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898b3abc0_0, 0, 1;
    %load/vec4 v0x898b3aa80_0;
    %pad/u 21;
    %load/vec4 v0x898b3ab20_0;
    %pad/u 21;
    %add;
    %load/vec4 v0x898b3abc0_0;
    %pad/u 21;
    %add;
    %store/vec4 v0x898b3aee0_0, 0, 21;
T_79.2 ;
    %load/vec4 v0x898b3af80_0;
    %load/vec4 v0x898b3aee0_0;
    %cmp/ne;
    %jmp/0xz T_79.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 19, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_79.2;
T_79.3 ;
    %jmp T_79.0;
T_79.1 ;
    %pop/vec4 1;
    %end;
    .thread T_79;
    .scope S_0x898b43180;
T_80 ;
    %wait E_0x8997016c0;
    %load/vec4 v0x898b4b480_0;
    %store/vec4 v0x898b4b520_0, 0, 22;
    %jmp T_80;
    .thread T_80;
    .scope S_0x898b36d00;
T_81 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898b4b980_0, 0, 1;
    %end;
    .thread T_81, $init;
    .scope S_0x898b36d00;
T_82 ;
    %delay 22, 0;
    %load/vec4 v0x898b4b980_0;
    %inv;
    %store/vec4 v0x898b4b980_0, 0, 1;
    %jmp T_82;
    .thread T_82;
    .scope S_0x898b36d00;
T_83 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_83.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_83.1, 5;
    %jmp/1 T_83.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 21;
    %store/vec4 v0x898b4b5c0_0, 0, 21;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 21;
    %store/vec4 v0x898b4b660_0, 0, 21;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898b4b700_0, 0, 1;
    %load/vec4 v0x898b4b5c0_0;
    %pad/u 22;
    %load/vec4 v0x898b4b660_0;
    %pad/u 22;
    %add;
    %load/vec4 v0x898b4b700_0;
    %pad/u 22;
    %add;
    %store/vec4 v0x898b4ba20_0, 0, 22;
T_83.2 ;
    %load/vec4 v0x898b4bac0_0;
    %load/vec4 v0x898b4ba20_0;
    %cmp/ne;
    %jmp/0xz T_83.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 20, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_83.2;
T_83.3 ;
    %jmp T_83.0;
T_83.1 ;
    %pop/vec4 1;
    %end;
    .thread T_83;
    .scope S_0x898b63a80;
T_84 ;
    %wait E_0x899701740;
    %load/vec4 v0x898b6c5a0_0;
    %store/vec4 v0x898b6c640_0, 0, 23;
    %jmp T_84;
    .thread T_84;
    .scope S_0x898b43300;
T_85 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898b6caa0_0, 0, 1;
    %end;
    .thread T_85, $init;
    .scope S_0x898b43300;
T_86 ;
    %delay 23, 0;
    %load/vec4 v0x898b6caa0_0;
    %inv;
    %store/vec4 v0x898b6caa0_0, 0, 1;
    %jmp T_86;
    .thread T_86;
    .scope S_0x898b43300;
T_87 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_87.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_87.1, 5;
    %jmp/1 T_87.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 22;
    %store/vec4 v0x898b6c6e0_0, 0, 22;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 22;
    %store/vec4 v0x898b6c780_0, 0, 22;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898b6c820_0, 0, 1;
    %load/vec4 v0x898b6c6e0_0;
    %pad/u 23;
    %load/vec4 v0x898b6c780_0;
    %pad/u 23;
    %add;
    %load/vec4 v0x898b6c820_0;
    %pad/u 23;
    %add;
    %store/vec4 v0x898b6cb40_0, 0, 23;
T_87.2 ;
    %load/vec4 v0x898b6cbe0_0;
    %load/vec4 v0x898b6cb40_0;
    %cmp/ne;
    %jmp/0xz T_87.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 21, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_87.2;
T_87.3 ;
    %jmp T_87.0;
T_87.1 ;
    %pop/vec4 1;
    %end;
    .thread T_87;
    .scope S_0x898b78780;
T_88 ;
    %wait E_0x8997017c0;
    %load/vec4 v0x898b7dc20_0;
    %store/vec4 v0x898b7dcc0_0, 0, 24;
    %jmp T_88;
    .thread T_88;
    .scope S_0x898b63c00;
T_89 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898b7e120_0, 0, 1;
    %end;
    .thread T_89, $init;
    .scope S_0x898b63c00;
T_90 ;
    %delay 24, 0;
    %load/vec4 v0x898b7e120_0;
    %inv;
    %store/vec4 v0x898b7e120_0, 0, 1;
    %jmp T_90;
    .thread T_90;
    .scope S_0x898b63c00;
T_91 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_91.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_91.1, 5;
    %jmp/1 T_91.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 23;
    %store/vec4 v0x898b7dd60_0, 0, 23;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 23;
    %store/vec4 v0x898b7de00_0, 0, 23;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898b7dea0_0, 0, 1;
    %load/vec4 v0x898b7dd60_0;
    %pad/u 24;
    %load/vec4 v0x898b7de00_0;
    %pad/u 24;
    %add;
    %load/vec4 v0x898b7dea0_0;
    %pad/u 24;
    %add;
    %store/vec4 v0x898b7e1c0_0, 0, 24;
T_91.2 ;
    %load/vec4 v0x898b7e260_0;
    %load/vec4 v0x898b7e1c0_0;
    %cmp/ne;
    %jmp/0xz T_91.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 22, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_91.2;
T_91.3 ;
    %jmp T_91.0;
T_91.1 ;
    %pop/vec4 1;
    %end;
    .thread T_91;
    .scope S_0x898b85680;
T_92 ;
    %wait E_0x899701840;
    %load/vec4 v0x898b8b840_0;
    %store/vec4 v0x898b8b8e0_0, 0, 25;
    %jmp T_92;
    .thread T_92;
    .scope S_0x898b78900;
T_93 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898b8bd40_0, 0, 1;
    %end;
    .thread T_93, $init;
    .scope S_0x898b78900;
T_94 ;
    %delay 25, 0;
    %load/vec4 v0x898b8bd40_0;
    %inv;
    %store/vec4 v0x898b8bd40_0, 0, 1;
    %jmp T_94;
    .thread T_94;
    .scope S_0x898b78900;
T_95 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_95.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_95.1, 5;
    %jmp/1 T_95.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 24;
    %store/vec4 v0x898b8b980_0, 0, 24;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 24;
    %store/vec4 v0x898b8ba20_0, 0, 24;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898b8bac0_0, 0, 1;
    %load/vec4 v0x898b8b980_0;
    %pad/u 25;
    %load/vec4 v0x898b8ba20_0;
    %pad/u 25;
    %add;
    %load/vec4 v0x898b8bac0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x898b8bde0_0, 0, 25;
T_95.2 ;
    %load/vec4 v0x898b8be80_0;
    %load/vec4 v0x898b8bde0_0;
    %cmp/ne;
    %jmp/0xz T_95.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 23, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_95.2;
T_95.3 ;
    %jmp T_95.0;
T_95.1 ;
    %pop/vec4 1;
    %end;
    .thread T_95;
    .scope S_0x898b96880;
T_96 ;
    %wait E_0x8997018c0;
    %load/vec4 v0x898ba5a40_0;
    %store/vec4 v0x898ba5ae0_0, 0, 26;
    %jmp T_96;
    .thread T_96;
    .scope S_0x898b85800;
T_97 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898ba5f40_0, 0, 1;
    %end;
    .thread T_97, $init;
    .scope S_0x898b85800;
T_98 ;
    %delay 26, 0;
    %load/vec4 v0x898ba5f40_0;
    %inv;
    %store/vec4 v0x898ba5f40_0, 0, 1;
    %jmp T_98;
    .thread T_98;
    .scope S_0x898b85800;
T_99 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_99.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_99.1, 5;
    %jmp/1 T_99.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 25;
    %store/vec4 v0x898ba5b80_0, 0, 25;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 25;
    %store/vec4 v0x898ba5c20_0, 0, 25;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898ba5cc0_0, 0, 1;
    %load/vec4 v0x898ba5b80_0;
    %pad/u 26;
    %load/vec4 v0x898ba5c20_0;
    %pad/u 26;
    %add;
    %load/vec4 v0x898ba5cc0_0;
    %pad/u 26;
    %add;
    %store/vec4 v0x898ba5fe0_0, 0, 26;
T_99.2 ;
    %load/vec4 v0x898ba6080_0;
    %load/vec4 v0x898ba5fe0_0;
    %cmp/ne;
    %jmp/0xz T_99.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 24, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_99.2;
T_99.3 ;
    %jmp T_99.0;
T_99.1 ;
    %pop/vec4 1;
    %end;
    .thread T_99;
    .scope S_0x898babd80;
T_100 ;
    %wait E_0x899701940;
    %load/vec4 v0x898bb41e0_0;
    %store/vec4 v0x898bb4280_0, 0, 27;
    %jmp T_100;
    .thread T_100;
    .scope S_0x898b96a00;
T_101 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898bb46e0_0, 0, 1;
    %end;
    .thread T_101, $init;
    .scope S_0x898b96a00;
T_102 ;
    %delay 27, 0;
    %load/vec4 v0x898bb46e0_0;
    %inv;
    %store/vec4 v0x898bb46e0_0, 0, 1;
    %jmp T_102;
    .thread T_102;
    .scope S_0x898b96a00;
T_103 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_103.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_103.1, 5;
    %jmp/1 T_103.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 26;
    %store/vec4 v0x898bb4320_0, 0, 26;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 26;
    %store/vec4 v0x898bb43c0_0, 0, 26;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898bb4460_0, 0, 1;
    %load/vec4 v0x898bb4320_0;
    %pad/u 27;
    %load/vec4 v0x898bb43c0_0;
    %pad/u 27;
    %add;
    %load/vec4 v0x898bb4460_0;
    %pad/u 27;
    %add;
    %store/vec4 v0x898bb4780_0, 0, 27;
T_103.2 ;
    %load/vec4 v0x898bb4820_0;
    %load/vec4 v0x898bb4780_0;
    %cmp/ne;
    %jmp/0xz T_103.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 25, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_103.2;
T_103.3 ;
    %jmp T_103.0;
T_103.1 ;
    %pop/vec4 1;
    %end;
    .thread T_103;
    .scope S_0x898bc1680;
T_104 ;
    %wait E_0x8997019c0;
    %load/vec4 v0x898bc6ee0_0;
    %store/vec4 v0x898bc6f80_0, 0, 28;
    %jmp T_104;
    .thread T_104;
    .scope S_0x898bb8000;
T_105 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898bc73e0_0, 0, 1;
    %end;
    .thread T_105, $init;
    .scope S_0x898bb8000;
T_106 ;
    %delay 28, 0;
    %load/vec4 v0x898bc73e0_0;
    %inv;
    %store/vec4 v0x898bc73e0_0, 0, 1;
    %jmp T_106;
    .thread T_106;
    .scope S_0x898bb8000;
T_107 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_107.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_107.1, 5;
    %jmp/1 T_107.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 27;
    %store/vec4 v0x898bc7020_0, 0, 27;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 27;
    %store/vec4 v0x898bc70c0_0, 0, 27;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898bc7160_0, 0, 1;
    %load/vec4 v0x898bc7020_0;
    %pad/u 28;
    %load/vec4 v0x898bc70c0_0;
    %pad/u 28;
    %add;
    %load/vec4 v0x898bc7160_0;
    %pad/u 28;
    %add;
    %store/vec4 v0x898bc7480_0, 0, 28;
T_107.2 ;
    %load/vec4 v0x898bc7520_0;
    %load/vec4 v0x898bc7480_0;
    %cmp/ne;
    %jmp/0xz T_107.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 26, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_107.2;
T_107.3 ;
    %jmp T_107.0;
T_107.1 ;
    %pop/vec4 1;
    %end;
    .thread T_107;
    .scope S_0x898bd3180;
T_108 ;
    %wait E_0x899701a40;
    %load/vec4 v0x898bda1c0_0;
    %store/vec4 v0x898bda260_0, 0, 29;
    %jmp T_108;
    .thread T_108;
    .scope S_0x898bc1800;
T_109 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898bda6c0_0, 0, 1;
    %end;
    .thread T_109, $init;
    .scope S_0x898bc1800;
T_110 ;
    %delay 29, 0;
    %load/vec4 v0x898bda6c0_0;
    %inv;
    %store/vec4 v0x898bda6c0_0, 0, 1;
    %jmp T_110;
    .thread T_110;
    .scope S_0x898bc1800;
T_111 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_111.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_111.1, 5;
    %jmp/1 T_111.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 28;
    %store/vec4 v0x898bda300_0, 0, 28;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 28;
    %store/vec4 v0x898bda3a0_0, 0, 28;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898bda440_0, 0, 1;
    %load/vec4 v0x898bda300_0;
    %pad/u 29;
    %load/vec4 v0x898bda3a0_0;
    %pad/u 29;
    %add;
    %load/vec4 v0x898bda440_0;
    %pad/u 29;
    %add;
    %store/vec4 v0x898bda760_0, 0, 29;
T_111.2 ;
    %load/vec4 v0x898bda800_0;
    %load/vec4 v0x898bda760_0;
    %cmp/ne;
    %jmp/0xz T_111.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 27, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_111.2;
T_111.3 ;
    %jmp T_111.0;
T_111.1 ;
    %pop/vec4 1;
    %end;
    .thread T_111;
    .scope S_0x898bed080;
T_112 ;
    %wait E_0x899701ac0;
    %load/vec4 v0x898bf1a40_0;
    %store/vec4 v0x898bf1ae0_0, 0, 30;
    %jmp T_112;
    .thread T_112;
    .scope S_0x898bd3300;
T_113 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898bf1f40_0, 0, 1;
    %end;
    .thread T_113, $init;
    .scope S_0x898bd3300;
T_114 ;
    %delay 30, 0;
    %load/vec4 v0x898bf1f40_0;
    %inv;
    %store/vec4 v0x898bf1f40_0, 0, 1;
    %jmp T_114;
    .thread T_114;
    .scope S_0x898bd3300;
T_115 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_115.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_115.1, 5;
    %jmp/1 T_115.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 29;
    %store/vec4 v0x898bf1b80_0, 0, 29;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 29;
    %store/vec4 v0x898bf1c20_0, 0, 29;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898bf1cc0_0, 0, 1;
    %load/vec4 v0x898bf1b80_0;
    %pad/u 30;
    %load/vec4 v0x898bf1c20_0;
    %pad/u 30;
    %add;
    %load/vec4 v0x898bf1cc0_0;
    %pad/u 30;
    %add;
    %store/vec4 v0x898bf1fe0_0, 0, 30;
T_115.2 ;
    %load/vec4 v0x898bf2080_0;
    %load/vec4 v0x898bf1fe0_0;
    %cmp/ne;
    %jmp/0xz T_115.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 28, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_115.2;
T_115.3 ;
    %jmp T_115.0;
T_115.1 ;
    %pop/vec4 1;
    %end;
    .thread T_115;
    .scope S_0x898bff180;
T_116 ;
    %wait E_0x899701b40;
    %load/vec4 v0x898405860_0;
    %store/vec4 v0x898405900_0, 0, 31;
    %jmp T_116;
    .thread T_116;
    .scope S_0x898bed200;
T_117 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898405d60_0, 0, 1;
    %end;
    .thread T_117, $init;
    .scope S_0x898bed200;
T_118 ;
    %delay 31, 0;
    %load/vec4 v0x898405d60_0;
    %inv;
    %store/vec4 v0x898405d60_0, 0, 1;
    %jmp T_118;
    .thread T_118;
    .scope S_0x898bed200;
T_119 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_119.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_119.1, 5;
    %jmp/1 T_119.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 30;
    %store/vec4 v0x8984059a0_0, 0, 30;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 30;
    %store/vec4 v0x898405a40_0, 0, 30;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898405ae0_0, 0, 1;
    %load/vec4 v0x8984059a0_0;
    %pad/u 31;
    %load/vec4 v0x898405a40_0;
    %pad/u 31;
    %add;
    %load/vec4 v0x898405ae0_0;
    %pad/u 31;
    %add;
    %store/vec4 v0x898405e00_0, 0, 31;
T_119.2 ;
    %load/vec4 v0x898405ea0_0;
    %load/vec4 v0x898405e00_0;
    %cmp/ne;
    %jmp/0xz T_119.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 29, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_119.2;
T_119.3 ;
    %jmp T_119.0;
T_119.1 ;
    %pop/vec4 1;
    %end;
    .thread T_119;
    .scope S_0x898425680;
T_120 ;
    %wait E_0x899701bc0;
    %load/vec4 v0x89842dc20_0;
    %store/vec4 v0x89842dcc0_0, 0, 32;
    %jmp T_120;
    .thread T_120;
    .scope S_0x898bff300;
T_121 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x89842e120_0, 0, 1;
    %end;
    .thread T_121, $init;
    .scope S_0x898bff300;
T_122 ;
    %delay 32, 0;
    %load/vec4 v0x89842e120_0;
    %inv;
    %store/vec4 v0x89842e120_0, 0, 1;
    %jmp T_122;
    .thread T_122;
    .scope S_0x898bff300;
T_123 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_123.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_123.1, 5;
    %jmp/1 T_123.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 31;
    %store/vec4 v0x89842dd60_0, 0, 31;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 31;
    %store/vec4 v0x89842de00_0, 0, 31;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x89842dea0_0, 0, 1;
    %load/vec4 v0x89842dd60_0;
    %pad/u 32;
    %load/vec4 v0x89842de00_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x89842dea0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x89842e1c0_0, 0, 32;
T_123.2 ;
    %load/vec4 v0x89842e260_0;
    %load/vec4 v0x89842e1c0_0;
    %cmp/ne;
    %jmp/0xz T_123.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 30, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_123.2;
T_123.3 ;
    %jmp T_123.0;
T_123.1 ;
    %pop/vec4 1;
    %end;
    .thread T_123;
    .scope S_0x89843bd80;
T_124 ;
    %wait E_0x899701c40;
    %load/vec4 v0x898446580_0;
    %store/vec4 v0x898446620_0, 0, 33;
    %jmp T_124;
    .thread T_124;
    .scope S_0x898425800;
T_125 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x898446a80_0, 0, 1;
    %end;
    .thread T_125, $init;
    .scope S_0x898425800;
T_126 ;
    %delay 33, 0;
    %load/vec4 v0x898446a80_0;
    %inv;
    %store/vec4 v0x898446a80_0, 0, 1;
    %jmp T_126;
    .thread T_126;
    .scope S_0x898425800;
T_127 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %load/vec4 v0x898446e40_0;
T_127.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_127.1, 5;
    %jmp/1 T_127.1, 4;
    %subi 1, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %store/vec4 v0x8984466c0_0, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %store/vec4 v0x898446760_0, 0, 32;
    %vpi_func 3 43 "$random" 32, v0x898446da0_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x898446800_0, 0, 1;
    %load/vec4 v0x8984466c0_0;
    %pad/u 33;
    %load/vec4 v0x898446760_0;
    %pad/u 33;
    %add;
    %load/vec4 v0x898446800_0;
    %pad/u 33;
    %add;
    %store/vec4 v0x898446b20_0, 0, 33;
T_127.2 ;
    %load/vec4 v0x898446bc0_0;
    %load/vec4 v0x898446b20_0;
    %cmp/ne;
    %jmp/0xz T_127.3, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x898446d00, 3;
    %pushi/vec4 1, 0, 32;
    %add;
    %flag_set/imm 4, 0;
    %ix/load 4, 31, 0;
    %store/vec4a v0x898446d00, 4, 0;
    %delay 1, 0;
    %jmp T_127.2;
T_127.3 ;
    %jmp T_127.0;
T_127.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 54 "$finish" {0 0 0};
    %end;
    .thread T_127;
    .scope S_0x1035aa990;
T_128 ;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x898446da0_0, 0, 32;
    %pushi/vec4 100000, 0, 32;
    %store/vec4 v0x898446e40_0, 0, 32;
    %end;
    .thread T_128, $init;
    .scope S_0x1035aa990;
T_129 ;
    %vpi_call/w 3 65 "$display", "simulation done storing results" {0 0 0};
    %vpi_func 3 67 "$fopen" 32, "DRCA_latency.csv", "w" {0 0 0};
    %store/vec4 v0x898446c60_0, 0, 32;
    %load/vec4 v0x898446c60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_129.0, 4;
    %vpi_call/w 3 69 "$display", "ERROR: could not open CSV file." {0 0 0};
    %vpi_call/w 3 70 "$finish" {0 0 0};
T_129.0 ;
    %vpi_call/w 3 74 "$fwrite", v0x898446c60_0, "bit_width,total_latency_ns,tests\012" {0 0 0};
    %fork t_1, S_0x10359d350;
    %jmp t_0;
    .scope S_0x10359d350;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x898a2f340_0, 0, 32;
T_129.2 ; Top of for-loop
    %load/vec4 v0x898a2f340_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
	  %jmp/0xz T_129.3, 5;
    %load/vec4 v0x898a2f340_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x898446d00, 4;
    %vpi_call/w 3 77 "$fwrite", v0x898446c60_0, "%0d,%0d,%0d\012", v0x898a2f340_0, S<0,vec4,s32>, v0x898446e40_0 {1 0 0};
T_129.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x898a2f340_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x898a2f340_0, 0, 32;
    %jmp T_129.2;
T_129.3 ; for-loop exit label
    %end;
    .scope S_0x1035aa990;
t_0 %join;
    %vpi_call/w 3 80 "$fclose", v0x898446c60_0 {0 0 0};
    %vpi_call/w 3 82 "$display", "results stored in DRCA_latency.csv" {0 0 0};
    %end;
    .thread T_129, $final;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "latency_DRCA_tb.v";
    "./DRCA.v";
    "./buffer.v";
    "./RCA.v";
    "./FA.v";
    "./register.v";
