-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             r0678912@amazone.esat.kuleuven.be                   
-- Generated date:           Tue Jul 13 11:46:54 CEST 2021                       

Solution Settings: top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2
  Current state: switching
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/core.h
      $MGC_HOME/shared/include/ac_channel.h
      $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/config_file.h
        $MGC_HOME/shared/include/ac_fixed.h
      $MGC_HOME/shared/include/mc_scverify.h
    $PROJECT_HOME/testbench.cpp
      $PROJECT_HOME/config_file.h
        $MGC_HOME/shared/include/ac_channel.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/pe_top.h
        $PROJECT_HOME/core.h
          $MGC_HOME/shared/include/mc_scverify.h
      $PROJECT_HOME/DNNlayerSW.h
  
  Processes/Blocks in Design
    Process                                                                                                                                                                                                                                                                                                                                                                                                                     Real Operation(s) count Latency Throughput Reset Length II Comments 
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- ----------------------- ------- ---------- ------------ -- --------
    /top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run                                                                              808       1          1            1  0          
    /top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/run                      19       6          7            1  0          
    Design Total:                                                                                                                                                                                                                                                                                                                                                                                                                                   827       7          7            1  0          
    
  Clock States
    Clock Name Clock State Name Period 
    ---------- ---------------- ------
    clk                                
    -                 (default)  10.00 
    
  Use Modes
    Use Mode Name Testbench Configuration Weight Activity Start Time Activity End Time Clock Mode (Clock) 
    ------------- ----------------------- ------ ------------------- ----------------- ------------------
    
  Switching Activity (Percent Asserted)
    Use Mode                   Flop Outputs User Nets 
    -------------------------- ------------ ---------
    pre_pwropt_default_Verilog          100       100 
    pre_pwropt_default_VHDL             100       100 
    
  Power Report (uW)
                                                                                                                                                                                                                                                  Memory Register Combinational   Total Clock Network 
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- ------ -------- ------------- ------- -------------
                                                                                                                                                                                                                                                                                                      
                                                                                                                                                                                                                                                                                                      
    pre_pwropt_default_Verilog                                                                                                                                                                                                                                                                        
      Static                                                                                                                                                                                                                                        0.00   273.41        245.71  527.69          8.57 
      Dynamic                                                                                                                                                                                                                                       0.00   271.39        174.26  422.94        177.18 
      Total                                                                                                                                                                                                                                         0.00   544.80        419.97 1150.53        185.75 
                                                                                                                                                                                                                                                                                                      
                                                                                                                                                                                                                                                                                                      
      top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001                                                     
        Static                                                                                                                                                                                                                                      0.00   273.41        245.71  527.69               
        Dynamic                                                                                                                                                                                                                                     0.00   271.39        173.97  422.94               
        Total                                                                                                                                                                                                                                       0.00   544.80        419.68 1149.99               
                                                                                                                                                                                                                                                                                                      
                                                                                                                                                                                                                                                                                                      
    
                                                                                                                                                                                                                                                                                                      
    pre_pwropt_default_VHDL                                                                                                                                                                                                                                                                           
      Static                                                                                                                                                                                                                                        0.00   273.41        244.94  526.92          8.57 
      Dynamic                                                                                                                                                                                                                                       0.00   271.40        177.04  425.08        177.18 
      Total                                                                                                                                                                                                                                         0.00   544.81        421.98 1152.54        185.75 
                                                                                                                                                                                                                                                                                                      
                                                                                                                                                                                                                                                                                                      
      top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001                                                     
        Static                                                                                                                                                                                                                                      0.00   273.41        244.94  526.92               
        Dynamic                                                                                                                                                                                                                                     0.00   271.40        176.75  425.08               
        Total                                                                                                                                                                                                                                       0.00   544.81        421.69 1152.00               
                                                                                                                                                                                                                                                                                                      
                                                                                                                                                                                                                                                                                                      
    
  End of Report
