// Seed: 3686085216
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  wire id_3;
endmodule
program module_1 (
    output uwire id_0,
    input tri1 id_1,
    input wire id_2,
    input wor id_3,
    input tri id_4,
    input tri0 id_5,
    output uwire id_6,
    input wor id_7,
    output supply1 id_8,
    input supply1 id_9,
    input wor id_10,
    id_12
);
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
module module_2 (
    output wire id_0,
    input tri0 id_1,
    input uwire id_2,
    input wand id_3,
    input supply0 id_4,
    input tri1 id_5,
    output tri id_6,
    output supply0 id_7,
    input tri id_8,
    input wand id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri0 id_12,
    output wor id_13,
    input tri0 id_14,
    id_27,
    input uwire id_15,
    input tri1 id_16,
    input wor id_17,
    input tri1 id_18,
    output logic id_19,
    output supply1 id_20,
    input tri1 id_21,
    output uwire id_22,
    input supply1 id_23,
    input tri1 id_24,
    output tri1 id_25
);
  assign id_19 = -1;
  assign id_22 = id_27;
  wire id_28;
  module_0 modCall_1 (
      id_28,
      id_28
  );
  initial id_19 <= -1 + (-1);
  xnor primCall (
      id_25,
      id_28,
      id_27,
      id_3,
      id_4,
      id_8,
      id_16,
      id_5,
      id_18,
      id_17,
      id_24,
      id_15,
      id_9,
      id_2,
      id_10,
      id_11,
      id_1,
      id_14,
      id_23,
      id_12,
      id_21
  );
endmodule
