verilog work "../../../../../openadc/hdl/hdl/spartan6/dcm_phaseshift_interface.v"
verilog work "../../../../../openadc/hdl/hdl/spartan6/dcm_clkgen_load.v"
verilog work "ipcore_dir/fifoonly_adcfifo.v"
verilog work "../../../../../openadc/hdl/hdl/trigger_unit.v"
verilog work "../../../../../openadc/hdl/hdl/spartan6/fifo_top.v"
verilog work "../../../../../openadc/hdl/hdl/spartan6/clock_managment_advanced.v"
verilog work "../../../../../openadc/hdl/hdl/reg_openadc_adcfifo.v"
verilog work "../../../../../openadc/hdl/hdl/reg_openadc.v"
verilog work "../../../../../openadc/hdl/hdl/reg_main.v"
verilog work "../../../../common/hdl/sakura/ctrl_lbus.v"
verilog work "../../../../common/hdl/sakura/coregen/syncfifo_8x31.v"
verilog work "../../../../../openadc/hdl/hdl/openadc_interface.v"
verilog work "../../../../common/hdl/sakura/registers_sakura_lbus.v"
verilog work "chip_sakurag.v"
