
*** Running vivado
    with args -log coordinate_correction_system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source coordinate_correction_system_top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source coordinate_correction_system_top.tcl -notrace
Command: synth_design -top coordinate_correction_system_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31684
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1022.191 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'coordinate_correction_system_top' [C:/Users/shazz/Downloads/NTNU/MS_in_ESD/Masters Thesis/barrel_distortion_correction/barrel_distortion_correction.srcs/sources_1/new/coordinate_correction_system_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'control_fsm_ckt' [C:/Users/shazz/Downloads/NTNU/MS_in_ESD/Masters Thesis/barrel_distortion_correction/barrel_distortion_correction.srcs/sources_1/new/control_fsm_ckt.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'control_fsm_ckt' (1#1) [C:/Users/shazz/Downloads/NTNU/MS_in_ESD/Masters Thesis/barrel_distortion_correction/barrel_distortion_correction.srcs/sources_1/new/control_fsm_ckt.sv:23]
INFO: [Synth 8-6157] synthesizing module 'barrel_distortion_correction_top' [C:/Users/shazz/Downloads/NTNU/MS_in_ESD/Masters Thesis/barrel_distortion_correction/barrel_distortion_correction.srcs/sources_1/new/barrel_distortion_correction_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'normalized_cordinates' [C:/Users/shazz/Downloads/NTNU/MS_in_ESD/Masters Thesis/barrel_distortion_correction/barrel_distortion_correction.srcs/sources_1/new/normalized_cordinates.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'normalized_cordinates' (2#1) [C:/Users/shazz/Downloads/NTNU/MS_in_ESD/Masters Thesis/barrel_distortion_correction/barrel_distortion_correction.srcs/sources_1/new/normalized_cordinates.sv:26]
INFO: [Synth 8-6157] synthesizing module 'undistorted_normalized_cordinate' [C:/Users/shazz/Downloads/NTNU/MS_in_ESD/Masters Thesis/barrel_distortion_correction/barrel_distortion_correction.srcs/sources_1/new/undistorted_normalized_cordinate.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'undistorted_normalized_cordinate' (3#1) [C:/Users/shazz/Downloads/NTNU/MS_in_ESD/Masters Thesis/barrel_distortion_correction/barrel_distortion_correction.srcs/sources_1/new/undistorted_normalized_cordinate.sv:23]
INFO: [Synth 8-6157] synthesizing module 'undistorted_pixel_cordinates' [C:/Users/shazz/Downloads/NTNU/MS_in_ESD/Masters Thesis/barrel_distortion_correction/barrel_distortion_correction.srcs/sources_1/new/undistroted_pixel_cordinates.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'undistorted_pixel_cordinates' (4#1) [C:/Users/shazz/Downloads/NTNU/MS_in_ESD/Masters Thesis/barrel_distortion_correction/barrel_distortion_correction.srcs/sources_1/new/undistroted_pixel_cordinates.sv:23]
INFO: [Synth 8-6157] synthesizing module 'boundary_check' [C:/Users/shazz/Downloads/NTNU/MS_in_ESD/Masters Thesis/barrel_distortion_correction/barrel_distortion_correction.srcs/sources_1/new/boundary_check.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'boundary_check' (5#1) [C:/Users/shazz/Downloads/NTNU/MS_in_ESD/Masters Thesis/barrel_distortion_correction/barrel_distortion_correction.srcs/sources_1/new/boundary_check.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'barrel_distortion_correction_top' (6#1) [C:/Users/shazz/Downloads/NTNU/MS_in_ESD/Masters Thesis/barrel_distortion_correction/barrel_distortion_correction.srcs/sources_1/new/barrel_distortion_correction_top.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'coordinate_correction_system_top' (7#1) [C:/Users/shazz/Downloads/NTNU/MS_in_ESD/Masters Thesis/barrel_distortion_correction/barrel_distortion_correction.srcs/sources_1/new/coordinate_correction_system_top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1022.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1022.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1022.191 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ps_reg' in module 'control_fsm_ckt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              PROCESSING |                               01 |                               01
                    DONE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ps_reg' using encoding 'sequential' in module 'control_fsm_ckt'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.191 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 5     
	   4 Input   64 Bit       Adders := 1     
	   3 Input   64 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 22    
+---Registers : 
	               32 Bit    Registers := 12    
	                1 Bit    Registers := 6     
+---Multipliers : 
	              32x32  Multipliers := 2     
	              64x64  Multipliers := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 16    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP x_undistorted12, operation Mode is: A*B.
DSP Report: operator x_undistorted12 is absorbed into DSP x_undistorted12.
DSP Report: operator x_undistorted12 is absorbed into DSP x_undistorted12.
DSP Report: Generating DSP x_undistorted12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_undistorted12 is absorbed into DSP x_undistorted12.
DSP Report: operator x_undistorted12 is absorbed into DSP x_undistorted12.
DSP Report: Generating DSP x_undistorted12, operation Mode is: A*B.
DSP Report: operator x_undistorted12 is absorbed into DSP x_undistorted12.
DSP Report: operator x_undistorted12 is absorbed into DSP x_undistorted12.
DSP Report: Generating DSP x_undistorted12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_undistorted12 is absorbed into DSP x_undistorted12.
DSP Report: operator x_undistorted12 is absorbed into DSP x_undistorted12.
DSP Report: Generating DSP x_undistorted12, operation Mode is: A*B.
DSP Report: operator x_undistorted12 is absorbed into DSP x_undistorted12.
DSP Report: operator x_undistorted12 is absorbed into DSP x_undistorted12.
DSP Report: Generating DSP x_undistorted12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_undistorted12 is absorbed into DSP x_undistorted12.
DSP Report: operator x_undistorted12 is absorbed into DSP x_undistorted12.
DSP Report: Generating DSP x_undistorted12, operation Mode is: A*B.
DSP Report: operator x_undistorted12 is absorbed into DSP x_undistorted12.
DSP Report: operator x_undistorted12 is absorbed into DSP x_undistorted12.
DSP Report: Generating DSP x_undistorted12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_undistorted12 is absorbed into DSP x_undistorted12.
DSP Report: operator x_undistorted12 is absorbed into DSP x_undistorted12.
DSP Report: Generating DSP x_undistorted14, operation Mode is: A*B.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: Generating DSP x_undistorted14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: Generating DSP x_undistorted14, operation Mode is: PCIN+A*B.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: Generating DSP x_undistorted14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: Generating DSP x_undistorted14, operation Mode is: A*B.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: Generating DSP x_undistorted14, operation Mode is: PCIN+A*B.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: Generating DSP x_undistorted14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: Generating DSP x_undistorted14, operation Mode is: PCIN+A*B.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: Generating DSP x_undistorted14, operation Mode is: A*B.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: Generating DSP x_undistorted14, operation Mode is: PCIN+A*B.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: Generating DSP x_undistorted14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: Generating DSP x_undistorted14, operation Mode is: PCIN+A*B.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: Generating DSP x_undistorted14, operation Mode is: A*B.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: Generating DSP x_undistorted14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: Generating DSP x_undistorted14, operation Mode is: PCIN+A*B.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: Generating DSP x_undistorted14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: operator x_undistorted14 is absorbed into DSP x_undistorted14.
DSP Report: Generating DSP x_undistorted13, operation Mode is: A*B.
DSP Report: operator x_undistorted13 is absorbed into DSP x_undistorted13.
DSP Report: operator x_undistorted13 is absorbed into DSP x_undistorted13.
DSP Report: Generating DSP x_undistorted13, operation Mode is: A*B.
DSP Report: operator x_undistorted13 is absorbed into DSP x_undistorted13.
DSP Report: operator x_undistorted13 is absorbed into DSP x_undistorted13.
DSP Report: Generating DSP x_undistorted13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_undistorted13 is absorbed into DSP x_undistorted13.
DSP Report: operator x_undistorted13 is absorbed into DSP x_undistorted13.
DSP Report: Generating DSP x_undistorted13, operation Mode is: A*B.
DSP Report: operator x_undistorted13 is absorbed into DSP x_undistorted13.
DSP Report: operator x_undistorted13 is absorbed into DSP x_undistorted13.
DSP Report: Generating DSP x_undistorted13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_undistorted13 is absorbed into DSP x_undistorted13.
DSP Report: operator x_undistorted13 is absorbed into DSP x_undistorted13.
DSP Report: Generating DSP x_undistorted13, operation Mode is: A*B.
DSP Report: operator x_undistorted13 is absorbed into DSP x_undistorted13.
DSP Report: operator x_undistorted13 is absorbed into DSP x_undistorted13.
DSP Report: Generating DSP x_undistorted13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_undistorted13 is absorbed into DSP x_undistorted13.
DSP Report: operator x_undistorted13 is absorbed into DSP x_undistorted13.
DSP Report: Generating DSP x_undistorted10, operation Mode is: A*B.
DSP Report: operator x_undistorted10 is absorbed into DSP x_undistorted10.
DSP Report: operator x_undistorted10 is absorbed into DSP x_undistorted10.
DSP Report: Generating DSP x_undistorted10, operation Mode is: A*B.
DSP Report: operator x_undistorted10 is absorbed into DSP x_undistorted10.
DSP Report: operator x_undistorted10 is absorbed into DSP x_undistorted10.
DSP Report: Generating DSP x_undistorted10, operation Mode is: PCIN+A*B.
DSP Report: operator x_undistorted10 is absorbed into DSP x_undistorted10.
DSP Report: operator x_undistorted10 is absorbed into DSP x_undistorted10.
DSP Report: Generating DSP x_undistorted10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_undistorted10 is absorbed into DSP x_undistorted10.
DSP Report: operator x_undistorted10 is absorbed into DSP x_undistorted10.
DSP Report: Generating DSP x_undistorted10, operation Mode is: A*B.
DSP Report: operator x_undistorted10 is absorbed into DSP x_undistorted10.
DSP Report: operator x_undistorted10 is absorbed into DSP x_undistorted10.
DSP Report: Generating DSP x_undistorted10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_undistorted10 is absorbed into DSP x_undistorted10.
DSP Report: operator x_undistorted10 is absorbed into DSP x_undistorted10.
DSP Report: Generating DSP x_undistorted10, operation Mode is: PCIN+A*B.
DSP Report: operator x_undistorted10 is absorbed into DSP x_undistorted10.
DSP Report: operator x_undistorted10 is absorbed into DSP x_undistorted10.
DSP Report: Generating DSP upc/x_undistorted_pixel9, operation Mode is: A*B.
DSP Report: operator upc/x_undistorted_pixel9 is absorbed into DSP upc/x_undistorted_pixel9.
DSP Report: operator upc/x_undistorted_pixel9 is absorbed into DSP upc/x_undistorted_pixel9.
DSP Report: Generating DSP upc/x_undistorted_pixel9, operation Mode is: A*B.
DSP Report: operator upc/x_undistorted_pixel9 is absorbed into DSP upc/x_undistorted_pixel9.
DSP Report: operator upc/x_undistorted_pixel9 is absorbed into DSP upc/x_undistorted_pixel9.
DSP Report: Generating DSP upc/x_undistorted_pixel9, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator upc/x_undistorted_pixel9 is absorbed into DSP upc/x_undistorted_pixel9.
DSP Report: operator upc/x_undistorted_pixel9 is absorbed into DSP upc/x_undistorted_pixel9.
DSP Report: Generating DSP upc/y_undistorted_pixel9, operation Mode is: A*B.
DSP Report: operator upc/y_undistorted_pixel9 is absorbed into DSP upc/y_undistorted_pixel9.
DSP Report: operator upc/y_undistorted_pixel9 is absorbed into DSP upc/y_undistorted_pixel9.
DSP Report: Generating DSP upc/y_undistorted_pixel9, operation Mode is: A*B.
DSP Report: operator upc/y_undistorted_pixel9 is absorbed into DSP upc/y_undistorted_pixel9.
DSP Report: operator upc/y_undistorted_pixel9 is absorbed into DSP upc/y_undistorted_pixel9.
DSP Report: Generating DSP upc/y_undistorted_pixel9, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator upc/y_undistorted_pixel9 is absorbed into DSP upc/y_undistorted_pixel9.
DSP Report: operator upc/y_undistorted_pixel9 is absorbed into DSP upc/y_undistorted_pixel9.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1022.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+---------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                      | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|coordinate_correction_system_top | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | PCIN+A*B       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | PCIN+A*B       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coordinate_correction_system_top | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|undistorted_normalized_cordinate | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|undistorted_normalized_cordinate | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|undistorted_normalized_cordinate | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|undistorted_normalized_cordinate | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|undistorted_normalized_cordinate | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|undistorted_normalized_cordinate | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|undistorted_normalized_cordinate | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|undistorted_normalized_cordinate | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|undistorted_normalized_cordinate | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|undistorted_normalized_cordinate | PCIN+A*B       | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|undistorted_normalized_cordinate | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|undistorted_normalized_cordinate | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|undistorted_normalized_cordinate | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|undistorted_normalized_cordinate | PCIN+A*B       | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|undistorted_pixel_cordinates     | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|undistorted_pixel_cordinates     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|undistorted_pixel_cordinates     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|undistorted_pixel_cordinates     | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|undistorted_pixel_cordinates     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|undistorted_pixel_cordinates     | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1022.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1022.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1022.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1022.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 1022.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 1022.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 1022.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 1022.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |  2907|
|3     |DSP48E1 |    38|
|4     |LUT1    |   532|
|5     |LUT2    |   730|
|6     |LUT3    |  5756|
|7     |LUT4    |   555|
|8     |LUT5    |  4093|
|9     |LUT6    |    97|
|10    |FDCE    |   287|
|11    |FDRE    |     3|
|12    |IBUF    |   196|
|13    |OBUF    |    65|
+------+--------+------+

Report Instance Areas: 
+------+----------+---------------------------------+------+
|      |Instance  |Module                           |Cells |
+------+----------+---------------------------------+------+
|1     |top       |                                 | 15260|
|2     |  bdc_top |barrel_distortion_correction_top | 12530|
|3     |    bc    |boundary_check                   |    62|
|4     |    nc    |normalized_cordinates            |   860|
|5     |    unc   |undistorted_normalized_cordinate | 11188|
|6     |    upc   |undistorted_pixel_cordinates     |   418|
|7     |  fsm     |control_fsm_ckt                  |     6|
+------+----------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 1022.191 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 1022.191 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 1022.191 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1022.191 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2945 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
