

================================================================
== Vitis HLS Report for 'kernel3_x0'
================================================================
* Date:           Tue Sep  6 09:42:34 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    41620|    41620|  0.139 ms|  0.139 ms|  39429|  39429|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                    |                                 |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |              Instance              |              Module             |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |PE_wrapper_0_0_x0_U0                |PE_wrapper_0_0_x0                |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_0_1_x0_U0                |PE_wrapper_0_1_x0                |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_1_0_x0_U0                |PE_wrapper_1_0_x0                |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_1_1_x0_U0                |PE_wrapper_1_1_x0                |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_2_0_x0_U0                |PE_wrapper_2_0_x0                |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_2_1_x0_U0                |PE_wrapper_2_1_x0                |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_3_0_x0_U0                |PE_wrapper_3_0_x0                |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_3_1_x0_U0                |PE_wrapper_3_1_x0                |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_4_0_x0_U0                |PE_wrapper_4_0_x0                |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_4_1_x0_U0                |PE_wrapper_4_1_x0                |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_5_0_x0_U0                |PE_wrapper_5_0_x0                |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_5_1_x0_U0                |PE_wrapper_5_1_x0                |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_6_0_x0_U0                |PE_wrapper_6_0_x0                |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_6_1_x0_U0                |PE_wrapper_6_1_x0                |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_7_0_x0_U0                |PE_wrapper_7_0_x0                |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_7_1_x0_U0                |PE_wrapper_7_1_x0                |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_8_0_x0_U0                |PE_wrapper_8_0_x0                |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_8_1_x0_U0                |PE_wrapper_8_1_x0                |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_9_0_x0_U0                |PE_wrapper_9_0_x0                |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_9_1_x0_U0                |PE_wrapper_9_1_x0                |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_10_0_x0_U0               |PE_wrapper_10_0_x0               |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_10_1_x0_U0               |PE_wrapper_10_1_x0               |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_11_0_x0_U0               |PE_wrapper_11_0_x0               |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_11_1_x0_U0               |PE_wrapper_11_1_x0               |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_12_0_x0_U0               |PE_wrapper_12_0_x0               |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |PE_wrapper_12_1_x0_U0               |PE_wrapper_12_1_x0               |    33857|    33857|   0.113 ms|   0.113 ms|  33857|  33857|     none|
        |C_drain_IO_L1_out_6_x0_U0           |C_drain_IO_L1_out_6_x0           |     7174|     7174|  23.911 us|  23.911 us|   7174|   7174|     none|
        |C_drain_IO_L1_out_7_x0_U0           |C_drain_IO_L1_out_7_x0           |     7686|     7686|  25.617 us|  25.617 us|   7686|   7686|     none|
        |C_drain_IO_L1_out_18_x0_U0          |C_drain_IO_L1_out_18_x0          |     7174|     7174|  23.911 us|  23.911 us|   7174|   7174|     none|
        |C_drain_IO_L1_out_8_x0_U0           |C_drain_IO_L1_out_8_x0           |     8198|     8198|  27.324 us|  27.324 us|   8198|   8198|     none|
        |C_drain_IO_L1_out_19_x0_U0          |C_drain_IO_L1_out_19_x0          |     7686|     7686|  25.617 us|  25.617 us|   7686|   7686|     none|
        |C_drain_IO_L1_out_9_x0_U0           |C_drain_IO_L1_out_9_x0           |     8710|     8710|  29.030 us|  29.030 us|   8710|   8710|     none|
        |C_drain_IO_L1_out_20_x0_U0          |C_drain_IO_L1_out_20_x0          |     8198|     8198|  27.324 us|  27.324 us|   8198|   8198|     none|
        |C_drain_IO_L1_out_10_x0_U0          |C_drain_IO_L1_out_10_x0          |     9222|     9222|  30.737 us|  30.737 us|   9222|   9222|     none|
        |C_drain_IO_L1_out_21_x0_U0          |C_drain_IO_L1_out_21_x0          |     8710|     8710|  29.030 us|  29.030 us|   8710|   8710|     none|
        |C_drain_IO_L1_out_11_x0_U0          |C_drain_IO_L1_out_11_x0          |     9734|     9734|  32.443 us|  32.443 us|   9734|   9734|     none|
        |C_drain_IO_L1_out_22_x0_U0          |C_drain_IO_L1_out_22_x0          |     9222|     9222|  30.737 us|  30.737 us|   9222|   9222|     none|
        |C_drain_IO_L1_out_23_x0_U0          |C_drain_IO_L1_out_23_x0          |     9734|     9734|  32.443 us|  32.443 us|   9734|   9734|     none|
        |C_drain_IO_L1_out_2_x0_U0           |C_drain_IO_L1_out_2_x0           |     5126|     5126|  17.085 us|  17.085 us|   5126|   5126|     none|
        |C_drain_IO_L1_out_3_x0_U0           |C_drain_IO_L1_out_3_x0           |     5638|     5638|  18.791 us|  18.791 us|   5638|   5638|     none|
        |C_drain_IO_L1_out_14_x0_U0          |C_drain_IO_L1_out_14_x0          |     5126|     5126|  17.085 us|  17.085 us|   5126|   5126|     none|
        |C_drain_IO_L1_out_4_x0_U0           |C_drain_IO_L1_out_4_x0           |     6150|     6150|  20.498 us|  20.498 us|   6150|   6150|     none|
        |C_drain_IO_L1_out_15_x0_U0          |C_drain_IO_L1_out_15_x0          |     5638|     5638|  18.791 us|  18.791 us|   5638|   5638|     none|
        |C_drain_IO_L1_out_5_x0_U0           |C_drain_IO_L1_out_5_x0           |     6662|     6662|  22.204 us|  22.204 us|   6662|   6662|     none|
        |C_drain_IO_L1_out_16_x0_U0          |C_drain_IO_L1_out_16_x0          |     6150|     6150|  20.498 us|  20.498 us|   6150|   6150|     none|
        |C_drain_IO_L1_out_17_x0_U0          |C_drain_IO_L1_out_17_x0          |     6662|     6662|  22.204 us|  22.204 us|   6662|   6662|     none|
        |C_drain_IO_L1_out_0_x0_U0           |C_drain_IO_L1_out_0_x0           |     4102|     4102|  13.672 us|  13.672 us|   4102|   4102|     none|
        |C_drain_IO_L1_out_1_x0_U0           |C_drain_IO_L1_out_1_x0           |     4614|     4614|  15.378 us|  15.378 us|   4614|   4614|     none|
        |C_drain_IO_L1_out_12_x0_U0          |C_drain_IO_L1_out_12_x0          |     4102|     4102|  13.672 us|  13.672 us|   4102|   4102|     none|
        |C_drain_IO_L1_out_13_x0_U0          |C_drain_IO_L1_out_13_x0          |     4614|     4614|  15.378 us|  15.378 us|   4614|   4614|     none|
        |A_IO_L2_in_0_x0_U0                  |A_IO_L2_in_0_x0                  |    39428|    39428|   0.131 ms|   0.131 ms|  39428|  39428|     none|
        |A_IO_L2_in_1_x0_U0                  |A_IO_L2_in_1_x0                  |    38916|    38916|   0.130 ms|   0.130 ms|  38916|  38916|     none|
        |A_IO_L2_in_2_x0_U0                  |A_IO_L2_in_2_x0                  |    38404|    38404|   0.128 ms|   0.128 ms|  38404|  38404|     none|
        |A_IO_L2_in_3_x0_U0                  |A_IO_L2_in_3_x0                  |    37892|    37892|   0.126 ms|   0.126 ms|  37892|  37892|     none|
        |A_IO_L2_in_4_x0_U0                  |A_IO_L2_in_4_x0                  |    37380|    37380|   0.125 ms|   0.125 ms|  37380|  37380|     none|
        |A_IO_L2_in_5_x0_U0                  |A_IO_L2_in_5_x0                  |    36868|    36868|   0.123 ms|   0.123 ms|  36868|  36868|     none|
        |A_IO_L2_in_6_x0_U0                  |A_IO_L2_in_6_x0                  |    36356|    36356|   0.121 ms|   0.121 ms|  36356|  36356|     none|
        |A_IO_L2_in_7_x0_U0                  |A_IO_L2_in_7_x0                  |    35844|    35844|   0.119 ms|   0.119 ms|  35844|  35844|     none|
        |A_IO_L2_in_8_x0_U0                  |A_IO_L2_in_8_x0                  |    35332|    35332|   0.118 ms|   0.118 ms|  35332|  35332|     none|
        |A_IO_L2_in_9_x0_U0                  |A_IO_L2_in_9_x0                  |    34820|    34820|   0.116 ms|   0.116 ms|  34820|  34820|     none|
        |A_IO_L2_in_10_x0_U0                 |A_IO_L2_in_10_x0                 |    34308|    34308|   0.114 ms|   0.114 ms|  34308|  34308|     none|
        |A_IO_L2_in_11_x0_U0                 |A_IO_L2_in_11_x0                 |    33796|    33796|   0.113 ms|   0.113 ms|  33796|  33796|     none|
        |A_IO_L2_in_boundary_x0_U0           |A_IO_L2_in_boundary_x0           |    33284|    33284|   0.111 ms|   0.111 ms|  33284|  33284|     none|
        |C_drain_IO_L1_out_boundary_0_x0_U0  |C_drain_IO_L1_out_boundary_0_x0  |     3589|     3589|  11.962 us|  11.962 us|   3589|   3589|     none|
        |C_drain_IO_L1_out_boundary_1_x0_U0  |C_drain_IO_L1_out_boundary_1_x0  |     3589|     3589|  11.962 us|  11.962 us|   3589|   3589|     none|
        |A_IO_L3_in_x0_U0                    |A_IO_L3_in_x0                    |     4169|     4169|  13.895 us|  13.895 us|   4169|   4169|     none|
        |B_IO_L3_in_x0_U0                    |B_IO_L3_in_x0                    |     4169|     4169|  13.895 us|  13.895 us|   4169|   4169|     none|
        |B_IO_L2_in_x0_U0                    |B_IO_L2_in_x0                    |    36869|    36869|   0.123 ms|   0.123 ms|  36869|  36869|     none|
        |C_drain_IO_L3_out_x0_U0             |C_drain_IO_L3_out_x0             |    16393|    16393|  54.638 us|  54.638 us|  16393|  16393|     none|
        |B_IO_L2_in_boundary_x0_U0           |B_IO_L2_in_boundary_x0           |    34821|    34821|   0.116 ms|   0.116 ms|  34821|  34821|     none|
        |C_drain_IO_L2_out_x0_U0             |C_drain_IO_L2_out_x0             |    13315|    13315|  44.379 us|  44.379 us|  13315|  13315|     none|
        |A_PE_dummy_0_x0_U0                  |A_PE_dummy_0_x0                  |    32770|    32770|   0.109 ms|   0.109 ms|  32770|  32770|     none|
        |A_PE_dummy_1_x0_U0                  |A_PE_dummy_1_x0                  |    32770|    32770|   0.109 ms|   0.109 ms|  32770|  32770|     none|
        |A_PE_dummy_2_x0_U0                  |A_PE_dummy_2_x0                  |    32770|    32770|   0.109 ms|   0.109 ms|  32770|  32770|     none|
        |A_PE_dummy_3_x0_U0                  |A_PE_dummy_3_x0                  |    32770|    32770|   0.109 ms|   0.109 ms|  32770|  32770|     none|
        |A_PE_dummy_4_x0_U0                  |A_PE_dummy_4_x0                  |    32770|    32770|   0.109 ms|   0.109 ms|  32770|  32770|     none|
        |A_PE_dummy_5_x0_U0                  |A_PE_dummy_5_x0                  |    32770|    32770|   0.109 ms|   0.109 ms|  32770|  32770|     none|
        |A_PE_dummy_6_x0_U0                  |A_PE_dummy_6_x0                  |    32770|    32770|   0.109 ms|   0.109 ms|  32770|  32770|     none|
        |A_PE_dummy_7_x0_U0                  |A_PE_dummy_7_x0                  |    32770|    32770|   0.109 ms|   0.109 ms|  32770|  32770|     none|
        |A_PE_dummy_8_x0_U0                  |A_PE_dummy_8_x0                  |    32770|    32770|   0.109 ms|   0.109 ms|  32770|  32770|     none|
        |A_PE_dummy_9_x0_U0                  |A_PE_dummy_9_x0                  |    32770|    32770|   0.109 ms|   0.109 ms|  32770|  32770|     none|
        |A_PE_dummy_10_x0_U0                 |A_PE_dummy_10_x0                 |    32770|    32770|   0.109 ms|   0.109 ms|  32770|  32770|     none|
        |A_PE_dummy_11_x0_U0                 |A_PE_dummy_11_x0                 |    32770|    32770|   0.109 ms|   0.109 ms|  32770|  32770|     none|
        |B_PE_dummy_0_x0_U0                  |B_PE_dummy_0_x0                  |    32770|    32770|   0.109 ms|   0.109 ms|  32770|  32770|     none|
        |A_PE_dummy_12_x0_U0                 |A_PE_dummy_12_x0                 |    32770|    32770|   0.109 ms|   0.109 ms|  32770|  32770|     none|
        |B_PE_dummy_1_x0_U0                  |B_PE_dummy_1_x0                  |    32770|    32770|   0.109 ms|   0.109 ms|  32770|  32770|     none|
        |C_drain_IO_L2_out_boundary_x0_U0    |C_drain_IO_L2_out_boundary_x0    |     6658|     6658|  22.191 us|  22.191 us|   6658|   6658|     none|
        |kernel3_x0_entry61_U0               |kernel3_x0_entry61               |        0|        0|       0 ns|       0 ns|      0|      0|     none|
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      190|     -|
|FIFO                 |        -|      -|    48070|    24878|     -|
|Instance             |      266|   1040|   234978|   138315|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       27|     -|
|Register             |        -|      -|       88|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |      266|   1040|   283136|   163410|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       19|     33|       32|       37|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        4|      8|        8|        9|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+----+------+------+-----+
    |              Instance              |              Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+---------------------------------+---------+----+------+------+-----+
    |A_IO_L2_in_0_x0_U0                  |A_IO_L2_in_0_x0                  |        8|   0|  2194|   841|    0|
    |A_IO_L2_in_10_x0_U0                 |A_IO_L2_in_10_x0                 |        8|   0|  2192|   838|    0|
    |A_IO_L2_in_11_x0_U0                 |A_IO_L2_in_11_x0                 |        8|   0|  2192|   839|    0|
    |A_IO_L2_in_1_x0_U0                  |A_IO_L2_in_1_x0                  |        8|   0|  2194|   841|    0|
    |A_IO_L2_in_2_x0_U0                  |A_IO_L2_in_2_x0                  |        8|   0|  2194|   841|    0|
    |A_IO_L2_in_3_x0_U0                  |A_IO_L2_in_3_x0                  |        8|   0|  2194|   841|    0|
    |A_IO_L2_in_4_x0_U0                  |A_IO_L2_in_4_x0                  |        8|   0|  2194|   841|    0|
    |A_IO_L2_in_5_x0_U0                  |A_IO_L2_in_5_x0                  |        8|   0|  2194|   841|    0|
    |A_IO_L2_in_6_x0_U0                  |A_IO_L2_in_6_x0                  |        8|   0|  2193|   840|    0|
    |A_IO_L2_in_7_x0_U0                  |A_IO_L2_in_7_x0                  |        8|   0|  2193|   840|    0|
    |A_IO_L2_in_8_x0_U0                  |A_IO_L2_in_8_x0                  |        8|   0|  2193|   840|    0|
    |A_IO_L2_in_9_x0_U0                  |A_IO_L2_in_9_x0                  |        8|   0|  2193|   840|    0|
    |A_IO_L2_in_boundary_x0_U0           |A_IO_L2_in_boundary_x0           |        8|   0|  2180|   724|    0|
    |A_IO_L3_in_x0_U0                    |A_IO_L3_in_x0                    |        0|   0|   673|   479|    0|
    |A_PE_dummy_0_x0_U0                  |A_PE_dummy_0_x0                  |        0|   0|    23|   107|    0|
    |A_PE_dummy_10_x0_U0                 |A_PE_dummy_10_x0                 |        0|   0|    23|   107|    0|
    |A_PE_dummy_11_x0_U0                 |A_PE_dummy_11_x0                 |        0|   0|    23|   107|    0|
    |A_PE_dummy_12_x0_U0                 |A_PE_dummy_12_x0                 |        0|   0|    23|   107|    0|
    |A_PE_dummy_1_x0_U0                  |A_PE_dummy_1_x0                  |        0|   0|    23|   107|    0|
    |A_PE_dummy_2_x0_U0                  |A_PE_dummy_2_x0                  |        0|   0|    23|   107|    0|
    |A_PE_dummy_3_x0_U0                  |A_PE_dummy_3_x0                  |        0|   0|    23|   107|    0|
    |A_PE_dummy_4_x0_U0                  |A_PE_dummy_4_x0                  |        0|   0|    23|   107|    0|
    |A_PE_dummy_5_x0_U0                  |A_PE_dummy_5_x0                  |        0|   0|    23|   107|    0|
    |A_PE_dummy_6_x0_U0                  |A_PE_dummy_6_x0                  |        0|   0|    23|   107|    0|
    |A_PE_dummy_7_x0_U0                  |A_PE_dummy_7_x0                  |        0|   0|    23|   107|    0|
    |A_PE_dummy_8_x0_U0                  |A_PE_dummy_8_x0                  |        0|   0|    23|   107|    0|
    |A_PE_dummy_9_x0_U0                  |A_PE_dummy_9_x0                  |        0|   0|    23|   107|    0|
    |B_IO_L2_in_boundary_x0_U0           |B_IO_L2_in_boundary_x0           |       29|   0|   134|   514|    0|
    |B_IO_L2_in_x0_U0                    |B_IO_L2_in_x0                    |       29|   0|   144|   632|    0|
    |B_IO_L3_in_x0_U0                    |B_IO_L3_in_x0                    |        0|   0|   673|   479|    0|
    |B_PE_dummy_0_x0_U0                  |B_PE_dummy_0_x0                  |        0|   0|    23|   107|    0|
    |B_PE_dummy_1_x0_U0                  |B_PE_dummy_1_x0                  |        0|   0|    23|   107|    0|
    |C_drain_IO_L1_out_0_x0_U0           |C_drain_IO_L1_out_0_x0           |        2|   0|  2366|  1716|    0|
    |C_drain_IO_L1_out_10_x0_U0          |C_drain_IO_L1_out_10_x0          |        2|   0|  2370|  1719|    0|
    |C_drain_IO_L1_out_11_x0_U0          |C_drain_IO_L1_out_11_x0          |        2|   0|  2370|  1719|    0|
    |C_drain_IO_L1_out_12_x0_U0          |C_drain_IO_L1_out_12_x0          |        2|   0|  2366|  1716|    0|
    |C_drain_IO_L1_out_13_x0_U0          |C_drain_IO_L1_out_13_x0          |        2|   0|  2366|  1716|    0|
    |C_drain_IO_L1_out_14_x0_U0          |C_drain_IO_L1_out_14_x0          |        2|   0|  2368|  1718|    0|
    |C_drain_IO_L1_out_15_x0_U0          |C_drain_IO_L1_out_15_x0          |        2|   0|  2368|  1717|    0|
    |C_drain_IO_L1_out_16_x0_U0          |C_drain_IO_L1_out_16_x0          |        2|   0|  2368|  1717|    0|
    |C_drain_IO_L1_out_17_x0_U0          |C_drain_IO_L1_out_17_x0          |        2|   0|  2368|  1717|    0|
    |C_drain_IO_L1_out_18_x0_U0          |C_drain_IO_L1_out_18_x0          |        2|   0|  2370|  1719|    0|
    |C_drain_IO_L1_out_19_x0_U0          |C_drain_IO_L1_out_19_x0          |        2|   0|  2370|  1719|    0|
    |C_drain_IO_L1_out_1_x0_U0           |C_drain_IO_L1_out_1_x0           |        2|   0|  2366|  1716|    0|
    |C_drain_IO_L1_out_20_x0_U0          |C_drain_IO_L1_out_20_x0          |        2|   0|  2370|  1719|    0|
    |C_drain_IO_L1_out_21_x0_U0          |C_drain_IO_L1_out_21_x0          |        2|   0|  2370|  1719|    0|
    |C_drain_IO_L1_out_22_x0_U0          |C_drain_IO_L1_out_22_x0          |        2|   0|  2370|  1719|    0|
    |C_drain_IO_L1_out_23_x0_U0          |C_drain_IO_L1_out_23_x0          |        2|   0|  2370|  1719|    0|
    |C_drain_IO_L1_out_2_x0_U0           |C_drain_IO_L1_out_2_x0           |        2|   0|  2368|  1718|    0|
    |C_drain_IO_L1_out_3_x0_U0           |C_drain_IO_L1_out_3_x0           |        2|   0|  2368|  1717|    0|
    |C_drain_IO_L1_out_4_x0_U0           |C_drain_IO_L1_out_4_x0           |        2|   0|  2368|  1717|    0|
    |C_drain_IO_L1_out_5_x0_U0           |C_drain_IO_L1_out_5_x0           |        2|   0|  2368|  1717|    0|
    |C_drain_IO_L1_out_6_x0_U0           |C_drain_IO_L1_out_6_x0           |        2|   0|  2370|  1719|    0|
    |C_drain_IO_L1_out_7_x0_U0           |C_drain_IO_L1_out_7_x0           |        2|   0|  2370|  1719|    0|
    |C_drain_IO_L1_out_8_x0_U0           |C_drain_IO_L1_out_8_x0           |        2|   0|  2370|  1719|    0|
    |C_drain_IO_L1_out_9_x0_U0           |C_drain_IO_L1_out_9_x0           |        2|   0|  2370|  1719|    0|
    |C_drain_IO_L1_out_boundary_0_x0_U0  |C_drain_IO_L1_out_boundary_0_x0  |        2|   0|  1187|  1107|    0|
    |C_drain_IO_L1_out_boundary_1_x0_U0  |C_drain_IO_L1_out_boundary_1_x0  |        2|   0|  1187|  1107|    0|
    |C_drain_IO_L2_out_boundary_x0_U0    |C_drain_IO_L2_out_boundary_x0    |        0|   0|    20|   112|    0|
    |C_drain_IO_L2_out_x0_U0             |C_drain_IO_L2_out_x0             |        0|   0|   168|   242|    0|
    |C_drain_IO_L3_out_x0_U0             |C_drain_IO_L3_out_x0             |        0|   0|   563|   152|    0|
    |PE_wrapper_0_0_x0_U0                |PE_wrapper_0_0_x0                |        2|  40|  5559|  3070|    0|
    |PE_wrapper_0_1_x0_U0                |PE_wrapper_0_1_x0                |        2|  40|  5559|  3070|    0|
    |PE_wrapper_10_0_x0_U0               |PE_wrapper_10_0_x0               |        2|  40|  5559|  3070|    0|
    |PE_wrapper_10_1_x0_U0               |PE_wrapper_10_1_x0               |        2|  40|  5559|  3070|    0|
    |PE_wrapper_11_0_x0_U0               |PE_wrapper_11_0_x0               |        2|  40|  5559|  3070|    0|
    |PE_wrapper_11_1_x0_U0               |PE_wrapper_11_1_x0               |        2|  40|  5559|  3070|    0|
    |PE_wrapper_12_0_x0_U0               |PE_wrapper_12_0_x0               |        2|  40|  5559|  3070|    0|
    |PE_wrapper_12_1_x0_U0               |PE_wrapper_12_1_x0               |        2|  40|  5559|  3070|    0|
    |PE_wrapper_1_0_x0_U0                |PE_wrapper_1_0_x0                |        2|  40|  5559|  3070|    0|
    |PE_wrapper_1_1_x0_U0                |PE_wrapper_1_1_x0                |        2|  40|  5559|  3070|    0|
    |PE_wrapper_2_0_x0_U0                |PE_wrapper_2_0_x0                |        2|  40|  5559|  3070|    0|
    |PE_wrapper_2_1_x0_U0                |PE_wrapper_2_1_x0                |        2|  40|  5559|  3070|    0|
    |PE_wrapper_3_0_x0_U0                |PE_wrapper_3_0_x0                |        2|  40|  5559|  3070|    0|
    |PE_wrapper_3_1_x0_U0                |PE_wrapper_3_1_x0                |        2|  40|  5559|  3070|    0|
    |PE_wrapper_4_0_x0_U0                |PE_wrapper_4_0_x0                |        2|  40|  5559|  3070|    0|
    |PE_wrapper_4_1_x0_U0                |PE_wrapper_4_1_x0                |        2|  40|  5559|  3070|    0|
    |PE_wrapper_5_0_x0_U0                |PE_wrapper_5_0_x0                |        2|  40|  5559|  3070|    0|
    |PE_wrapper_5_1_x0_U0                |PE_wrapper_5_1_x0                |        2|  40|  5559|  3070|    0|
    |PE_wrapper_6_0_x0_U0                |PE_wrapper_6_0_x0                |        2|  40|  5559|  3070|    0|
    |PE_wrapper_6_1_x0_U0                |PE_wrapper_6_1_x0                |        2|  40|  5559|  3070|    0|
    |PE_wrapper_7_0_x0_U0                |PE_wrapper_7_0_x0                |        2|  40|  5559|  3070|    0|
    |PE_wrapper_7_1_x0_U0                |PE_wrapper_7_1_x0                |        2|  40|  5559|  3070|    0|
    |PE_wrapper_8_0_x0_U0                |PE_wrapper_8_0_x0                |        2|  40|  5559|  3070|    0|
    |PE_wrapper_8_1_x0_U0                |PE_wrapper_8_1_x0                |        2|  40|  5559|  3070|    0|
    |PE_wrapper_9_0_x0_U0                |PE_wrapper_9_0_x0                |        2|  40|  5559|  3070|    0|
    |PE_wrapper_9_1_x0_U0                |PE_wrapper_9_1_x0                |        2|  40|  5559|  3070|    0|
    |kernel3_x0_entry61_U0               |kernel3_x0_entry61               |        0|   0|     2|    29|    0|
    +------------------------------------+---------------------------------+---------+----+------+------+-----+
    |Total                               |                                 |      266|1040|234978|138315|    0|
    +------------------------------------+---------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------------------------+---------+-----+----+-----+------+-----+---------+
    |                   Name                   | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------------------------+---------+-----+----+-----+------+-----+---------+
    |A_c_U                                     |        0|  133|   0|    -|     2|   64|      128|
    |B_c_U                                     |        0|  133|   0|    -|     2|   64|      128|
    |fifo_A_A_IO_L2_in_0_x0_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_10_x0_U                 |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_11_x0_U                 |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_12_x0_U                 |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_1_x0_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_2_x0_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_3_x0_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_4_x0_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_5_x0_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_6_x0_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_7_x0_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_8_x0_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_9_x0_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_0_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_1_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_2_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_10_0_x0_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_10_1_x0_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_10_2_x0_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_11_0_x0_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_11_1_x0_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_11_2_x0_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_12_0_x0_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_12_1_x0_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_12_2_x0_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_0_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_1_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_2_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_0_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_1_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_2_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_0_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_1_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_2_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_4_0_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_4_1_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_4_2_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_5_0_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_5_1_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_5_2_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_6_0_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_6_1_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_6_2_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_7_0_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_7_1_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_7_2_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_8_0_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_8_1_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_8_2_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_9_0_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_9_1_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_9_2_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L2_in_0_x0_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L2_in_1_x0_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_0_0_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_0_1_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_10_0_x0_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_10_1_x0_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_11_0_x0_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_11_1_x0_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_12_0_x0_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_12_1_x0_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_13_0_x0_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_13_1_x0_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_1_0_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_1_1_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_2_0_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_2_1_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_3_0_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_3_1_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_4_0_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_4_1_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_5_0_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_5_1_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_6_0_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_6_1_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_7_0_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_7_1_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_8_0_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_8_1_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_9_0_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_9_1_x0_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_C_drain_C_drain_IO_L1_out_0_0_x0_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_10_x0_U  |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_11_x0_U  |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_12_x0_U  |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_1_x0_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_2_x0_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_3_x0_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_4_x0_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_5_x0_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_6_x0_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_7_x0_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_8_x0_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_9_x0_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_0_x0_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_10_x0_U  |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_11_x0_U  |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_12_x0_U  |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_1_x0_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_2_x0_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_3_x0_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_4_x0_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_5_x0_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_6_x0_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_7_x0_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_8_x0_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_9_x0_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L2_out_0_x0_U     |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L2_out_1_x0_U     |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_PE_0_0_x0_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_0_1_x0_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_10_0_x0_U                 |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_10_1_x0_U                 |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_11_0_x0_U                 |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_11_1_x0_U                 |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_12_0_x0_U                 |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_12_1_x0_U                 |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_1_0_x0_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_1_1_x0_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_2_0_x0_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_2_1_x0_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_3_0_x0_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_3_1_x0_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_4_0_x0_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_4_1_x0_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_5_0_x0_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_5_1_x0_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_6_0_x0_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_6_1_x0_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_7_0_x0_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_7_1_x0_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_8_0_x0_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_8_1_x0_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_9_0_x0_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_9_1_x0_U                  |        0|   68|   0|    -|     2|   32|       64|
    +------------------------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                                     |        0|48070|   0|    0|   276|23744|    47488|
    +------------------------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |A_IO_L3_in_x0_U0_ap_start                    |       and|   0|  0|   2|           1|           1|
    |B_IO_L3_in_x0_U0_ap_start                    |       and|   0|  0|   2|           1|           1|
    |ap_idle                                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                             |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                |       and|   0|  0|   2|           1|           1|
    |kernel3_x0_entry61_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |A_IO_L2_in_0_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_10_x0_U0_ap_start                 |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_11_x0_U0_ap_start                 |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_1_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_2_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_3_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_4_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_5_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_6_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_7_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_8_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_9_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_boundary_x0_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_0_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_10_x0_U0_ap_start                 |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_11_x0_U0_ap_start                 |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_12_x0_U0_ap_start                 |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_1_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_2_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_3_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_4_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_5_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_6_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_7_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_8_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_9_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |B_IO_L2_in_boundary_x0_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |B_IO_L2_in_x0_U0_ap_start                    |        or|   0|  0|   2|           1|           1|
    |B_PE_dummy_0_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |B_PE_dummy_1_x0_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_0_x0_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_10_x0_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_11_x0_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_12_x0_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_13_x0_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_14_x0_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_15_x0_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_16_x0_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_17_x0_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_18_x0_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_19_x0_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_1_x0_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_20_x0_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_21_x0_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_22_x0_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_23_x0_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_2_x0_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_3_x0_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_4_x0_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_5_x0_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_6_x0_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_7_x0_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_8_x0_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_9_x0_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_boundary_0_x0_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_boundary_1_x0_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L2_out_boundary_x0_U0_ap_start    |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L2_out_x0_U0_ap_start             |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L3_out_x0_U0_ap_start             |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_0_0_x0_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_0_1_x0_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_10_0_x0_U0_ap_start               |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_10_1_x0_U0_ap_start               |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_11_0_x0_U0_ap_start               |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_11_1_x0_U0_ap_start               |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_12_0_x0_U0_ap_start               |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_12_1_x0_U0_ap_start               |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_1_0_x0_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_1_1_x0_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_2_0_x0_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_2_1_x0_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_3_0_x0_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_3_1_x0_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_4_0_x0_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_4_1_x0_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_5_0_x0_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_5_1_x0_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_6_0_x0_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_6_1_x0_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_7_0_x0_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_7_1_x0_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_8_0_x0_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_8_1_x0_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_9_0_x0_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_9_1_x0_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |ap_sync_A_IO_L3_in_x0_U0_ap_ready            |        or|   0|  0|   2|           1|           1|
    |ap_sync_B_IO_L3_in_x0_U0_ap_ready            |        or|   0|  0|   2|           1|           1|
    |ap_sync_kernel3_x0_entry61_U0_ap_ready       |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                        |          |   0|  0| 190|          95|          95|
    +---------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_A_IO_L3_in_x0_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_B_IO_L3_in_x0_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_kernel3_x0_entry61_U0_ap_ready  |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  27|          6|    3|          6|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+---+----+-----+-----------+
    |                           Name                          | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_A_IO_L2_in_0_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_10_x0_U0_ap_start                 |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_11_x0_U0_ap_start                 |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_1_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_2_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_3_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_4_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_5_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_6_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_7_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_8_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_9_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_boundary_x0_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L3_in_x0_U0_ap_ready                    |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_0_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_10_x0_U0_ap_start                 |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_11_x0_U0_ap_start                 |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_12_x0_U0_ap_start                 |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_1_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_2_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_3_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_4_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_5_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_6_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_7_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_8_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_9_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L2_in_boundary_x0_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L2_in_x0_U0_ap_start                    |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L3_in_x0_U0_ap_ready                    |  1|   0|    1|          0|
    |ap_sync_reg_B_PE_dummy_0_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_B_PE_dummy_1_x0_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_0_x0_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_10_x0_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_11_x0_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_12_x0_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_13_x0_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_14_x0_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_15_x0_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_16_x0_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_17_x0_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_18_x0_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_19_x0_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_1_x0_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_20_x0_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_21_x0_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_22_x0_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_23_x0_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_2_x0_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_3_x0_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_4_x0_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_5_x0_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_6_x0_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_7_x0_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_8_x0_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_9_x0_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_boundary_0_x0_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_boundary_1_x0_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L2_out_boundary_x0_U0_ap_start    |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L2_out_x0_U0_ap_start             |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L3_out_x0_U0_ap_start             |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_0_0_x0_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_0_1_x0_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_10_0_x0_U0_ap_start               |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_10_1_x0_U0_ap_start               |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_11_0_x0_U0_ap_start               |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_11_1_x0_U0_ap_start               |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_12_0_x0_U0_ap_start               |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_12_1_x0_U0_ap_start               |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_1_0_x0_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_1_1_x0_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_2_0_x0_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_2_1_x0_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_3_0_x0_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_3_1_x0_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_4_0_x0_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_4_1_x0_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_5_0_x0_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_5_1_x0_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_6_0_x0_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_6_1_x0_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_7_0_x0_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_7_1_x0_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_8_0_x0_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_8_1_x0_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_9_0_x0_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_9_1_x0_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_kernel3_x0_entry61_U0_ap_ready               |  1|   0|    1|          0|
    +---------------------------------------------------------+---+----+-----+-----------+
    |Total                                                    | 88|   0|   88|          0|
    +---------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|m_axi_gmem_A_AWVALID   |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWREADY   |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWADDR    |  out|   64|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWID      |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWLEN     |  out|   32|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWSIZE    |  out|    3|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWBURST   |  out|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWLOCK    |  out|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWCACHE   |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWPROT    |  out|    3|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWQOS     |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWREGION  |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_AWUSER    |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WVALID    |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WREADY    |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WDATA     |  out|  512|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WSTRB     |  out|   64|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WLAST     |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WID       |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_WUSER     |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARVALID   |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARREADY   |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARADDR    |  out|   64|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARID      |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARLEN     |  out|   32|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARSIZE    |  out|    3|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARBURST   |  out|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARLOCK    |  out|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARCACHE   |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARPROT    |  out|    3|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARQOS     |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARREGION  |  out|    4|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_ARUSER    |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RVALID    |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RREADY    |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RDATA     |   in|  512|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RLAST     |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RID       |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RUSER     |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_RRESP     |   in|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BVALID    |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BREADY    |  out|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BRESP     |   in|    2|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BID       |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_A_BUSER     |   in|    1|       m_axi|        gmem_A|       pointer|
|m_axi_gmem_B_AWVALID   |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWREADY   |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWADDR    |  out|   64|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWID      |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWLEN     |  out|   32|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWSIZE    |  out|    3|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWBURST   |  out|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWLOCK    |  out|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWCACHE   |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWPROT    |  out|    3|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWQOS     |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWREGION  |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_AWUSER    |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WVALID    |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WREADY    |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WDATA     |  out|  512|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WSTRB     |  out|   64|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WLAST     |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WID       |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_WUSER     |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARVALID   |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARREADY   |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARADDR    |  out|   64|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARID      |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARLEN     |  out|   32|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARSIZE    |  out|    3|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARBURST   |  out|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARLOCK    |  out|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARCACHE   |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARPROT    |  out|    3|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARQOS     |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARREGION  |  out|    4|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_ARUSER    |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RVALID    |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RREADY    |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RDATA     |   in|  512|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RLAST     |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RID       |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RUSER     |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_RRESP     |   in|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BVALID    |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BREADY    |  out|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BRESP     |   in|    2|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BID       |   in|    1|       m_axi|        gmem_B|       pointer|
|m_axi_gmem_B_BUSER     |   in|    1|       m_axi|        gmem_B|       pointer|
|A                      |   in|   64|     ap_none|             A|        scalar|
|A_ap_vld               |   in|    1|     ap_none|             A|        scalar|
|B                      |   in|   64|     ap_none|             B|        scalar|
|B_ap_vld               |   in|    1|     ap_none|             B|        scalar|
|C_address0             |  out|   12|   ap_memory|             C|         array|
|C_ce0                  |  out|    1|   ap_memory|             C|         array|
|C_d0                   |  out|  512|   ap_memory|             C|         array|
|C_q0                   |   in|  512|   ap_memory|             C|         array|
|C_we0                  |  out|    1|   ap_memory|             C|         array|
|C_address1             |  out|   12|   ap_memory|             C|         array|
|C_ce1                  |  out|    1|   ap_memory|             C|         array|
|C_d1                   |  out|  512|   ap_memory|             C|         array|
|C_q1                   |   in|  512|   ap_memory|             C|         array|
|C_we1                  |  out|    1|   ap_memory|             C|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    kernel3_x0|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|    kernel3_x0|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|    kernel3_x0|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|    kernel3_x0|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|    kernel3_x0|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|    kernel3_x0|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|    kernel3_x0|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

