
*** Running vivado
    with args -log uart_tx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_tx.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source uart_tx.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1268.359 ; gain = 0.023 ; free physical = 1337 ; free virtual = 2744
Command: read_checkpoint -auto_incremental -incremental /home/commento/Desktop/practice_2/practice_2.srcs/utils_1/imports/synth_1/main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/commento/Desktop/practice_2/practice_2.srcs/utils_1/imports/synth_1/main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top uart_tx -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 581319
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'mmcm_locked', assumed default net type 'wire' [/home/commento/Desktop/practice_2/practice_2.srcs/sources_1/new/uart_tx.sv:95]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1976.254 ; gain = 371.738 ; free physical = 470 ; free virtual = 1913
Synthesis current peak Physical Memory [PSS] (MB): peak = 1409.390; parent = 1200.282; children = 209.107
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2979.156; parent = 1979.227; children = 999.930
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/commento/Desktop/practice_2/practice_2.srcs/sources_1/new/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mmcm_50m' [/home/commento/Desktop/practice_2/practice_2.runs/synth_1/.Xil/Vivado-580661-jhlee-Aspire-E5-576G/realtime/mmcm_50m_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mmcm_50m' (0#1) [/home/commento/Desktop/practice_2/practice_2.runs/synth_1/.Xil/Vivado-580661-jhlee-Aspire-E5-576G/realtime/mmcm_50m_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'mmcm_50m' is unconnected for instance 'mmcm' [/home/commento/Desktop/practice_2/practice_2.srcs/sources_1/new/uart_tx.sv:82]
WARNING: [Synth 8-7023] instance 'mmcm' of module 'mmcm_50m' has 4 connections declared, but only 3 given [/home/commento/Desktop/practice_2/practice_2.srcs/sources_1/new/uart_tx.sv:82]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/commento/Desktop/practice_2/practice_2.srcs/sources_1/new/uart_tx.sv:90]
INFO: [Synth 8-6157] synthesizing module 'ila_uart' [/home/commento/Desktop/practice_2/practice_2.runs/synth_1/.Xil/Vivado-580661-jhlee-Aspire-E5-576G/realtime/ila_uart_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ila_uart' (0#1) [/home/commento/Desktop/practice_2/practice_2.runs/synth_1/.Xil/Vivado-580661-jhlee-Aspire-E5-576G/realtime/ila_uart_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [/home/commento/Desktop/practice_2/practice_2.runs/synth_1/.Xil/Vivado-580661-jhlee-Aspire-E5-576G/realtime/vio_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [/home/commento/Desktop/practice_2/practice_2.runs/synth_1/.Xil/Vivado-580661-jhlee-Aspire-E5-576G/realtime/vio_0_stub.v:5]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/commento/Desktop/practice_2/practice_2.srcs/sources_1/new/uart_tx.sv:129]
INFO: [Synth 8-155] case statement is not full and has no default [/home/commento/Desktop/practice_2/practice_2.srcs/sources_1/new/uart_tx.sv:175]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/commento/Desktop/practice_2/practice_2.srcs/sources_1/new/uart_tx.sv:3]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio'. This will prevent further optimization [/home/commento/Desktop/practice_2/practice_2.srcs/sources_1/new/uart_tx.sv:105]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila'. This will prevent further optimization [/home/commento/Desktop/practice_2/practice_2.srcs/sources_1/new/uart_tx.sv:90]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2047.191 ; gain = 442.676 ; free physical = 553 ; free virtual = 1999
Synthesis current peak Physical Memory [PSS] (MB): peak = 1409.390; parent = 1200.282; children = 209.107
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3047.125; parent = 2047.195; children = 999.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.004 ; gain = 460.488 ; free physical = 553 ; free virtual = 1999
Synthesis current peak Physical Memory [PSS] (MB): peak = 1409.390; parent = 1200.282; children = 209.107
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3064.938; parent = 2065.008; children = 999.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.004 ; gain = 460.488 ; free physical = 553 ; free virtual = 1999
Synthesis current peak Physical Memory [PSS] (MB): peak = 1409.390; parent = 1200.282; children = 209.107
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3064.938; parent = 2065.008; children = 999.930
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2065.004 ; gain = 0.000 ; free physical = 547 ; free virtual = 1993
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/commento/Desktop/practice_2/practice_2.gen/sources_1/ip/mmcm_50m/mmcm_50m/mmcm_50m_in_context.xdc] for cell 'mmcm'
Finished Parsing XDC File [/home/commento/Desktop/practice_2/practice_2.gen/sources_1/ip/mmcm_50m/mmcm_50m/mmcm_50m_in_context.xdc] for cell 'mmcm'
Parsing XDC File [/home/commento/Desktop/practice_2/practice_2.gen/sources_1/ip/ila_uart/ila_uart/ila_uart_in_context.xdc] for cell 'ila'
Finished Parsing XDC File [/home/commento/Desktop/practice_2/practice_2.gen/sources_1/ip/ila_uart/ila_uart/ila_uart_in_context.xdc] for cell 'ila'
Parsing XDC File [/home/commento/Desktop/practice_2/practice_2.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio'
Finished Parsing XDC File [/home/commento/Desktop/practice_2/practice_2.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio'
Parsing XDC File [/home/commento/Desktop/practice_2/practice_2.srcs/constrs_2/new/uart_tx.xdc]
Finished Parsing XDC File [/home/commento/Desktop/practice_2/practice_2.srcs/constrs_2/new/uart_tx.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/commento/Desktop/practice_2/practice_2.srcs/constrs_2/new/uart_tx.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_tx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_tx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.754 ; gain = 0.000 ; free physical = 453 ; free virtual = 1909
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2204.754 ; gain = 0.000 ; free physical = 453 ; free virtual = 1909
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2204.754 ; gain = 600.238 ; free physical = 523 ; free virtual = 1980
Synthesis current peak Physical Memory [PSS] (MB): peak = 1412.274; parent = 1203.178; children = 209.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.672; parent = 2172.742; children = 999.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2204.754 ; gain = 600.238 ; free physical = 522 ; free virtual = 1980
Synthesis current peak Physical Memory [PSS] (MB): peak = 1412.274; parent = 1203.178; children = 209.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.672; parent = 2172.742; children = 999.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/commento/Desktop/practice_2/practice_2.gen/sources_1/ip/mmcm_50m/mmcm_50m/mmcm_50m_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/commento/Desktop/practice_2/practice_2.gen/sources_1/ip/mmcm_50m/mmcm_50m/mmcm_50m_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for mmcm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vio. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2204.754 ; gain = 600.238 ; free physical = 522 ; free virtual = 1980
Synthesis current peak Physical Memory [PSS] (MB): peak = 1412.274; parent = 1203.178; children = 209.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.672; parent = 2172.742; children = 999.930
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-6159] Found Keep on FSM register 'next_state_reg' in module 'uart_tx', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                   READY |                              000 |                              000
               WAIT_1SEC |                              001 |                              001
                GET_DATA |                              010 |                              010
          SEND_START_BIT |                              011 |                              011
               SEND_DATA |                              100 |                              100
           SEND_STOP_BIT |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'uart_tx', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                   READY |                              000 |                              000
               WAIT_1SEC |                              001 |                              001
                GET_DATA |                              010 |                              010
          SEND_START_BIT |                              011 |                              011
               SEND_DATA |                              100 |                              100
           SEND_STOP_BIT |                              101 |                              101
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2204.754 ; gain = 600.238 ; free physical = 513 ; free virtual = 1971
Synthesis current peak Physical Memory [PSS] (MB): peak = 1412.274; parent = 1203.178; children = 209.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.672; parent = 2172.742; children = 999.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input   32 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2204.754 ; gain = 600.238 ; free physical = 487 ; free virtual = 1951
Synthesis current peak Physical Memory [PSS] (MB): peak = 1412.274; parent = 1203.178; children = 209.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.672; parent = 2172.742; children = 999.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2204.754 ; gain = 600.238 ; free physical = 368 ; free virtual = 1840
Synthesis current peak Physical Memory [PSS] (MB): peak = 1502.602; parent = 1293.545; children = 209.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.672; parent = 2172.742; children = 999.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2204.754 ; gain = 600.238 ; free physical = 366 ; free virtual = 1838
Synthesis current peak Physical Memory [PSS] (MB): peak = 1502.773; parent = 1293.717; children = 209.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.672; parent = 2172.742; children = 999.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2204.754 ; gain = 600.238 ; free physical = 366 ; free virtual = 1838
Synthesis current peak Physical Memory [PSS] (MB): peak = 1503.285; parent = 1294.229; children = 209.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.672; parent = 2172.742; children = 999.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin mmcm_locked_inferred:in0 to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/commento/Desktop/practice_2/practice_2.srcs/sources_1/new/uart_tx.sv:171]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2204.754 ; gain = 600.238 ; free physical = 374 ; free virtual = 1847
Synthesis current peak Physical Memory [PSS] (MB): peak = 1503.493; parent = 1294.411; children = 209.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.672; parent = 2172.742; children = 999.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2204.754 ; gain = 600.238 ; free physical = 374 ; free virtual = 1847
Synthesis current peak Physical Memory [PSS] (MB): peak = 1503.509; parent = 1294.427; children = 209.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.672; parent = 2172.742; children = 999.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2204.754 ; gain = 600.238 ; free physical = 374 ; free virtual = 1847
Synthesis current peak Physical Memory [PSS] (MB): peak = 1503.524; parent = 1294.442; children = 209.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.672; parent = 2172.742; children = 999.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2204.754 ; gain = 600.238 ; free physical = 374 ; free virtual = 1847
Synthesis current peak Physical Memory [PSS] (MB): peak = 1503.603; parent = 1294.521; children = 209.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.672; parent = 2172.742; children = 999.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2204.754 ; gain = 600.238 ; free physical = 374 ; free virtual = 1847
Synthesis current peak Physical Memory [PSS] (MB): peak = 1503.603; parent = 1294.521; children = 209.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.672; parent = 2172.742; children = 999.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2204.754 ; gain = 600.238 ; free physical = 374 ; free virtual = 1847
Synthesis current peak Physical Memory [PSS] (MB): peak = 1503.618; parent = 1294.536; children = 209.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.672; parent = 2172.742; children = 999.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mmcm_50m      |         1|
|2     |ila_uart      |         1|
|3     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |ila_uart |     1|
|2     |mmcm_50m |     1|
|3     |vio      |     1|
|4     |CARRY4   |    15|
|5     |LUT1     |     3|
|6     |LUT2     |    70|
|7     |LUT3     |     8|
|8     |LUT4     |     4|
|9     |LUT5     |    14|
|10    |LUT6     |     2|
|11    |FDCE     |    51|
|12    |FDPE     |     1|
|13    |FDRE     |     7|
|14    |OBUF     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2204.754 ; gain = 600.238 ; free physical = 374 ; free virtual = 1847
Synthesis current peak Physical Memory [PSS] (MB): peak = 1503.649; parent = 1294.567; children = 209.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3172.672; parent = 2172.742; children = 999.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2204.754 ; gain = 460.488 ; free physical = 421 ; free virtual = 1893
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2204.754 ; gain = 600.238 ; free physical = 421 ; free virtual = 1893
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.754 ; gain = 0.000 ; free physical = 463 ; free virtual = 1936
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.754 ; gain = 0.000 ; free physical = 475 ; free virtual = 1948
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8a70af2d
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2204.754 ; gain = 911.402 ; free physical = 678 ; free virtual = 2151
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/commento/Desktop/practice_2/practice_2.runs/synth_1/uart_tx.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_tx_utilization_synth.rpt -pb uart_tx_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 21 16:42:08 2024...
