// Seed: 2074819791
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    output uwire id_2,
    input supply0 id_3,
    input uwire id_4,
    input tri id_5,
    input wand id_6,
    output tri1 id_7,
    input tri1 id_8,
    output uwire id_9,
    output wand id_10,
    output supply1 id_11,
    output supply0 id_12
);
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input tri0 id_2,
    output wire id_3
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_0,
      id_0,
      id_2,
      id_2,
      id_3,
      id_2,
      id_1,
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_12 = 0;
  logic id_7;
  ;
endmodule
