// Seed: 1524427196
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout uwire id_3;
  inout wire id_2;
  input wire id_1;
  always @(-1 or posedge -1'h0) begin : LABEL_0
    $signed(45);
    ;
  end
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd49,
    parameter id_4 = 32'd28,
    parameter id_9 = 32'd15
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire _id_9;
  output logic [7:0] id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire _id_4;
  output wire id_3;
  input wire _id_2;
  inout wire id_1;
  logic [id_9 : -1  &&  1  ==  id_2] id_15 = id_2 == 1;
  module_0 modCall_1 (
      id_11,
      id_15,
      id_7
  );
  assign id_8[id_4] = 1;
endmodule
