0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_lackey/Lab 9/Lab_9.sim/sim_2/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_lackey/Lab 9/Lab_9.srcs/sim_2/new/alu_test.sv,1585710210,systemVerilog,,,,alu_test,,,,,,,,
C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_lackey/Lab 9/Lab_9.srcs/sources_1/new/alu.sv,1585710404,systemVerilog,,C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_lackey/Lab 9/Lab_9.srcs/sim_2/new/alu_test.sv,,alu,,,,,,,,
