<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : intr_status2</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : intr_status2</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t.html">Component : ALT_NAND_STAT</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Interrupt status register for bank 2</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_TIME_OUT">ALT_NAND_STAT_INTR_STAT2_TIME_OUT</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL</a> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_LD_COMP">ALT_NAND_STAT_INTR_STAT2_LD_COMP</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP</a> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASE_COMP">ALT_NAND_STAT_INTR_STAT2_ERASE_COMP</a> </td></tr>
<tr>
<td align="left">[9] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP</a> </td></tr>
<tr>
<td align="left">[10] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK</a> </td></tr>
<tr>
<td align="left">[11] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD</a> </td></tr>
<tr>
<td align="left">[12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_INT_ACT">ALT_NAND_STAT_INTR_STAT2_INT_ACT</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_RST_COMP">ALT_NAND_STAT_INTR_STAT2_RST_COMP</a> </td></tr>
<tr>
<td align="left">[14] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC</a> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE">ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE</a> </td></tr>
<tr>
<td align="left">[31:17] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ecc_uncor_err </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp946aebadec9293ed034dea523d7dc432"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR"></a></p>
<p>Ecc logic detected uncorrectable error while reading data from flash device.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf74ea4c738fa9ca999b79d5f5e902984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gaf74ea4c738fa9ca999b79d5f5e902984">ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf74ea4c738fa9ca999b79d5f5e902984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8ea2ed3904d96cec668f81c0eb5d175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gaa8ea2ed3904d96cec668f81c0eb5d175">ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa8ea2ed3904d96cec668f81c0eb5d175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd7621b74dc840de77531a05b219575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga3dd7621b74dc840de77531a05b219575">ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3dd7621b74dc840de77531a05b219575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5f76adb82f44194d88ede95a58212c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga4c5f76adb82f44194d88ede95a58212c">ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga4c5f76adb82f44194d88ede95a58212c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42661dcde1c0d288d7dc645c86466f6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga42661dcde1c0d288d7dc645c86466f6f">ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga42661dcde1c0d288d7dc645c86466f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga948e5cb36aac785d70a3e58be52661ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga948e5cb36aac785d70a3e58be52661ba">ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga948e5cb36aac785d70a3e58be52661ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd9d6e9814c46c02e0184ccd61c8cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga8fd9d6e9814c46c02e0184ccd61c8cb4">ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga8fd9d6e9814c46c02e0184ccd61c8cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599e0167db3c6cb50d778476433ec2bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga599e0167db3c6cb50d778476433ec2bd">ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga599e0167db3c6cb50d778476433ec2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : dma_cmd_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp73f0d368ea1d295a5888c16663d1eb10"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP"></a></p>
<p>A data DMA command has completed on this bank</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad2ab0a8b60619f195d06613199dd718f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gad2ab0a8b60619f195d06613199dd718f">ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gad2ab0a8b60619f195d06613199dd718f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga557570ca29cc2cace15bb2b5e9a82438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga557570ca29cc2cace15bb2b5e9a82438">ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga557570ca29cc2cace15bb2b5e9a82438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0060d1c2e6102866612edacb99a6600c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga0060d1c2e6102866612edacb99a6600c">ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0060d1c2e6102866612edacb99a6600c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf75485f8bbbdf708c6541a3ebf119c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga8bf75485f8bbbdf708c6541a3ebf119c">ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga8bf75485f8bbbdf708c6541a3ebf119c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef12576a5a26f087665dd31f9440d451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gaef12576a5a26f087665dd31f9440d451">ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:gaef12576a5a26f087665dd31f9440d451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bfb24313208e0da359beda6f200428c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga9bfb24313208e0da359beda6f200428c">ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9bfb24313208e0da359beda6f200428c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga333757048134a9264762f13b7eba617e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga333757048134a9264762f13b7eba617e">ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga333757048134a9264762f13b7eba617e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3152158392a997f81796f7ee56b45080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga3152158392a997f81796f7ee56b45080">ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga3152158392a997f81796f7ee56b45080"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : time_out </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2d070738221ce95ee42e104a680e7684"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT2_TIME_OUT"></a></p>
<p>Watchdog timer has triggered in the controller due to one of the reasons like device</p>
<p>not responding or controller state machine did not get back to idle</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3b79ac730a390fdca15dede10950820c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga3b79ac730a390fdca15dede10950820c">ALT_NAND_STAT_INTR_STAT2_TIME_OUT_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga3b79ac730a390fdca15dede10950820c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c35f17bc9d8cda9b69e28a4f55c9428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga5c35f17bc9d8cda9b69e28a4f55c9428">ALT_NAND_STAT_INTR_STAT2_TIME_OUT_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga5c35f17bc9d8cda9b69e28a4f55c9428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0183cf1aab21269cfc8a882b5dffb8bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga0183cf1aab21269cfc8a882b5dffb8bc">ALT_NAND_STAT_INTR_STAT2_TIME_OUT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0183cf1aab21269cfc8a882b5dffb8bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd8c510c8081620728f5efd62f32c53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga4cd8c510c8081620728f5efd62f32c53">ALT_NAND_STAT_INTR_STAT2_TIME_OUT_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga4cd8c510c8081620728f5efd62f32c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe97e3e16bb4ccf7c7c4800ef0b2f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga8fe97e3e16bb4ccf7c7c4800ef0b2f03">ALT_NAND_STAT_INTR_STAT2_TIME_OUT_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga8fe97e3e16bb4ccf7c7c4800ef0b2f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad193b76f946c9fb5ddde4c9902f8bb47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gad193b76f946c9fb5ddde4c9902f8bb47">ALT_NAND_STAT_INTR_STAT2_TIME_OUT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad193b76f946c9fb5ddde4c9902f8bb47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9177a7d491dfebfecca8dc4ef208191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gab9177a7d491dfebfecca8dc4ef208191">ALT_NAND_STAT_INTR_STAT2_TIME_OUT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:gab9177a7d491dfebfecca8dc4ef208191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d0ce60cb351800a3e98eca62ac3150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gab4d0ce60cb351800a3e98eca62ac3150">ALT_NAND_STAT_INTR_STAT2_TIME_OUT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:gab4d0ce60cb351800a3e98eca62ac3150"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : program_fail </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8783c70b9f89c79ccc4560804c896cdb"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL"></a></p>
<p>Program failure occurred in the device on issuance of a program command. err_block_addr</p>
<p>and err_page_addr contain the block address and page address that failed program operation.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5be70c72d0631ba1bd617a11ac4f8899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga5be70c72d0631ba1bd617a11ac4f8899">ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga5be70c72d0631ba1bd617a11ac4f8899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga719818023deaf1ad47c14b992f7591ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga719818023deaf1ad47c14b992f7591ed">ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga719818023deaf1ad47c14b992f7591ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401d9a979717a60985c2272d8e5aa864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga401d9a979717a60985c2272d8e5aa864">ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga401d9a979717a60985c2272d8e5aa864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b76c73c0c233ab4bc513bc05d4fa74a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga7b76c73c0c233ab4bc513bc05d4fa74a">ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga7b76c73c0c233ab4bc513bc05d4fa74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149fcf94bd322df1abc7fe34ef5761db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga149fcf94bd322df1abc7fe34ef5761db">ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:ga149fcf94bd322df1abc7fe34ef5761db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31ed51377a2527ac615e4b9a9d86a0f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga31ed51377a2527ac615e4b9a9d86a0f2">ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga31ed51377a2527ac615e4b9a9d86a0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5adb067549f2e7420f81d75d547fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga8f5adb067549f2e7420f81d75d547fdb">ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga8f5adb067549f2e7420f81d75d547fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b7891bc9210fdf33bb72e672f337a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga4b7891bc9210fdf33bb72e672f337a17">ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga4b7891bc9210fdf33bb72e672f337a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : erase_fail </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7f8c67ad0656051ef3fe66995806f1cc"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL"></a></p>
<p>Erase failure occurred in the device on issuance of a erase command. err_block_addr</p>
<p>and err_page_addr contain the block address and page address that failed erase operation.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3e9b9e5320e5a97d567670f42ea8b2a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga3e9b9e5320e5a97d567670f42ea8b2a5">ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga3e9b9e5320e5a97d567670f42ea8b2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45d4006f0936d86eb3b16bfcbd668117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga45d4006f0936d86eb3b16bfcbd668117">ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga45d4006f0936d86eb3b16bfcbd668117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9450450f40ddef010c5fc5552b9c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gaba9450450f40ddef010c5fc5552b9c7d">ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaba9450450f40ddef010c5fc5552b9c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac18f43c8e313a43711a4f1fdb411aec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gac18f43c8e313a43711a4f1fdb411aec8">ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gac18f43c8e313a43711a4f1fdb411aec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9cfca405f96a5c8672b77bfa1fb33d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gaa9cfca405f96a5c8672b77bfa1fb33d6">ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:gaa9cfca405f96a5c8672b77bfa1fb33d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf63794ef9e8eeb5250ad47897b59d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga7bf63794ef9e8eeb5250ad47897b59d0">ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7bf63794ef9e8eeb5250ad47897b59d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2126af1181cca0d3092297be2163b6e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga2126af1181cca0d3092297be2163b6e1">ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga2126af1181cca0d3092297be2163b6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c5a8c93a2e5b7e39e70068ae66a92c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga30c5a8c93a2e5b7e39e70068ae66a92c">ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga30c5a8c93a2e5b7e39e70068ae66a92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : load_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf52f0796054bd671725d6abc525b081b"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT2_LD_COMP"></a></p>
<p>Device finished the last issued load command.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga95bd5002c6274b4f38fd4861a3660d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga95bd5002c6274b4f38fd4861a3660d34">ALT_NAND_STAT_INTR_STAT2_LD_COMP_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga95bd5002c6274b4f38fd4861a3660d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0468bfb7f76fde2218fc827cf457045d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga0468bfb7f76fde2218fc827cf457045d">ALT_NAND_STAT_INTR_STAT2_LD_COMP_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga0468bfb7f76fde2218fc827cf457045d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a528caf6733bbd3ebc0b4a350268fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga11a528caf6733bbd3ebc0b4a350268fb">ALT_NAND_STAT_INTR_STAT2_LD_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga11a528caf6733bbd3ebc0b4a350268fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09082a543ee5eb6bb60bfb881d53fd7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga09082a543ee5eb6bb60bfb881d53fd7c">ALT_NAND_STAT_INTR_STAT2_LD_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:ga09082a543ee5eb6bb60bfb881d53fd7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0814623d0269d599c2a55319f1c7a6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gae0814623d0269d599c2a55319f1c7a6d">ALT_NAND_STAT_INTR_STAT2_LD_COMP_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:gae0814623d0269d599c2a55319f1c7a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04631af1460c199d49d57fcbc25d248f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga04631af1460c199d49d57fcbc25d248f">ALT_NAND_STAT_INTR_STAT2_LD_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga04631af1460c199d49d57fcbc25d248f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced626a13b75e11b6c0653c2c7be79bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gaced626a13b75e11b6c0653c2c7be79bd">ALT_NAND_STAT_INTR_STAT2_LD_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:gaced626a13b75e11b6c0653c2c7be79bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf53e1cb3b99d2e9847e1c5b452efbd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gabf53e1cb3b99d2e9847e1c5b452efbd0">ALT_NAND_STAT_INTR_STAT2_LD_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:gabf53e1cb3b99d2e9847e1c5b452efbd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : program_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpca11150b5e217c0a58ac14a5b17327fc"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP"></a></p>
<p>Device finished the last issued program command.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga186d1213c9e6c644bdbdafa5b62e31e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga186d1213c9e6c644bdbdafa5b62e31e6">ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga186d1213c9e6c644bdbdafa5b62e31e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae181cc860cef0262e37a877205270651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gae181cc860cef0262e37a877205270651">ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gae181cc860cef0262e37a877205270651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a83f5ec769d43cb070d62ed48e83f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gab3a83f5ec769d43cb070d62ed48e83f6">ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab3a83f5ec769d43cb070d62ed48e83f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe1e6557647d277c001db4c883e87238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gafe1e6557647d277c001db4c883e87238">ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:gafe1e6557647d277c001db4c883e87238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fb22874a11b933f56ac1eb022dbec9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga3fb22874a11b933f56ac1eb022dbec9b">ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP_CLR_MSK</a>&#160;&#160;&#160;0xffffff7f</td></tr>
<tr class="separator:ga3fb22874a11b933f56ac1eb022dbec9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf81ef54987f85a80b6d7732c9340db1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gaf81ef54987f85a80b6d7732c9340db1d">ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf81ef54987f85a80b6d7732c9340db1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6c99c774debf4ccd8d6ea800eaceca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gad6c99c774debf4ccd8d6ea800eaceca5">ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td></tr>
<tr class="separator:gad6c99c774debf4ccd8d6ea800eaceca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbbddba16b2a06dd4d9e0b4c5f84d3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gafbbddba16b2a06dd4d9e0b4c5f84d3c1">ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td></tr>
<tr class="separator:gafbbddba16b2a06dd4d9e0b4c5f84d3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : erase_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp52a306a93bb4d0cabb2228192f53943c"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT2_ERASE_COMP"></a></p>
<p>Device erase operation complete</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga00d33e7873f375daa227b44267be77f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga00d33e7873f375daa227b44267be77f4">ALT_NAND_STAT_INTR_STAT2_ERASE_COMP_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga00d33e7873f375daa227b44267be77f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203cf63a6673866eec0e97d18362df99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga203cf63a6673866eec0e97d18362df99">ALT_NAND_STAT_INTR_STAT2_ERASE_COMP_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga203cf63a6673866eec0e97d18362df99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f678a7145d378fc85161d3fb2c23e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gab9f678a7145d378fc85161d3fb2c23e9">ALT_NAND_STAT_INTR_STAT2_ERASE_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab9f678a7145d378fc85161d3fb2c23e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f5fe252d6c1e91bc3a2fd108df16841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga5f5fe252d6c1e91bc3a2fd108df16841">ALT_NAND_STAT_INTR_STAT2_ERASE_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ga5f5fe252d6c1e91bc3a2fd108df16841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43cab283cce333ae5fa54689462226de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga43cab283cce333ae5fa54689462226de">ALT_NAND_STAT_INTR_STAT2_ERASE_COMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:ga43cab283cce333ae5fa54689462226de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878d049cf264eb84a9493dfa2f3d6e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga878d049cf264eb84a9493dfa2f3d6e2a">ALT_NAND_STAT_INTR_STAT2_ERASE_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga878d049cf264eb84a9493dfa2f3d6e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae51ce96247abd26c896292d2b67d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gabae51ce96247abd26c896292d2b67d17">ALT_NAND_STAT_INTR_STAT2_ERASE_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:gabae51ce96247abd26c896292d2b67d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34369443c5da859e7949ace4e6213477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga34369443c5da859e7949ace4e6213477">ALT_NAND_STAT_INTR_STAT2_ERASE_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:ga34369443c5da859e7949ace4e6213477"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : pipe_cpybck_cmd_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp381349a9b09ec58101c8e61996f157c9"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP"></a></p>
<p>A pipeline command or a copyback bank command has completed on this particular bank</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae843c47906792693ce64d9ce42f6531e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gae843c47906792693ce64d9ce42f6531e">ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gae843c47906792693ce64d9ce42f6531e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3dac84861a59e12c792a1788c291460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gac3dac84861a59e12c792a1788c291460">ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gac3dac84861a59e12c792a1788c291460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dfc2bf23d71747f8c4ebe7eb3c28570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga3dfc2bf23d71747f8c4ebe7eb3c28570">ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3dfc2bf23d71747f8c4ebe7eb3c28570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b735d2e7d829a98e8f9f19541123917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga8b735d2e7d829a98e8f9f19541123917">ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:ga8b735d2e7d829a98e8f9f19541123917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbec3db8c01da29626b5828d1dcadb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga9bbec3db8c01da29626b5828d1dcadb9">ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffdff</td></tr>
<tr class="separator:ga9bbec3db8c01da29626b5828d1dcadb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga911924b63029cc642f249e1fd4652848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga911924b63029cc642f249e1fd4652848">ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga911924b63029cc642f249e1fd4652848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga883173486f695da35b6d3e0e926a7397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga883173486f695da35b6d3e0e926a7397">ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td></tr>
<tr class="separator:ga883173486f695da35b6d3e0e926a7397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ddd946984172d8883663de72871718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gaf2ddd946984172d8883663de72871718">ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td></tr>
<tr class="separator:gaf2ddd946984172d8883663de72871718"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : locked_blk </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp869b10a6e075d6f6f923f27396f19446"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK"></a></p>
<p>The address to program or erase operation is to a locked block and the operation failed</p>
<p>due to this reason</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa6813be9789707ff17b34c44f2ccab94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gaa6813be9789707ff17b34c44f2ccab94">ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaa6813be9789707ff17b34c44f2ccab94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf111a410d059eed1f4a1fd892fdb1303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gaf111a410d059eed1f4a1fd892fdb1303">ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK_MSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaf111a410d059eed1f4a1fd892fdb1303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffabfc9c0bd9ff0af2de9e8895ddb32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gaffabfc9c0bd9ff0af2de9e8895ddb32b">ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaffabfc9c0bd9ff0af2de9e8895ddb32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237841125b1cfc42ba934284bc797485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga237841125b1cfc42ba934284bc797485">ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK_SET_MSK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ga237841125b1cfc42ba934284bc797485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6ca74fa81703d4ee041d42b02ec519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga8e6ca74fa81703d4ee041d42b02ec519">ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK_CLR_MSK</a>&#160;&#160;&#160;0xfffffbff</td></tr>
<tr class="separator:ga8e6ca74fa81703d4ee041d42b02ec519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cd329c52fb2a0d7be97e8d1573d092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga54cd329c52fb2a0d7be97e8d1573d092">ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga54cd329c52fb2a0d7be97e8d1573d092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d7a38e96c0506025417b216e9ecac44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga5d7a38e96c0506025417b216e9ecac44">ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td></tr>
<tr class="separator:ga5d7a38e96c0506025417b216e9ecac44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga324f03e8a14e01c488f3356ebd0288a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga324f03e8a14e01c488f3356ebd0288a8">ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td></tr>
<tr class="separator:ga324f03e8a14e01c488f3356ebd0288a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : unsup_cmd </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp78d61dc9146d2a7218bfc1a35f10c8cb"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD"></a></p>
<p>An unsupported command was received. This interrupt is set when an invalid command is</p>
<p>received, or when a command sequence is broken.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac3cdfe81a0c891d37368c7dd5a5a2bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gac3cdfe81a0c891d37368c7dd5a5a2bfe">ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD_LSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gac3cdfe81a0c891d37368c7dd5a5a2bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409569c31e98e3a3c69bfe088e99c8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga409569c31e98e3a3c69bfe088e99c8d6">ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga409569c31e98e3a3c69bfe088e99c8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56aab2812d75d27b9c41eb3cfe05bb82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga56aab2812d75d27b9c41eb3cfe05bb82">ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga56aab2812d75d27b9c41eb3cfe05bb82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeda9a5df2dd53ea73d735e8763131844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gaeda9a5df2dd53ea73d735e8763131844">ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD_SET_MSK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:gaeda9a5df2dd53ea73d735e8763131844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04a56aed492631e95e3e4672870f33e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gae04a56aed492631e95e3e4672870f33e">ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD_CLR_MSK</a>&#160;&#160;&#160;0xfffff7ff</td></tr>
<tr class="separator:gae04a56aed492631e95e3e4672870f33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga135ed753e5e5e34147bbc45d0e964d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga135ed753e5e5e34147bbc45d0e964d1b">ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga135ed753e5e5e34147bbc45d0e964d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c1977c4693f457756a319dc72db8594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga4c1977c4693f457756a319dc72db8594">ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td></tr>
<tr class="separator:ga4c1977c4693f457756a319dc72db8594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312b5567d80dff3d3caa56ab64679e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga312b5567d80dff3d3caa56ab64679e6f">ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td></tr>
<tr class="separator:ga312b5567d80dff3d3caa56ab64679e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : int_act </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp59d79488ea1caaab1c4f6f9267e6961e"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT2_INT_ACT"></a></p>
<p>R/B pin of device transitioned from low to high</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga367957fe77733e9b267b3ff71255c2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga367957fe77733e9b267b3ff71255c2a8">ALT_NAND_STAT_INTR_STAT2_INT_ACT_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga367957fe77733e9b267b3ff71255c2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga179b3202e77e637198c6f4d5e1c2c3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga179b3202e77e637198c6f4d5e1c2c3ba">ALT_NAND_STAT_INTR_STAT2_INT_ACT_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga179b3202e77e637198c6f4d5e1c2c3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5dbf52eb715eeff0dbd894496ed3efb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gaa5dbf52eb715eeff0dbd894496ed3efb">ALT_NAND_STAT_INTR_STAT2_INT_ACT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa5dbf52eb715eeff0dbd894496ed3efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44d2b804311c0eff4ea0cc2a421e44ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga44d2b804311c0eff4ea0cc2a421e44ec">ALT_NAND_STAT_INTR_STAT2_INT_ACT_SET_MSK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:ga44d2b804311c0eff4ea0cc2a421e44ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga762a31d1e16d11ac42404d07346c5d48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga762a31d1e16d11ac42404d07346c5d48">ALT_NAND_STAT_INTR_STAT2_INT_ACT_CLR_MSK</a>&#160;&#160;&#160;0xffffefff</td></tr>
<tr class="separator:ga762a31d1e16d11ac42404d07346c5d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc7e4c532b11a2b099a3b63024f1e491"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gadc7e4c532b11a2b099a3b63024f1e491">ALT_NAND_STAT_INTR_STAT2_INT_ACT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gadc7e4c532b11a2b099a3b63024f1e491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2388c7b7dfd9158c9e5c24078bc00fe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga2388c7b7dfd9158c9e5c24078bc00fe8">ALT_NAND_STAT_INTR_STAT2_INT_ACT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td></tr>
<tr class="separator:ga2388c7b7dfd9158c9e5c24078bc00fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b44c5425a8985a74c60d2e09791aa87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga4b44c5425a8985a74c60d2e09791aa87">ALT_NAND_STAT_INTR_STAT2_INT_ACT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td></tr>
<tr class="separator:ga4b44c5425a8985a74c60d2e09791aa87"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : rst_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6b7bfa31bc89276061e881ebd45feb2c"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT2_RST_COMP"></a></p>
<p>The Cadence NAND Flash Memory Controller has completed its reset and initialization process</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1c7ca43d5945dd3480c4b7b2d3433fb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga1c7ca43d5945dd3480c4b7b2d3433fb8">ALT_NAND_STAT_INTR_STAT2_RST_COMP_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga1c7ca43d5945dd3480c4b7b2d3433fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fa5959e4e9840999aee289af897cc57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga8fa5959e4e9840999aee289af897cc57">ALT_NAND_STAT_INTR_STAT2_RST_COMP_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga8fa5959e4e9840999aee289af897cc57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1add48bda8b62c5756fae031466be660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga1add48bda8b62c5756fae031466be660">ALT_NAND_STAT_INTR_STAT2_RST_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1add48bda8b62c5756fae031466be660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga079ac3dc56861eddd0a3407ff6fc6995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga079ac3dc56861eddd0a3407ff6fc6995">ALT_NAND_STAT_INTR_STAT2_RST_COMP_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:ga079ac3dc56861eddd0a3407ff6fc6995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf298924402b39d69b64cd55cc5b2585e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gaf298924402b39d69b64cd55cc5b2585e">ALT_NAND_STAT_INTR_STAT2_RST_COMP_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:gaf298924402b39d69b64cd55cc5b2585e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga726d82f74ef949154367f5a540a70eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga726d82f74ef949154367f5a540a70eb2">ALT_NAND_STAT_INTR_STAT2_RST_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga726d82f74ef949154367f5a540a70eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6c1bb40c92823f1ba20610aef09c4c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gaa6c1bb40c92823f1ba20610aef09c4c2">ALT_NAND_STAT_INTR_STAT2_RST_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:gaa6c1bb40c92823f1ba20610aef09c4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf444dac95ed3103393f0150b254c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gabdf444dac95ed3103393f0150b254c05">ALT_NAND_STAT_INTR_STAT2_RST_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:gabdf444dac95ed3103393f0150b254c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : pipe_cmd_err </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp406c87b338abdd28ca4b3eeed5cef869"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR"></a></p>
<p>A pipeline command sequence has been violated. This occurs when Map 01 page read/write</p>
<p>address does not match the corresponding expected address from the pipeline commands issued</p>
<p>earlier.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7b1600146e85afedf4e664233138354c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga7b1600146e85afedf4e664233138354c">ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga7b1600146e85afedf4e664233138354c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab988f5a5939e09ca31e2ff1fba260f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gab988f5a5939e09ca31e2ff1fba260f98">ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gab988f5a5939e09ca31e2ff1fba260f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7f9a200d68b1c59a55079fdb90d5330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gab7f9a200d68b1c59a55079fdb90d5330">ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab7f9a200d68b1c59a55079fdb90d5330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73028c698f9a11ae86f490f57107b8b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga73028c698f9a11ae86f490f57107b8b4">ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR_SET_MSK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:ga73028c698f9a11ae86f490f57107b8b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50d44fb51a3ceac5013b2614cae07fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga50d44fb51a3ceac5013b2614cae07fdb">ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR_CLR_MSK</a>&#160;&#160;&#160;0xffffbfff</td></tr>
<tr class="separator:ga50d44fb51a3ceac5013b2614cae07fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6b02c4dceca21288ac63380181e77e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga6f6b02c4dceca21288ac63380181e77e">ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6f6b02c4dceca21288ac63380181e77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f1cdda0ba0b40d99efc0d041720b55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga96f1cdda0ba0b40d99efc0d041720b55">ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga96f1cdda0ba0b40d99efc0d041720b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574c9ca9987b3ecf8ca641d91ebc7eea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga574c9ca9987b3ecf8ca641d91ebc7eea">ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td></tr>
<tr class="separator:ga574c9ca9987b3ecf8ca641d91ebc7eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : page_xfer_inc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcb615108c3f631c82ba085fb84f18d63"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC"></a></p>
<p>For every page of data transfer to or from the device, this bit will be set.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3bd48aebe8bf36c49790c24fac8e215d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga3bd48aebe8bf36c49790c24fac8e215d">ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga3bd48aebe8bf36c49790c24fac8e215d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd5a868ecfb3fe9e3113114b4c82aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga8bd5a868ecfb3fe9e3113114b4c82aa5">ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga8bd5a868ecfb3fe9e3113114b4c82aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3eba1601e8c5dd3ba735a8b08b9c03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gaa3eba1601e8c5dd3ba735a8b08b9c03c">ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa3eba1601e8c5dd3ba735a8b08b9c03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe012a94448422d2aab3e2f60cbf4f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gabe012a94448422d2aab3e2f60cbf4f4c">ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC_SET_MSK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:gabe012a94448422d2aab3e2f60cbf4f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac7802789d173ca64cd748ceff425f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga1ac7802789d173ca64cd748ceff425f4">ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC_CLR_MSK</a>&#160;&#160;&#160;0xffff7fff</td></tr>
<tr class="separator:ga1ac7802789d173ca64cd748ceff425f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7442febfafd95486a83ead366fca5418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga7442febfafd95486a83ead366fca5418">ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7442febfafd95486a83ead366fca5418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6214c3d46b6a73e0835ec19028a2f028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga6214c3d46b6a73e0835ec19028a2f028">ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td></tr>
<tr class="separator:ga6214c3d46b6a73e0835ec19028a2f028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121c662aa41444408ec10e4a2dcfa380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga121c662aa41444408ec10e4a2dcfa380">ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td></tr>
<tr class="separator:ga121c662aa41444408ec10e4a2dcfa380"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : erased_page </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd20b7506b8b38062c06839ce845c320d"></a><a class="anchor" id="ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE"></a></p>
<p>If an erased page is detected on reads, this bit will be set. The detection of erased</p>
<p>page is based on the number of 0's in the page. If the number of 0's in the page being</p>
<p>read is less than the value in the erase_threshold (programmable register),</p>
<p>an erased page is inferred and no un-correctable error will be flagged for that page.</p>
<p>If ECC is disabled, the erased_page interrupt shall be set as explained above. If ECC is</p>
<p>enabled, in addition to the above condition, only when the ECC logic detects an</p>
<p>un-correctable error for that page will the erased_page interrupt be flagged. If the ECC</p>
<p>logic detects a no-error or correctable error page, this erased page interrupt will not</p>
<p>be set.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaec00a05aba31753288ebb83495623964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gaec00a05aba31753288ebb83495623964">ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaec00a05aba31753288ebb83495623964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c8045d1cd547327c36302ec8e12bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gad2c8045d1cd547327c36302ec8e12bcd">ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gad2c8045d1cd547327c36302ec8e12bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa94f247a3f78f78119c119eae33630e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gaa94f247a3f78f78119c119eae33630e4">ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa94f247a3f78f78119c119eae33630e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b7e31fbb0530e0ede248d0f8f2ab76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gac1b7e31fbb0530e0ede248d0f8f2ab76">ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:gac1b7e31fbb0530e0ede248d0f8f2ab76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e9cc28659543ea65ed7f3dcb6e05fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gad2e9cc28659543ea65ed7f3dcb6e05fe">ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:gad2e9cc28659543ea65ed7f3dcb6e05fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348d5e1148cc296e3be5401a1d1f6213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ga348d5e1148cc296e3be5401a1d1f6213">ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga348d5e1148cc296e3be5401a1d1f6213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7175ffb5b071ce26a9b45e26728b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gacc7175ffb5b071ce26a9b45e26728b08">ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:gacc7175ffb5b071ce26a9b45e26728b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb320fa58d3373c7ce414040768a3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gafdb320fa58d3373c7ce414040768a3eb">ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:gafdb320fa58d3373c7ce414040768a3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2__s">ALT_NAND_STAT_INTR_STAT2_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac46de33c72ee5bf9c9894d640172dc09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gac46de33c72ee5bf9c9894d640172dc09">ALT_NAND_STAT_INTR_STAT2_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gac46de33c72ee5bf9c9894d640172dc09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada2fc0f7827aa95b8c34fdc31b2585ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gada2fc0f7827aa95b8c34fdc31b2585ba">ALT_NAND_STAT_INTR_STAT2_OFST</a>&#160;&#160;&#160;0xb0</td></tr>
<tr class="separator:gada2fc0f7827aa95b8c34fdc31b2585ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaf553a0e951062e10ad4fc32c1873825f"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2__s">ALT_NAND_STAT_INTR_STAT2_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gaf553a0e951062e10ad4fc32c1873825f">ALT_NAND_STAT_INTR_STAT2_t</a></td></tr>
<tr class="separator:gaf553a0e951062e10ad4fc32c1873825f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2__s" id="struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NAND_STAT_INTR_STAT2_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html">ALT_NAND_STAT_INTR_STAT2</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0232010e26cdbca731bb328c13b7ec35"></a>uint32_t</td>
<td class="fieldname">
ecc_uncor_err: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad1c6113d9d3d3815e8565da450bf86e4"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ada16931c394ea16d62eddd298f97cb20"></a>uint32_t</td>
<td class="fieldname">
dma_cmd_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae2dfbee31309bf6c5a0a7df78d3b9ee6"></a>uint32_t</td>
<td class="fieldname">
time_out: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_TIME_OUT">ALT_NAND_STAT_INTR_STAT2_TIME_OUT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aabb9074e83bd149cb74d535f4e8c92b6"></a>uint32_t</td>
<td class="fieldname">
program_fail: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8c9fac3c24152bdb37d53c2621f0125b"></a>uint32_t</td>
<td class="fieldname">
erase_fail: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a55d313d2824b94bf5960b0d7c209a1cc"></a>uint32_t</td>
<td class="fieldname">
load_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_LD_COMP">ALT_NAND_STAT_INTR_STAT2_LD_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5be7f7ffe1b96c1b1ea70576293dafde"></a>uint32_t</td>
<td class="fieldname">
program_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afcbc21a622364b93f2b65206671c1d7b"></a>uint32_t</td>
<td class="fieldname">
erase_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASE_COMP">ALT_NAND_STAT_INTR_STAT2_ERASE_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abd8a65ca1bf2ab1be88d601495fd2161"></a>uint32_t</td>
<td class="fieldname">
pipe_cpybck_cmd_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a671da2fb49eb84b47438fb7d725dff6f"></a>uint32_t</td>
<td class="fieldname">
locked_blk: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a38936120a6ff573733177acd752fc663"></a>uint32_t</td>
<td class="fieldname">
unsup_cmd: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a19d3a999ec53a86931f29aac9f1a3df7"></a>uint32_t</td>
<td class="fieldname">
int_act: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_INT_ACT">ALT_NAND_STAT_INTR_STAT2_INT_ACT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5045c3635282fe8e3291ebb632324c11"></a>uint32_t</td>
<td class="fieldname">
rst_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_RST_COMP">ALT_NAND_STAT_INTR_STAT2_RST_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0568f726047c7cf84f80732c9f439ccb"></a>uint32_t</td>
<td class="fieldname">
pipe_cmd_err: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a558e35c8002e6211df23c8dfb521b1f7"></a>uint32_t</td>
<td class="fieldname">
page_xfer_inc: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="add79f7aa0fcf1fe2d14c9047786d543e"></a>uint32_t</td>
<td class="fieldname">
erased_page: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE">ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a089b9998d256477152876f6c162d8ff8"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 15</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gaf74ea4c738fa9ca999b79d5f5e902984"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa8ea2ed3904d96cec668f81c0eb5d175"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3dd7621b74dc840de77531a05b219575"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4c5f76adb82f44194d88ede95a58212c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga42661dcde1c0d288d7dc645c86466f6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga948e5cb36aac785d70a3e58be52661ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8fd9d6e9814c46c02e0184ccd61c8cb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga599e0167db3c6cb50d778476433ec2bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_STAT2_ECC_UNCOR_ERR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad2ab0a8b60619f195d06613199dd718f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga557570ca29cc2cace15bb2b5e9a82438"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0060d1c2e6102866612edacb99a6600c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8bf75485f8bbbdf708c6541a3ebf119c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaef12576a5a26f087665dd31f9440d451"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9bfb24313208e0da359beda6f200428c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga333757048134a9264762f13b7eba617e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3152158392a997f81796f7ee56b45080"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP">ALT_NAND_STAT_INTR_STAT2_DMA_CMD_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3b79ac730a390fdca15dede10950820c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_TIME_OUT_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_TIME_OUT">ALT_NAND_STAT_INTR_STAT2_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5c35f17bc9d8cda9b69e28a4f55c9428"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_TIME_OUT_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_TIME_OUT">ALT_NAND_STAT_INTR_STAT2_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0183cf1aab21269cfc8a882b5dffb8bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_TIME_OUT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_TIME_OUT">ALT_NAND_STAT_INTR_STAT2_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4cd8c510c8081620728f5efd62f32c53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_TIME_OUT_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_TIME_OUT">ALT_NAND_STAT_INTR_STAT2_TIME_OUT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8fe97e3e16bb4ccf7c7c4800ef0b2f03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_TIME_OUT_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_TIME_OUT">ALT_NAND_STAT_INTR_STAT2_TIME_OUT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad193b76f946c9fb5ddde4c9902f8bb47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_TIME_OUT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_TIME_OUT">ALT_NAND_STAT_INTR_STAT2_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab9177a7d491dfebfecca8dc4ef208191"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_TIME_OUT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_TIME_OUT">ALT_NAND_STAT_INTR_STAT2_TIME_OUT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab4d0ce60cb351800a3e98eca62ac3150"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_TIME_OUT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_TIME_OUT">ALT_NAND_STAT_INTR_STAT2_TIME_OUT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5be70c72d0631ba1bd617a11ac4f8899"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga719818023deaf1ad47c14b992f7591ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga401d9a979717a60985c2272d8e5aa864"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7b76c73c0c233ab4bc513bc05d4fa74a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga149fcf94bd322df1abc7fe34ef5761db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga31ed51377a2527ac615e4b9a9d86a0f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8f5adb067549f2e7420f81d75d547fdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4b7891bc9210fdf33bb72e672f337a17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL">ALT_NAND_STAT_INTR_STAT2_PROGRAM_FAIL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3e9b9e5320e5a97d567670f42ea8b2a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga45d4006f0936d86eb3b16bfcbd668117"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaba9450450f40ddef010c5fc5552b9c7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac18f43c8e313a43711a4f1fdb411aec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa9cfca405f96a5c8672b77bfa1fb33d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7bf63794ef9e8eeb5250ad47897b59d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2126af1181cca0d3092297be2163b6e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga30c5a8c93a2e5b7e39e70068ae66a92c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL">ALT_NAND_STAT_INTR_STAT2_ERASE_FAIL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga95bd5002c6274b4f38fd4861a3660d34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_LD_COMP_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_LD_COMP">ALT_NAND_STAT_INTR_STAT2_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0468bfb7f76fde2218fc827cf457045d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_LD_COMP_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_LD_COMP">ALT_NAND_STAT_INTR_STAT2_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga11a528caf6733bbd3ebc0b4a350268fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_LD_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_LD_COMP">ALT_NAND_STAT_INTR_STAT2_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga09082a543ee5eb6bb60bfb881d53fd7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_LD_COMP_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_LD_COMP">ALT_NAND_STAT_INTR_STAT2_LD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae0814623d0269d599c2a55319f1c7a6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_LD_COMP_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_LD_COMP">ALT_NAND_STAT_INTR_STAT2_LD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga04631af1460c199d49d57fcbc25d248f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_LD_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_LD_COMP">ALT_NAND_STAT_INTR_STAT2_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaced626a13b75e11b6c0653c2c7be79bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_LD_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_LD_COMP">ALT_NAND_STAT_INTR_STAT2_LD_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gabf53e1cb3b99d2e9847e1c5b452efbd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_LD_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_LD_COMP">ALT_NAND_STAT_INTR_STAT2_LD_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga186d1213c9e6c644bdbdafa5b62e31e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae181cc860cef0262e37a877205270651"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab3a83f5ec769d43cb070d62ed48e83f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafe1e6557647d277c001db4c883e87238"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP_SET_MSK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3fb22874a11b933f56ac1eb022dbec9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP_CLR_MSK&#160;&#160;&#160;0xffffff7f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf81ef54987f85a80b6d7732c9340db1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad6c99c774debf4ccd8d6ea800eaceca5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gafbbddba16b2a06dd4d9e0b4c5f84d3c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP">ALT_NAND_STAT_INTR_STAT2_PROGRAM_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga00d33e7873f375daa227b44267be77f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASE_COMP_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASE_COMP">ALT_NAND_STAT_INTR_STAT2_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga203cf63a6673866eec0e97d18362df99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASE_COMP_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASE_COMP">ALT_NAND_STAT_INTR_STAT2_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab9f678a7145d378fc85161d3fb2c23e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASE_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASE_COMP">ALT_NAND_STAT_INTR_STAT2_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5f5fe252d6c1e91bc3a2fd108df16841"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASE_COMP_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASE_COMP">ALT_NAND_STAT_INTR_STAT2_ERASE_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga43cab283cce333ae5fa54689462226de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASE_COMP_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASE_COMP">ALT_NAND_STAT_INTR_STAT2_ERASE_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga878d049cf264eb84a9493dfa2f3d6e2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASE_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASE_COMP">ALT_NAND_STAT_INTR_STAT2_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabae51ce96247abd26c896292d2b67d17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASE_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASE_COMP">ALT_NAND_STAT_INTR_STAT2_ERASE_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga34369443c5da859e7949ace4e6213477"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASE_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASE_COMP">ALT_NAND_STAT_INTR_STAT2_ERASE_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae843c47906792693ce64d9ce42f6531e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac3dac84861a59e12c792a1788c291460"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3dfc2bf23d71747f8c4ebe7eb3c28570"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8b735d2e7d829a98e8f9f19541123917"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP_SET_MSK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9bbec3db8c01da29626b5828d1dcadb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP_CLR_MSK&#160;&#160;&#160;0xfffffdff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga911924b63029cc642f249e1fd4652848"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga883173486f695da35b6d3e0e926a7397"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf2ddd946984172d8883663de72871718"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_STAT2_PIPE_CPYBCK_CMD_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa6813be9789707ff17b34c44f2ccab94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf111a410d059eed1f4a1fd892fdb1303"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK_MSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaffabfc9c0bd9ff0af2de9e8895ddb32b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga237841125b1cfc42ba934284bc797485"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK_SET_MSK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8e6ca74fa81703d4ee041d42b02ec519"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK_CLR_MSK&#160;&#160;&#160;0xfffffbff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga54cd329c52fb2a0d7be97e8d1573d092"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5d7a38e96c0506025417b216e9ecac44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga324f03e8a14e01c488f3356ebd0288a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK">ALT_NAND_STAT_INTR_STAT2_LOCKED_BLK</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac3cdfe81a0c891d37368c7dd5a5a2bfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD_LSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga409569c31e98e3a3c69bfe088e99c8d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga56aab2812d75d27b9c41eb3cfe05bb82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeda9a5df2dd53ea73d735e8763131844"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD_SET_MSK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae04a56aed492631e95e3e4672870f33e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD_CLR_MSK&#160;&#160;&#160;0xfffff7ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga135ed753e5e5e34147bbc45d0e964d1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4c1977c4693f457756a319dc72db8594"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga312b5567d80dff3d3caa56ab64679e6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD">ALT_NAND_STAT_INTR_STAT2_UNSUP_CMD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga367957fe77733e9b267b3ff71255c2a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_INT_ACT_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_INT_ACT">ALT_NAND_STAT_INTR_STAT2_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga179b3202e77e637198c6f4d5e1c2c3ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_INT_ACT_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_INT_ACT">ALT_NAND_STAT_INTR_STAT2_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa5dbf52eb715eeff0dbd894496ed3efb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_INT_ACT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_INT_ACT">ALT_NAND_STAT_INTR_STAT2_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga44d2b804311c0eff4ea0cc2a421e44ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_INT_ACT_SET_MSK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_INT_ACT">ALT_NAND_STAT_INTR_STAT2_INT_ACT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga762a31d1e16d11ac42404d07346c5d48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_INT_ACT_CLR_MSK&#160;&#160;&#160;0xffffefff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_INT_ACT">ALT_NAND_STAT_INTR_STAT2_INT_ACT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadc7e4c532b11a2b099a3b63024f1e491"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_INT_ACT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_INT_ACT">ALT_NAND_STAT_INTR_STAT2_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2388c7b7dfd9158c9e5c24078bc00fe8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_INT_ACT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_INT_ACT">ALT_NAND_STAT_INTR_STAT2_INT_ACT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4b44c5425a8985a74c60d2e09791aa87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_INT_ACT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_INT_ACT">ALT_NAND_STAT_INTR_STAT2_INT_ACT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga1c7ca43d5945dd3480c4b7b2d3433fb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_RST_COMP_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_RST_COMP">ALT_NAND_STAT_INTR_STAT2_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8fa5959e4e9840999aee289af897cc57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_RST_COMP_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_RST_COMP">ALT_NAND_STAT_INTR_STAT2_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1add48bda8b62c5756fae031466be660"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_RST_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_RST_COMP">ALT_NAND_STAT_INTR_STAT2_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga079ac3dc56861eddd0a3407ff6fc6995"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_RST_COMP_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_RST_COMP">ALT_NAND_STAT_INTR_STAT2_RST_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf298924402b39d69b64cd55cc5b2585e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_RST_COMP_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_RST_COMP">ALT_NAND_STAT_INTR_STAT2_RST_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga726d82f74ef949154367f5a540a70eb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_RST_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_RST_COMP">ALT_NAND_STAT_INTR_STAT2_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa6c1bb40c92823f1ba20610aef09c4c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_RST_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_RST_COMP">ALT_NAND_STAT_INTR_STAT2_RST_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gabdf444dac95ed3103393f0150b254c05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_RST_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_RST_COMP">ALT_NAND_STAT_INTR_STAT2_RST_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7b1600146e85afedf4e664233138354c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab988f5a5939e09ca31e2ff1fba260f98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab7f9a200d68b1c59a55079fdb90d5330"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga73028c698f9a11ae86f490f57107b8b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR_SET_MSK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga50d44fb51a3ceac5013b2614cae07fdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR_CLR_MSK&#160;&#160;&#160;0xffffbfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6f6b02c4dceca21288ac63380181e77e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga96f1cdda0ba0b40d99efc0d041720b55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga574c9ca9987b3ecf8ca641d91ebc7eea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_STAT2_PIPE_CMD_ERR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3bd48aebe8bf36c49790c24fac8e215d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8bd5a868ecfb3fe9e3113114b4c82aa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa3eba1601e8c5dd3ba735a8b08b9c03c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabe012a94448422d2aab3e2f60cbf4f4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC_SET_MSK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1ac7802789d173ca64cd748ceff425f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC_CLR_MSK&#160;&#160;&#160;0xffff7fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7442febfafd95486a83ead366fca5418"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6214c3d46b6a73e0835ec19028a2f028"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga121c662aa41444408ec10e4a2dcfa380"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC">ALT_NAND_STAT_INTR_STAT2_PAGE_XFER_INC</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaec00a05aba31753288ebb83495623964"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE">ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad2c8045d1cd547327c36302ec8e12bcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE">ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa94f247a3f78f78119c119eae33630e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE">ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac1b7e31fbb0530e0ede248d0f8f2ab76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE">ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad2e9cc28659543ea65ed7f3dcb6e05fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE">ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga348d5e1148cc296e3be5401a1d1f6213"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE">ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacc7175ffb5b071ce26a9b45e26728b08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE">ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gafdb320fa58d3373c7ce414040768a3eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE">ALT_NAND_STAT_INTR_STAT2_ERASED_PAGE</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac46de33c72ee5bf9c9894d640172dc09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html">ALT_NAND_STAT_INTR_STAT2</a> register. </p>

</div>
</div>
<a class="anchor" id="gada2fc0f7827aa95b8c34fdc31b2585ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_STAT2_OFST&#160;&#160;&#160;0xb0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html">ALT_NAND_STAT_INTR_STAT2</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaf553a0e951062e10ad4fc32c1873825f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2__s">ALT_NAND_STAT_INTR_STAT2_s</a> <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html#gaf553a0e951062e10ad4fc32c1873825f">ALT_NAND_STAT_INTR_STAT2_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___s_t_a_t2.html">ALT_NAND_STAT_INTR_STAT2</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:44 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
