Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/XilinxTools/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 075cc3c65ecd45babce09cf07f762f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Instr_decoder_tb_behav xil_defaultlib.Instr_decoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/Instr_decoder.v:274]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/Instr_decoder.v:283]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instr_decoder
Compiling module xil_defaultlib.Instr_decoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Instr_decoder_tb_behav
