NDSearch.OnPrefixDataLoaded("def",["Variable","Function"],[["default_alloc",,[["uvm_mem_mam",,,,0,"File18:uvm_mem_mam.svh:uvm_mem_mam.default_alloc","SystemVerilogClass:uvm_mem_mam:default_alloc"]]],["default_map",,[["uvm_reg_block",,,,0,"File18:uvm_reg_block.svh:uvm_reg_block.default_map","SystemVerilogClass:uvm_reg_block:default_map"]]],["default_path",,[["uvm_reg_block",,,,0,"File18:uvm_reg_block.svh:uvm_reg_block.default_path","SystemVerilogClass:uvm_reg_block:default_path"]]],["default_precedence",,[["uvm_resource_base",,,,0,"File6:uvm_resource.svh:uvm_resource_base.default_precedence","SystemVerilogClass:uvm_resource_base:default_precedence"]]],["default_radix",,[["uvm_printer_knobs",,,,0,"File17:uvm_printer.svh:uvm_printer_knobs.default_radix","SystemVerilogClass:uvm_printer_knobs:default_radix"],["uvm_recorder",,,,0,"File17:uvm_recorder.svh:uvm_recorder.default_radix","SystemVerilogClass:uvm_recorder:default_radix"]]],["define_access",,[["uvm_reg_field",,,,1,"File18:uvm_reg_field.svh:uvm_reg_field.define_access","SystemVerilogClass:uvm_reg_field:define_access"]]],["define_domain",,[["uvm_component",,,,1,"File12:uvm_component.svh:uvm_component.define_domain","SystemVerilogClass:uvm_component:define_domain"]]]]);