/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ENA */
.set ENA__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set ENA__0__MASK, 0x04
.set ENA__0__PC, CYREG_PRT1_PC2
.set ENA__0__PORT, 1
.set ENA__0__SHIFT, 2
.set ENA__AG, CYREG_PRT1_AG
.set ENA__AMUX, CYREG_PRT1_AMUX
.set ENA__BIE, CYREG_PRT1_BIE
.set ENA__BIT_MASK, CYREG_PRT1_BIT_MASK
.set ENA__BYP, CYREG_PRT1_BYP
.set ENA__CTL, CYREG_PRT1_CTL
.set ENA__DM0, CYREG_PRT1_DM0
.set ENA__DM1, CYREG_PRT1_DM1
.set ENA__DM2, CYREG_PRT1_DM2
.set ENA__DR, CYREG_PRT1_DR
.set ENA__INP_DIS, CYREG_PRT1_INP_DIS
.set ENA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set ENA__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set ENA__LCD_EN, CYREG_PRT1_LCD_EN
.set ENA__MASK, 0x04
.set ENA__PORT, 1
.set ENA__PRT, CYREG_PRT1_PRT
.set ENA__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set ENA__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set ENA__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set ENA__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set ENA__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set ENA__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set ENA__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set ENA__PS, CYREG_PRT1_PS
.set ENA__SHIFT, 2
.set ENA__SLW, CYREG_PRT1_SLW

/* ENB */
.set ENB__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set ENB__0__MASK, 0x80
.set ENB__0__PC, CYREG_PRT1_PC7
.set ENB__0__PORT, 1
.set ENB__0__SHIFT, 7
.set ENB__AG, CYREG_PRT1_AG
.set ENB__AMUX, CYREG_PRT1_AMUX
.set ENB__BIE, CYREG_PRT1_BIE
.set ENB__BIT_MASK, CYREG_PRT1_BIT_MASK
.set ENB__BYP, CYREG_PRT1_BYP
.set ENB__CTL, CYREG_PRT1_CTL
.set ENB__DM0, CYREG_PRT1_DM0
.set ENB__DM1, CYREG_PRT1_DM1
.set ENB__DM2, CYREG_PRT1_DM2
.set ENB__DR, CYREG_PRT1_DR
.set ENB__INP_DIS, CYREG_PRT1_INP_DIS
.set ENB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set ENB__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set ENB__LCD_EN, CYREG_PRT1_LCD_EN
.set ENB__MASK, 0x80
.set ENB__PORT, 1
.set ENB__PRT, CYREG_PRT1_PRT
.set ENB__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set ENB__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set ENB__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set ENB__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set ENB__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set ENB__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set ENB__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set ENB__PS, CYREG_PRT1_PS
.set ENB__SHIFT, 7
.set ENB__SLW, CYREG_PRT1_SLW

/* IN1 */
.set IN1__0__INTTYPE, CYREG_PICU1_INTTYPE3
.set IN1__0__MASK, 0x08
.set IN1__0__PC, CYREG_PRT1_PC3
.set IN1__0__PORT, 1
.set IN1__0__SHIFT, 3
.set IN1__AG, CYREG_PRT1_AG
.set IN1__AMUX, CYREG_PRT1_AMUX
.set IN1__BIE, CYREG_PRT1_BIE
.set IN1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set IN1__BYP, CYREG_PRT1_BYP
.set IN1__CTL, CYREG_PRT1_CTL
.set IN1__DM0, CYREG_PRT1_DM0
.set IN1__DM1, CYREG_PRT1_DM1
.set IN1__DM2, CYREG_PRT1_DM2
.set IN1__DR, CYREG_PRT1_DR
.set IN1__INP_DIS, CYREG_PRT1_INP_DIS
.set IN1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set IN1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set IN1__LCD_EN, CYREG_PRT1_LCD_EN
.set IN1__MASK, 0x08
.set IN1__PORT, 1
.set IN1__PRT, CYREG_PRT1_PRT
.set IN1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set IN1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set IN1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set IN1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set IN1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set IN1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set IN1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set IN1__PS, CYREG_PRT1_PS
.set IN1__SHIFT, 3
.set IN1__SLW, CYREG_PRT1_SLW

/* IN2 */
.set IN2__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set IN2__0__MASK, 0x10
.set IN2__0__PC, CYREG_PRT1_PC4
.set IN2__0__PORT, 1
.set IN2__0__SHIFT, 4
.set IN2__AG, CYREG_PRT1_AG
.set IN2__AMUX, CYREG_PRT1_AMUX
.set IN2__BIE, CYREG_PRT1_BIE
.set IN2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set IN2__BYP, CYREG_PRT1_BYP
.set IN2__CTL, CYREG_PRT1_CTL
.set IN2__DM0, CYREG_PRT1_DM0
.set IN2__DM1, CYREG_PRT1_DM1
.set IN2__DM2, CYREG_PRT1_DM2
.set IN2__DR, CYREG_PRT1_DR
.set IN2__INP_DIS, CYREG_PRT1_INP_DIS
.set IN2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set IN2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set IN2__LCD_EN, CYREG_PRT1_LCD_EN
.set IN2__MASK, 0x10
.set IN2__PORT, 1
.set IN2__PRT, CYREG_PRT1_PRT
.set IN2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set IN2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set IN2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set IN2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set IN2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set IN2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set IN2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set IN2__PS, CYREG_PRT1_PS
.set IN2__SHIFT, 4
.set IN2__SLW, CYREG_PRT1_SLW

/* IN3 */
.set IN3__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set IN3__0__MASK, 0x20
.set IN3__0__PC, CYREG_PRT1_PC5
.set IN3__0__PORT, 1
.set IN3__0__SHIFT, 5
.set IN3__AG, CYREG_PRT1_AG
.set IN3__AMUX, CYREG_PRT1_AMUX
.set IN3__BIE, CYREG_PRT1_BIE
.set IN3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set IN3__BYP, CYREG_PRT1_BYP
.set IN3__CTL, CYREG_PRT1_CTL
.set IN3__DM0, CYREG_PRT1_DM0
.set IN3__DM1, CYREG_PRT1_DM1
.set IN3__DM2, CYREG_PRT1_DM2
.set IN3__DR, CYREG_PRT1_DR
.set IN3__INP_DIS, CYREG_PRT1_INP_DIS
.set IN3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set IN3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set IN3__LCD_EN, CYREG_PRT1_LCD_EN
.set IN3__MASK, 0x20
.set IN3__PORT, 1
.set IN3__PRT, CYREG_PRT1_PRT
.set IN3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set IN3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set IN3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set IN3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set IN3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set IN3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set IN3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set IN3__PS, CYREG_PRT1_PS
.set IN3__SHIFT, 5
.set IN3__SLW, CYREG_PRT1_SLW

/* IN4 */
.set IN4__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set IN4__0__MASK, 0x40
.set IN4__0__PC, CYREG_PRT1_PC6
.set IN4__0__PORT, 1
.set IN4__0__SHIFT, 6
.set IN4__AG, CYREG_PRT1_AG
.set IN4__AMUX, CYREG_PRT1_AMUX
.set IN4__BIE, CYREG_PRT1_BIE
.set IN4__BIT_MASK, CYREG_PRT1_BIT_MASK
.set IN4__BYP, CYREG_PRT1_BYP
.set IN4__CTL, CYREG_PRT1_CTL
.set IN4__DM0, CYREG_PRT1_DM0
.set IN4__DM1, CYREG_PRT1_DM1
.set IN4__DM2, CYREG_PRT1_DM2
.set IN4__DR, CYREG_PRT1_DR
.set IN4__INP_DIS, CYREG_PRT1_INP_DIS
.set IN4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set IN4__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set IN4__LCD_EN, CYREG_PRT1_LCD_EN
.set IN4__MASK, 0x40
.set IN4__PORT, 1
.set IN4__PRT, CYREG_PRT1_PRT
.set IN4__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set IN4__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set IN4__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set IN4__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set IN4__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set IN4__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set IN4__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set IN4__PS, CYREG_PRT1_PS
.set IN4__SHIFT, 6
.set IN4__SLW, CYREG_PRT1_SLW

/* LCD */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* SW1 */
.set SW1__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set SW1__0__MASK, 0x20
.set SW1__0__PC, CYREG_PRT3_PC5
.set SW1__0__PORT, 3
.set SW1__0__SHIFT, 5
.set SW1__AG, CYREG_PRT3_AG
.set SW1__AMUX, CYREG_PRT3_AMUX
.set SW1__BIE, CYREG_PRT3_BIE
.set SW1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SW1__BYP, CYREG_PRT3_BYP
.set SW1__CTL, CYREG_PRT3_CTL
.set SW1__DM0, CYREG_PRT3_DM0
.set SW1__DM1, CYREG_PRT3_DM1
.set SW1__DM2, CYREG_PRT3_DM2
.set SW1__DR, CYREG_PRT3_DR
.set SW1__INP_DIS, CYREG_PRT3_INP_DIS
.set SW1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SW1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SW1__LCD_EN, CYREG_PRT3_LCD_EN
.set SW1__MASK, 0x20
.set SW1__PORT, 3
.set SW1__PRT, CYREG_PRT3_PRT
.set SW1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SW1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SW1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SW1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SW1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SW1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SW1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SW1__PS, CYREG_PRT3_PS
.set SW1__SHIFT, 5
.set SW1__SLW, CYREG_PRT3_SLW

/* LED1 */
.set LED1__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set LED1__0__MASK, 0x01
.set LED1__0__PC, CYREG_PRT3_PC0
.set LED1__0__PORT, 3
.set LED1__0__SHIFT, 0
.set LED1__AG, CYREG_PRT3_AG
.set LED1__AMUX, CYREG_PRT3_AMUX
.set LED1__BIE, CYREG_PRT3_BIE
.set LED1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LED1__BYP, CYREG_PRT3_BYP
.set LED1__CTL, CYREG_PRT3_CTL
.set LED1__DM0, CYREG_PRT3_DM0
.set LED1__DM1, CYREG_PRT3_DM1
.set LED1__DM2, CYREG_PRT3_DM2
.set LED1__DR, CYREG_PRT3_DR
.set LED1__INP_DIS, CYREG_PRT3_INP_DIS
.set LED1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LED1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LED1__LCD_EN, CYREG_PRT3_LCD_EN
.set LED1__MASK, 0x01
.set LED1__PORT, 3
.set LED1__PRT, CYREG_PRT3_PRT
.set LED1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LED1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LED1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LED1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LED1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LED1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LED1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LED1__PS, CYREG_PRT3_PS
.set LED1__SHIFT, 0
.set LED1__SLW, CYREG_PRT3_SLW

/* LED2 */
.set LED2__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set LED2__0__MASK, 0x02
.set LED2__0__PC, CYREG_PRT3_PC1
.set LED2__0__PORT, 3
.set LED2__0__SHIFT, 1
.set LED2__AG, CYREG_PRT3_AG
.set LED2__AMUX, CYREG_PRT3_AMUX
.set LED2__BIE, CYREG_PRT3_BIE
.set LED2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LED2__BYP, CYREG_PRT3_BYP
.set LED2__CTL, CYREG_PRT3_CTL
.set LED2__DM0, CYREG_PRT3_DM0
.set LED2__DM1, CYREG_PRT3_DM1
.set LED2__DM2, CYREG_PRT3_DM2
.set LED2__DR, CYREG_PRT3_DR
.set LED2__INP_DIS, CYREG_PRT3_INP_DIS
.set LED2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LED2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LED2__LCD_EN, CYREG_PRT3_LCD_EN
.set LED2__MASK, 0x02
.set LED2__PORT, 3
.set LED2__PRT, CYREG_PRT3_PRT
.set LED2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LED2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LED2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LED2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LED2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LED2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LED2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LED2__PS, CYREG_PRT3_PS
.set LED2__SHIFT, 1
.set LED2__SLW, CYREG_PRT3_SLW

/* LED3 */
.set LED3__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set LED3__0__MASK, 0x04
.set LED3__0__PC, CYREG_PRT3_PC2
.set LED3__0__PORT, 3
.set LED3__0__SHIFT, 2
.set LED3__AG, CYREG_PRT3_AG
.set LED3__AMUX, CYREG_PRT3_AMUX
.set LED3__BIE, CYREG_PRT3_BIE
.set LED3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LED3__BYP, CYREG_PRT3_BYP
.set LED3__CTL, CYREG_PRT3_CTL
.set LED3__DM0, CYREG_PRT3_DM0
.set LED3__DM1, CYREG_PRT3_DM1
.set LED3__DM2, CYREG_PRT3_DM2
.set LED3__DR, CYREG_PRT3_DR
.set LED3__INP_DIS, CYREG_PRT3_INP_DIS
.set LED3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LED3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LED3__LCD_EN, CYREG_PRT3_LCD_EN
.set LED3__MASK, 0x04
.set LED3__PORT, 3
.set LED3__PRT, CYREG_PRT3_PRT
.set LED3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LED3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LED3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LED3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LED3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LED3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LED3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LED3__PS, CYREG_PRT3_PS
.set LED3__SHIFT, 2
.set LED3__SLW, CYREG_PRT3_SLW

/* LED4 */
.set LED4__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set LED4__0__MASK, 0x08
.set LED4__0__PC, CYREG_PRT3_PC3
.set LED4__0__PORT, 3
.set LED4__0__SHIFT, 3
.set LED4__AG, CYREG_PRT3_AG
.set LED4__AMUX, CYREG_PRT3_AMUX
.set LED4__BIE, CYREG_PRT3_BIE
.set LED4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LED4__BYP, CYREG_PRT3_BYP
.set LED4__CTL, CYREG_PRT3_CTL
.set LED4__DM0, CYREG_PRT3_DM0
.set LED4__DM1, CYREG_PRT3_DM1
.set LED4__DM2, CYREG_PRT3_DM2
.set LED4__DR, CYREG_PRT3_DR
.set LED4__INP_DIS, CYREG_PRT3_INP_DIS
.set LED4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LED4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LED4__LCD_EN, CYREG_PRT3_LCD_EN
.set LED4__MASK, 0x08
.set LED4__PORT, 3
.set LED4__PRT, CYREG_PRT3_PRT
.set LED4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LED4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LED4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LED4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LED4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LED4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LED4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LED4__PS, CYREG_PRT3_PS
.set LED4__SHIFT, 3
.set LED4__SLW, CYREG_PRT3_SLW

/* LED5 */
.set LED5__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set LED5__0__MASK, 0x10
.set LED5__0__PC, CYREG_PRT3_PC4
.set LED5__0__PORT, 3
.set LED5__0__SHIFT, 4
.set LED5__AG, CYREG_PRT3_AG
.set LED5__AMUX, CYREG_PRT3_AMUX
.set LED5__BIE, CYREG_PRT3_BIE
.set LED5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LED5__BYP, CYREG_PRT3_BYP
.set LED5__CTL, CYREG_PRT3_CTL
.set LED5__DM0, CYREG_PRT3_DM0
.set LED5__DM1, CYREG_PRT3_DM1
.set LED5__DM2, CYREG_PRT3_DM2
.set LED5__DR, CYREG_PRT3_DR
.set LED5__INP_DIS, CYREG_PRT3_INP_DIS
.set LED5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LED5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LED5__LCD_EN, CYREG_PRT3_LCD_EN
.set LED5__MASK, 0x10
.set LED5__PORT, 3
.set LED5__PRT, CYREG_PRT3_PRT
.set LED5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LED5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LED5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LED5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LED5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LED5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LED5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LED5__PS, CYREG_PRT3_PS
.set LED5__SHIFT, 4
.set LED5__SLW, CYREG_PRT3_SLW

/* BleRx */
.set BleRx__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set BleRx__0__MASK, 0x80
.set BleRx__0__PC, CYREG_PRT12_PC7
.set BleRx__0__PORT, 12
.set BleRx__0__SHIFT, 7
.set BleRx__AG, CYREG_PRT12_AG
.set BleRx__BIE, CYREG_PRT12_BIE
.set BleRx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set BleRx__BYP, CYREG_PRT12_BYP
.set BleRx__DM0, CYREG_PRT12_DM0
.set BleRx__DM1, CYREG_PRT12_DM1
.set BleRx__DM2, CYREG_PRT12_DM2
.set BleRx__DR, CYREG_PRT12_DR
.set BleRx__INP_DIS, CYREG_PRT12_INP_DIS
.set BleRx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set BleRx__MASK, 0x80
.set BleRx__PORT, 12
.set BleRx__PRT, CYREG_PRT12_PRT
.set BleRx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set BleRx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set BleRx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set BleRx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set BleRx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set BleRx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set BleRx__PS, CYREG_PRT12_PS
.set BleRx__SHIFT, 7
.set BleRx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set BleRx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set BleRx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set BleRx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set BleRx__SLW, CYREG_PRT12_SLW

/* BleTx */
.set BleTx__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set BleTx__0__MASK, 0x40
.set BleTx__0__PC, CYREG_PRT12_PC6
.set BleTx__0__PORT, 12
.set BleTx__0__SHIFT, 6
.set BleTx__AG, CYREG_PRT12_AG
.set BleTx__BIE, CYREG_PRT12_BIE
.set BleTx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set BleTx__BYP, CYREG_PRT12_BYP
.set BleTx__DM0, CYREG_PRT12_DM0
.set BleTx__DM1, CYREG_PRT12_DM1
.set BleTx__DM2, CYREG_PRT12_DM2
.set BleTx__DR, CYREG_PRT12_DR
.set BleTx__INP_DIS, CYREG_PRT12_INP_DIS
.set BleTx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set BleTx__MASK, 0x40
.set BleTx__PORT, 12
.set BleTx__PRT, CYREG_PRT12_PRT
.set BleTx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set BleTx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set BleTx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set BleTx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set BleTx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set BleTx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set BleTx__PS, CYREG_PRT12_PS
.set BleTx__SHIFT, 6
.set BleTx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set BleTx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set BleTx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set BleTx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set BleTx__SLW, CYREG_PRT12_SLW

/* BleKey */
.set BleKey__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set BleKey__0__MASK, 0x10
.set BleKey__0__PC, CYREG_PRT12_PC4
.set BleKey__0__PORT, 12
.set BleKey__0__SHIFT, 4
.set BleKey__AG, CYREG_PRT12_AG
.set BleKey__BIE, CYREG_PRT12_BIE
.set BleKey__BIT_MASK, CYREG_PRT12_BIT_MASK
.set BleKey__BYP, CYREG_PRT12_BYP
.set BleKey__DM0, CYREG_PRT12_DM0
.set BleKey__DM1, CYREG_PRT12_DM1
.set BleKey__DM2, CYREG_PRT12_DM2
.set BleKey__DR, CYREG_PRT12_DR
.set BleKey__INP_DIS, CYREG_PRT12_INP_DIS
.set BleKey__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set BleKey__MASK, 0x10
.set BleKey__PORT, 12
.set BleKey__PRT, CYREG_PRT12_PRT
.set BleKey__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set BleKey__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set BleKey__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set BleKey__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set BleKey__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set BleKey__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set BleKey__PS, CYREG_PRT12_PS
.set BleKey__SHIFT, 4
.set BleKey__SIO_CFG, CYREG_PRT12_SIO_CFG
.set BleKey__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set BleKey__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set BleKey__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set BleKey__SLW, CYREG_PRT12_SLW

/* BleUart */
.set BleUart_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set BleUart_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set BleUart_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set BleUart_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set BleUart_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set BleUart_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set BleUart_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set BleUart_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set BleUart_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set BleUart_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set BleUart_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set BleUart_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set BleUart_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set BleUart_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set BleUart_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set BleUart_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set BleUart_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set BleUart_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set BleUart_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set BleUart_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set BleUart_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set BleUart_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set BleUart_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set BleUart_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set BleUart_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set BleUart_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set BleUart_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set BleUart_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set BleUart_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set BleUart_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set BleUart_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set BleUart_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set BleUart_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set BleUart_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set BleUart_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set BleUart_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set BleUart_BUART_sRX_RxSts__3__MASK, 0x08
.set BleUart_BUART_sRX_RxSts__3__POS, 3
.set BleUart_BUART_sRX_RxSts__4__MASK, 0x10
.set BleUart_BUART_sRX_RxSts__4__POS, 4
.set BleUart_BUART_sRX_RxSts__5__MASK, 0x20
.set BleUart_BUART_sRX_RxSts__5__POS, 5
.set BleUart_BUART_sRX_RxSts__MASK, 0x38
.set BleUart_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB11_MSK
.set BleUart_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set BleUart_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB11_ST
.set BleUart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set BleUart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set BleUart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set BleUart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set BleUart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set BleUart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set BleUart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set BleUart_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set BleUart_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB08_A0
.set BleUart_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB08_A1
.set BleUart_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set BleUart_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB08_D0
.set BleUart_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB08_D1
.set BleUart_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set BleUart_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set BleUart_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB08_F0
.set BleUart_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB08_F1
.set BleUart_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set BleUart_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set BleUart_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set BleUart_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set BleUart_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set BleUart_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set BleUart_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set BleUart_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set BleUart_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set BleUart_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set BleUart_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set BleUart_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set BleUart_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set BleUart_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set BleUart_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set BleUart_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set BleUart_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set BleUart_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set BleUart_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set BleUart_BUART_sTX_TxSts__0__MASK, 0x01
.set BleUart_BUART_sTX_TxSts__0__POS, 0
.set BleUart_BUART_sTX_TxSts__1__MASK, 0x02
.set BleUart_BUART_sTX_TxSts__1__POS, 1
.set BleUart_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set BleUart_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set BleUart_BUART_sTX_TxSts__2__MASK, 0x04
.set BleUart_BUART_sTX_TxSts__2__POS, 2
.set BleUart_BUART_sTX_TxSts__3__MASK, 0x08
.set BleUart_BUART_sTX_TxSts__3__POS, 3
.set BleUart_BUART_sTX_TxSts__MASK, 0x0F
.set BleUart_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB09_MSK
.set BleUart_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set BleUart_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB09_ST
.set BleUart_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set BleUart_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set BleUart_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set BleUart_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set BleUart_IntClock__INDEX, 0x00
.set BleUart_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set BleUart_IntClock__PM_ACT_MSK, 0x01
.set BleUart_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set BleUart_IntClock__PM_STBY_MSK, 0x01

/* BleVDAC */
.set BleVDAC_viDAC8__CR0, CYREG_DAC3_CR0
.set BleVDAC_viDAC8__CR1, CYREG_DAC3_CR1
.set BleVDAC_viDAC8__D, CYREG_DAC3_D
.set BleVDAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set BleVDAC_viDAC8__PM_ACT_MSK, 0x08
.set BleVDAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set BleVDAC_viDAC8__PM_STBY_MSK, 0x08
.set BleVDAC_viDAC8__STROBE, CYREG_DAC3_STROBE
.set BleVDAC_viDAC8__SW0, CYREG_DAC3_SW0
.set BleVDAC_viDAC8__SW2, CYREG_DAC3_SW2
.set BleVDAC_viDAC8__SW3, CYREG_DAC3_SW3
.set BleVDAC_viDAC8__SW4, CYREG_DAC3_SW4
.set BleVDAC_viDAC8__TR, CYREG_DAC3_TR
.set BleVDAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set BleVDAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set BleVDAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set BleVDAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set BleVDAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set BleVDAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set BleVDAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set BleVDAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set BleVDAC_viDAC8__TST, CYREG_DAC3_TST

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* BleRxISR */
.set BleRxISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set BleRxISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set BleRxISR__INTC_MASK, 0x01
.set BleRxISR__INTC_NUMBER, 0
.set BleRxISR__INTC_PRIOR_NUM, 7
.set BleRxISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set BleRxISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set BleRxISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* BleState */
.set BleState__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set BleState__0__MASK, 0x20
.set BleState__0__PC, CYREG_PRT12_PC5
.set BleState__0__PORT, 12
.set BleState__0__SHIFT, 5
.set BleState__AG, CYREG_PRT12_AG
.set BleState__BIE, CYREG_PRT12_BIE
.set BleState__BIT_MASK, CYREG_PRT12_BIT_MASK
.set BleState__BYP, CYREG_PRT12_BYP
.set BleState__DM0, CYREG_PRT12_DM0
.set BleState__DM1, CYREG_PRT12_DM1
.set BleState__DM2, CYREG_PRT12_DM2
.set BleState__DR, CYREG_PRT12_DR
.set BleState__INP_DIS, CYREG_PRT12_INP_DIS
.set BleState__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set BleState__MASK, 0x20
.set BleState__PORT, 12
.set BleState__PRT, CYREG_PRT12_PRT
.set BleState__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set BleState__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set BleState__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set BleState__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set BleState__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set BleState__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set BleState__PS, CYREG_PRT12_PS
.set BleState__SHIFT, 5
.set BleState__SIO_CFG, CYREG_PRT12_SIO_CFG
.set BleState__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set BleState__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set BleState__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set BleState__SLW, CYREG_PRT12_SLW

/* BleBuffer */
.set BleBuffer_ABuf__CR, CYREG_OPAMP3_CR
.set BleBuffer_ABuf__MX, CYREG_OPAMP3_MX
.set BleBuffer_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set BleBuffer_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set BleBuffer_ABuf__PM_ACT_MSK, 0x08
.set BleBuffer_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set BleBuffer_ABuf__PM_STBY_MSK, 0x08
.set BleBuffer_ABuf__RSVD, CYREG_OPAMP3_RSVD
.set BleBuffer_ABuf__SW, CYREG_OPAMP3_SW
.set BleBuffer_ABuf__TR0, CYREG_OPAMP3_TR0
.set BleBuffer_ABuf__TR1, CYREG_OPAMP3_TR1

/* RijRichting */
.set RijRichting_Sync_ctrl_reg__0__MASK, 0x01
.set RijRichting_Sync_ctrl_reg__0__POS, 0
.set RijRichting_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set RijRichting_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set RijRichting_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set RijRichting_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set RijRichting_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set RijRichting_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set RijRichting_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set RijRichting_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set RijRichting_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set RijRichting_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set RijRichting_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set RijRichting_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set RijRichting_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB09_CTL
.set RijRichting_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set RijRichting_Sync_ctrl_reg__MASK, 0x01
.set RijRichting_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set RijRichting_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set RijRichting_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB09_MSK

/* MotorControl */
.set MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set MotorControl_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set MotorControl_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set MotorControl_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set MotorControl_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set MotorControl_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set MotorControl_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set MotorControl_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB10_CTL
.set MotorControl_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set MotorControl_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set MotorControl_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set MotorControl_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set MotorControl_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB10_MSK
.set MotorControl_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set MotorControl_PWMUDB_genblk8_stsreg__0__POS, 0
.set MotorControl_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set MotorControl_PWMUDB_genblk8_stsreg__1__POS, 1
.set MotorControl_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set MotorControl_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set MotorControl_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set MotorControl_PWMUDB_genblk8_stsreg__2__POS, 2
.set MotorControl_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set MotorControl_PWMUDB_genblk8_stsreg__3__POS, 3
.set MotorControl_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set MotorControl_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB10_MSK
.set MotorControl_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set MotorControl_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set MotorControl_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set MotorControl_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set MotorControl_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set MotorControl_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB10_ST
.set MotorControl_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set MotorControl_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set MotorControl_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set MotorControl_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set MotorControl_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set MotorControl_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set MotorControl_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set MotorControl_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set MotorControl_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set MotorControl_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set MotorControl_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set MotorControl_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set MotorControl_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set MotorControl_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set MotorControl_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set MotorControl_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set MotorControl_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set MotorControl_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set MotorControl_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set Dedicated_Output__INTTYPE, CYREG_PICU3_INTTYPE7
.set Dedicated_Output__MASK, 0x80
.set Dedicated_Output__PC, CYREG_PRT3_PC7
.set Dedicated_Output__PORT, 3
.set Dedicated_Output__SHIFT, 7
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
