{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1409150913648 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP2C70F896I8 " "Selected device EP2C70F896I8 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1409150913721 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1409150913761 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1409150913761 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1409150914727 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1409150914739 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F896C8 " "Device EP2C70F896C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1409150916426 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1409150916426 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 10041 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1409150916648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 10042 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1409150916648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 10043 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1409150916648 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1409150916648 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1409150916785 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "70 70 " "No exact pin location assignment(s) for 70 pins of 70 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[0\] " "Pin mem_addr\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[0] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[1\] " "Pin mem_addr\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[1] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[2\] " "Pin mem_addr\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[2] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[3\] " "Pin mem_addr\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[3] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[4\] " "Pin mem_addr\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[4] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[5\] " "Pin mem_addr\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[5] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[6\] " "Pin mem_addr\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[6] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[7\] " "Pin mem_addr\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[7] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[8\] " "Pin mem_addr\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[8] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[9\] " "Pin mem_addr\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[9] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[10\] " "Pin mem_addr\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[10] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[11\] " "Pin mem_addr\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[11] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[12\] " "Pin mem_addr\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[12] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[13\] " "Pin mem_addr\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[13] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[14\] " "Pin mem_addr\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[14] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[15\] " "Pin mem_addr\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[15] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[16\] " "Pin mem_addr\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[16] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[17\] " "Pin mem_addr\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[17] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[18\] " "Pin mem_addr\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[18] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[19\] " "Pin mem_addr\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[19] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[20\] " "Pin mem_addr\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[20] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[21\] " "Pin mem_addr\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[21] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[22\] " "Pin mem_addr\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[22] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[23\] " "Pin mem_addr\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[23] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[24\] " "Pin mem_addr\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[24] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[25\] " "Pin mem_addr\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[25] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[26\] " "Pin mem_addr\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[26] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[27\] " "Pin mem_addr\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[27] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[28\] " "Pin mem_addr\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[28] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[29\] " "Pin mem_addr\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[29] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[30\] " "Pin mem_addr\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[30] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[31\] " "Pin mem_addr\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[31] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[0\] " "Pin mem_data\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[0] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[1\] " "Pin mem_data\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[1] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[2\] " "Pin mem_data\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[2] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[3\] " "Pin mem_data\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[3] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[4\] " "Pin mem_data\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[4] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[5\] " "Pin mem_data\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[5] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[6\] " "Pin mem_data\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[6] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[7\] " "Pin mem_data\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[7] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[8\] " "Pin mem_data\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[8] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[9\] " "Pin mem_data\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[9] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[10\] " "Pin mem_data\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[10] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[11\] " "Pin mem_data\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[11] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[12\] " "Pin mem_data\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[12] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[13\] " "Pin mem_data\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[13] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[14\] " "Pin mem_data\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[14] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[15\] " "Pin mem_data\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[15] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[16\] " "Pin mem_data\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[16] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[17\] " "Pin mem_data\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[17] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[18\] " "Pin mem_data\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[18] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[19\] " "Pin mem_data\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[19] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[20\] " "Pin mem_data\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[20] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[21\] " "Pin mem_data\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[21] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[22\] " "Pin mem_data\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[22] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[23\] " "Pin mem_data\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[23] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[24\] " "Pin mem_data\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[24] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[25\] " "Pin mem_data\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[25] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[26\] " "Pin mem_data\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[26] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[27\] " "Pin mem_data\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[27] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[28\] " "Pin mem_data\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[28] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[29\] " "Pin mem_data\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[29] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[30\] " "Pin mem_data\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[30] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[31\] " "Pin mem_data\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[31] } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_read " "Pin mem_read not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_read } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_write " "Pin mem_write not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_write } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 18 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "check_status " "Pin check_status not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { check_status } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { check_status } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 11 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_init " "Pin pc_init not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_init } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_init } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1409150917554 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1409150917554 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "58 " "TimeQuest Timing Analyzer is analyzing 58 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1409150918757 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1409150918801 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1409150918844 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "if_stage\|cache_rd~0\|combout " "Node \"if_stage\|cache_rd~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1409150918955 ""} { "Warning" "WSTA_SCC_NODE" "if_stage\|instr_cache\|Selector140~4\|dataa " "Node \"if_stage\|instr_cache\|Selector140~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1409150918955 ""} { "Warning" "WSTA_SCC_NODE" "if_stage\|instr_cache\|Selector140~4\|combout " "Node \"if_stage\|instr_cache\|Selector140~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1409150918955 ""} { "Warning" "WSTA_SCC_NODE" "if_stage\|instr_cache\|Selector140~3\|datad " "Node \"if_stage\|instr_cache\|Selector140~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1409150918955 ""} { "Warning" "WSTA_SCC_NODE" "if_stage\|instr_cache\|Selector140~3\|combout " "Node \"if_stage\|instr_cache\|Selector140~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1409150918955 ""} { "Warning" "WSTA_SCC_NODE" "if_stage\|cache_rd~0\|datac " "Node \"if_stage\|cache_rd~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1409150918955 ""}  } { { "../Pipeline/IF/if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 44 -1 0 } } { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 278 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1409150918955 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1409150919085 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1409150919629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "if_complete:if_stage\|cache:instr_cache\|data_out_reg\[29\] " "Destination node if_complete:if_stage\|cache:instr_cache\|data_out_reg\[29\]" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 114 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { if_complete:if_stage|cache:instr_cache|data_out_reg[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 2092 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1409150919629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "if_complete:if_stage\|cache:instr_cache\|data_out_reg\[30\] " "Destination node if_complete:if_stage\|cache:instr_cache\|data_out_reg\[30\]" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 114 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { if_complete:if_stage|cache:instr_cache|data_out_reg[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 2091 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1409150919629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "if_complete:if_stage\|cache:instr_cache\|data_out_reg\[31\] " "Destination node if_complete:if_stage\|cache:instr_cache\|data_out_reg\[31\]" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 114 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { if_complete:if_stage|cache:instr_cache|data_out_reg[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 2090 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1409150919629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "if_complete:if_stage\|cache:instr_cache\|cpu_rd_reg " "Destination node if_complete:if_stage\|cache:instr_cache\|cpu_rd_reg" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 98 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { if_complete:if_stage|cache:instr_cache|cpu_rd_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 2176 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1409150919629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "if_complete:if_stage\|cache:instr_cache\|wait_mem " "Destination node if_complete:if_stage\|cache:instr_cache\|wait_mem" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 33 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { if_complete:if_stage|cache:instr_cache|wait_mem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 2175 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1409150919629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "if_complete:if_stage\|cache:instr_cache\|gmemory:data\|mem_reg_0__31__bypass\[0\] " "Destination node if_complete:if_stage\|cache:instr_cache\|gmemory:data\|mem_reg_0__31__bypass\[0\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { if_complete:if_stage|cache:instr_cache|gmemory:data|mem_reg_0__31__bypass[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 1537 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1409150919629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "if_complete:if_stage\|cache:instr_cache\|gmemory:data\|mem_reg_0__31__bypass\[1\] " "Destination node if_complete:if_stage\|cache:instr_cache\|gmemory:data\|mem_reg_0__31__bypass\[1\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { if_complete:if_stage|cache:instr_cache|gmemory:data|mem_reg_0__31__bypass[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 1538 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1409150919629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "if_complete:if_stage\|cache:instr_cache\|gmemory:data\|mem_reg_0__31__bypass\[2\] " "Destination node if_complete:if_stage\|cache:instr_cache\|gmemory:data\|mem_reg_0__31__bypass\[2\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { if_complete:if_stage|cache:instr_cache|gmemory:data|mem_reg_0__31__bypass[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 1539 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1409150919629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "if_complete:if_stage\|cache:instr_cache\|gmemory:data\|mem_reg_0__31__bypass\[3\] " "Destination node if_complete:if_stage\|cache:instr_cache\|gmemory:data\|mem_reg_0__31__bypass\[3\]" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { if_complete:if_stage|cache:instr_cache|gmemory:data|mem_reg_0__31__bypass[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 1540 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1409150919629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "if_complete:if_stage\|cache:instr_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1\|altsyncram_8og1:auto_generated\|ram_block1a0 " "Destination node if_complete:if_stage\|cache:instr_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1\|altsyncram_8og1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_8og1.tdf" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/db/altsyncram_8og1.tdf" 37 2 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { if_complete:if_stage|cache:instr_cache|gmemory:data|altsyncram:mem_reg[0][31]__1|altsyncram_8og1:auto_generated|q_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 1439 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1409150919629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1409150919629 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1409150919629 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1409150919629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN T3 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN T3 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1409150919631 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "id_complete:id_stage\|cache:data_cache\|check_status " "Destination node id_complete:id_stage\|cache:data_cache\|check_status" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 51 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id_complete:id_stage|cache:data_cache|check_status } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 2698 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1409150919631 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "exe_complete:exe_stage\|csr:csr\|process_1~0 " "Destination node exe_complete:exe_stage\|csr:csr\|process_1~0" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { exe_complete:exe_stage|csr:csr|process_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 3826 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1409150919631 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "if_complete:if_stage\|cache:instr_cache\|words_counter\[1\]~2 " "Destination node if_complete:if_stage\|cache:instr_cache\|words_counter\[1\]~2" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 114 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { if_complete:if_stage|cache:instr_cache|words_counter[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 6348 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1409150919631 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "id_complete:id_stage\|cache:data_cache\|words_counter\[1\]~4 " "Destination node id_complete:id_stage\|cache:data_cache\|words_counter\[1\]~4" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 114 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id_complete:id_stage|cache:data_cache|words_counter[1]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 6357 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1409150919631 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "id_complete:id_stage\|cache:data_cache\|data_out_reg\[5\]~0 " "Destination node id_complete:id_stage\|cache:data_cache\|data_out_reg\[5\]~0" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 114 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id_complete:id_stage|cache:data_cache|data_out_reg[5]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 6361 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1409150919631 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "id_complete:id_stage\|cache:data_cache\|entry_reg\[0\]~0 " "Destination node id_complete:id_stage\|cache:data_cache\|entry_reg\[0\]~0" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 114 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id_complete:id_stage|cache:data_cache|entry_reg[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 6385 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1409150919631 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "if_complete:if_stage\|cache:instr_cache\|data_out_reg\[24\]~29 " "Destination node if_complete:if_stage\|cache:instr_cache\|data_out_reg\[24\]~29" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 114 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { if_complete:if_stage|cache:instr_cache|data_out_reg[24]~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 6697 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1409150919631 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[3\]~2 " "Destination node id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[3\]~2" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id_complete:id_stage|register_file:reg_file|registers[15][3]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 3600 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1409150919631 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[2\]~6 " "Destination node id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[2\]~6" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id_complete:id_stage|register_file:reg_file|registers[15][2]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 3604 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1409150919631 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[5\]~10 " "Destination node id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[5\]~10" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id_complete:id_stage|register_file:reg_file|registers[15][5]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 3608 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1409150919631 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1409150919631 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1409150919631 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 11 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1409150919631 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "id_complete:id_stage\|cache:data_cache\|Selector70~0  " "Automatically promoted node id_complete:id_stage\|cache:data_cache\|Selector70~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1409150919632 ""}  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 278 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { id_complete:id_stage|cache:data_cache|Selector70~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 0 { 0 ""} 0 8686 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1409150919632 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1409150920696 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1409150920715 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1409150920718 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1409150920730 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1409150920743 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1409150920760 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1409150920761 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1409150920768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1409150921307 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1409150921315 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1409150921315 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "68 unused 3.3V 1 35 32 " "Number of I/O pins in group: 68 (unused VREF, 3.3V VCCIO, 1 input, 35 output, 32 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1409150921344 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1409150921344 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1409150921344 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 83 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  83 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1409150921346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1409150921346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1409150921346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1409150921346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1409150921346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1409150921346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1409150921346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1409150921346 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1409150921346 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1409150921346 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1409150921581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1409150926364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1409150930705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1409150930808 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1409150965402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:35 " "Fitter placement operations ending: elapsed time is 00:00:35" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1409150965402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1409150966799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "46 X36_Y13 X47_Y25 " "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25" {  } { { "loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 1 { 0 "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25"} 36 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1409150985499 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1409150985499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:41 " "Fitter routing operations ending: elapsed time is 00:00:41" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1409151009629 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "1 " "Failed to route the following 1 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "if_complete:if_stage\|cache_rd~0 " "Signal \"if_complete:if_stage\|cache_rd~0\"" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { if_complete:if_stage|cache_rd~0 } "NODE_NAME" } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "if_complete:if_stage\|cache_rd~0" } } } } { "../Pipeline/IF/if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 44 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1409151009705 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Quartus II" 0 -1 1409151009705 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "1 " "Cannot fit design in device -- following 1 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X53_Y26, I64) " "Routing resource LAB Input (X53_Y26, I64)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1409151009705 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Quartus II" 0 -1 1409151009705 ""}  } { { "d:/altera/13.0sp1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1409151009705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1409151009708 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1409151009708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1409151013501 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1409151015669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1409151015669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1409151016754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "46 X36_Y13 X47_Y25 " "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25" {  } { { "loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Cpu/" { { 1 { 0 "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25"} 36 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1409151072210 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1409151072210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:04:02 " "Fitter routing operations ending: elapsed time is 00:04:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1409151259961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1409151259965 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1409151259965 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "34.69 " "Total time spent on timing analysis during the Fitter is 34.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1409151260406 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1409151260423 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "67 " "Found 67 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[0\] 0 " "Pin \"mem_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[1\] 0 " "Pin \"mem_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[2\] 0 " "Pin \"mem_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[3\] 0 " "Pin \"mem_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[4\] 0 " "Pin \"mem_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[5\] 0 " "Pin \"mem_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[6\] 0 " "Pin \"mem_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[7\] 0 " "Pin \"mem_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[8\] 0 " "Pin \"mem_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[9\] 0 " "Pin \"mem_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[10\] 0 " "Pin \"mem_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[11\] 0 " "Pin \"mem_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[12\] 0 " "Pin \"mem_addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[13\] 0 " "Pin \"mem_addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[14\] 0 " "Pin \"mem_addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[15\] 0 " "Pin \"mem_addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[16\] 0 " "Pin \"mem_addr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[17\] 0 " "Pin \"mem_addr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[18\] 0 " "Pin \"mem_addr\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[19\] 0 " "Pin \"mem_addr\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[20\] 0 " "Pin \"mem_addr\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[21\] 0 " "Pin \"mem_addr\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[22\] 0 " "Pin \"mem_addr\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[23\] 0 " "Pin \"mem_addr\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[24\] 0 " "Pin \"mem_addr\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[25\] 0 " "Pin \"mem_addr\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[26\] 0 " "Pin \"mem_addr\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[27\] 0 " "Pin \"mem_addr\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[28\] 0 " "Pin \"mem_addr\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[29\] 0 " "Pin \"mem_addr\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[30\] 0 " "Pin \"mem_addr\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[31\] 0 " "Pin \"mem_addr\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[0\] 0 " "Pin \"mem_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[1\] 0 " "Pin \"mem_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[2\] 0 " "Pin \"mem_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[3\] 0 " "Pin \"mem_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[4\] 0 " "Pin \"mem_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[5\] 0 " "Pin \"mem_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[6\] 0 " "Pin \"mem_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[7\] 0 " "Pin \"mem_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[8\] 0 " "Pin \"mem_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[9\] 0 " "Pin \"mem_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[10\] 0 " "Pin \"mem_data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[11\] 0 " "Pin \"mem_data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[12\] 0 " "Pin \"mem_data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[13\] 0 " "Pin \"mem_data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[14\] 0 " "Pin \"mem_data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[15\] 0 " "Pin \"mem_data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[16\] 0 " "Pin \"mem_data\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[17\] 0 " "Pin \"mem_data\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[18\] 0 " "Pin \"mem_data\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[19\] 0 " "Pin \"mem_data\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[20\] 0 " "Pin \"mem_data\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[21\] 0 " "Pin \"mem_data\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[22\] 0 " "Pin \"mem_data\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[23\] 0 " "Pin \"mem_data\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[24\] 0 " "Pin \"mem_data\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[25\] 0 " "Pin \"mem_data\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[26\] 0 " "Pin \"mem_data\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[27\] 0 " "Pin \"mem_data\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[28\] 0 " "Pin \"mem_data\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[29\] 0 " "Pin \"mem_data\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[30\] 0 " "Pin \"mem_data\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[31\] 0 " "Pin \"mem_data\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_read 0 " "Pin \"mem_read\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_write 0 " "Pin \"mem_write\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "check_status 0 " "Pin \"check_status\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1409151260585 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1409151260585 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1409151263089 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1409151263624 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1409151265857 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1409151267071 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1409151267228 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1409151267548 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus Projects/VLSIProjekat_memory/Cpu/output_files/CPU.fit.smsg " "Generated suppressed messages file D:/Quartus Projects/VLSIProjekat_memory/Cpu/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1409151268515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "854 " "Peak virtual memory: 854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1409151270390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 27 16:54:30 2014 " "Processing ended: Wed Aug 27 16:54:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1409151270390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:58 " "Elapsed time: 00:05:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1409151270390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:50 " "Total CPU time (on all processors): 00:05:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1409151270390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1409151270390 ""}
