--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml vga_test.twx vga_test.ncd -o vga_test.twr vga_test.pcf
-ucf vga_test.ucf

Design file:              vga_test.ncd
Physical constraint file: vga_test.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
BtnSwitch<0> |    8.097(R)|   -0.856(R)|clk_BUFGP         |   0.000|
BtnSwitch<1> |    6.077(R)|   -2.713(R)|clk_BUFGP         |   0.000|
BtnSwitch<2> |    5.831(R)|   -1.235(R)|clk_BUFGP         |   0.000|
BtnSwitch<3> |    2.963(R)|    0.220(R)|clk_BUFGP         |   0.000|
SideSwitch<0>|    6.455(F)|   -2.730(F)|clk_BUFGP         |   0.000|
SideSwitch<1>|    5.563(F)|   -2.010(F)|clk_BUFGP         |   0.000|
SideSwitch<2>|    4.595(F)|   -2.108(F)|clk_BUFGP         |   0.000|
SideSwitch<3>|    5.555(F)|   -1.647(F)|clk_BUFGP         |   0.000|
SideSwitch<4>|    5.499(F)|   -2.951(F)|clk_BUFGP         |   0.000|
SideSwitch<5>|    4.826(F)|   -2.005(F)|clk_BUFGP         |   0.000|
SideSwitch<6>|    5.835(F)|   -3.234(F)|clk_BUFGP         |   0.000|
SideSwitch<7>|    8.414(F)|   -5.007(F)|clk_BUFGP         |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Led<0>      |    9.504(R)|clk_BUFGP         |   0.000|
Led<1>      |   10.069(R)|clk_BUFGP         |   0.000|
Led<2>      |   10.576(R)|clk_BUFGP         |   0.000|
Led<3>      |   10.593(R)|clk_BUFGP         |   0.000|
Led<4>      |   10.485(R)|clk_BUFGP         |   0.000|
Led<5>      |   12.869(R)|clk_BUFGP         |   0.000|
Led<6>      |    9.666(R)|clk_BUFGP         |   0.000|
Led<7>      |   10.450(R)|clk_BUFGP         |   0.000|
MemAdr<1>   |   11.830(R)|clk_BUFGP         |   0.000|
            |    9.684(F)|clk_BUFGP         |   0.000|
MemAdr<2>   |   11.853(R)|clk_BUFGP         |   0.000|
            |    9.049(F)|clk_BUFGP         |   0.000|
MemAdr<3>   |   11.889(R)|clk_BUFGP         |   0.000|
            |   10.246(F)|clk_BUFGP         |   0.000|
MemAdr<4>   |   12.276(R)|clk_BUFGP         |   0.000|
            |    9.559(F)|clk_BUFGP         |   0.000|
MemAdr<5>   |   11.679(R)|clk_BUFGP         |   0.000|
            |    9.579(F)|clk_BUFGP         |   0.000|
MemAdr<6>   |   11.244(R)|clk_BUFGP         |   0.000|
            |    9.600(F)|clk_BUFGP         |   0.000|
MemAdr<7>   |   12.465(R)|clk_BUFGP         |   0.000|
            |   11.869(F)|clk_BUFGP         |   0.000|
MemAdr<8>   |   12.401(R)|clk_BUFGP         |   0.000|
            |   10.042(F)|clk_BUFGP         |   0.000|
MemAdr<9>   |   11.140(R)|clk_BUFGP         |   0.000|
            |   10.704(F)|clk_BUFGP         |   0.000|
MemAdr<10>  |   12.018(R)|clk_BUFGP         |   0.000|
            |   11.106(F)|clk_BUFGP         |   0.000|
MemAdr<11>  |   11.723(R)|clk_BUFGP         |   0.000|
            |   10.468(F)|clk_BUFGP         |   0.000|
MemAdr<12>  |   12.052(R)|clk_BUFGP         |   0.000|
            |   10.295(F)|clk_BUFGP         |   0.000|
MemAdr<13>  |   11.807(R)|clk_BUFGP         |   0.000|
            |   10.098(F)|clk_BUFGP         |   0.000|
MemAdr<14>  |   11.257(R)|clk_BUFGP         |   0.000|
            |   10.158(F)|clk_BUFGP         |   0.000|
MemAdr<15>  |   11.632(R)|clk_BUFGP         |   0.000|
            |   10.451(F)|clk_BUFGP         |   0.000|
MemAdr<16>  |   11.804(R)|clk_BUFGP         |   0.000|
            |   10.741(F)|clk_BUFGP         |   0.000|
MemAdr<17>  |   11.627(R)|clk_BUFGP         |   0.000|
            |   10.511(F)|clk_BUFGP         |   0.000|
MemAdr<18>  |   11.823(R)|clk_BUFGP         |   0.000|
            |   11.525(F)|clk_BUFGP         |   0.000|
MemAdr<19>  |   11.804(R)|clk_BUFGP         |   0.000|
            |   11.145(F)|clk_BUFGP         |   0.000|
MemAdr<20>  |   11.880(R)|clk_BUFGP         |   0.000|
            |   10.751(F)|clk_BUFGP         |   0.000|
MemAdr<21>  |   10.649(R)|clk_BUFGP         |   0.000|
            |    9.495(F)|clk_BUFGP         |   0.000|
MemAdr<22>  |   11.692(R)|clk_BUFGP         |   0.000|
            |   11.228(F)|clk_BUFGP         |   0.000|
MemAdr<23>  |   11.828(R)|clk_BUFGP         |   0.000|
            |   10.096(F)|clk_BUFGP         |   0.000|
MemDB<0>    |   11.541(R)|clk_BUFGP         |   0.000|
            |   10.182(F)|clk_BUFGP         |   0.000|
MemDB<1>    |   11.589(R)|clk_BUFGP         |   0.000|
            |   10.230(F)|clk_BUFGP         |   0.000|
MemDB<2>    |   11.843(R)|clk_BUFGP         |   0.000|
            |   10.484(F)|clk_BUFGP         |   0.000|
MemDB<3>    |   12.093(R)|clk_BUFGP         |   0.000|
            |   10.734(F)|clk_BUFGP         |   0.000|
MemDB<4>    |   12.605(R)|clk_BUFGP         |   0.000|
            |   11.246(F)|clk_BUFGP         |   0.000|
MemDB<5>    |   13.119(R)|clk_BUFGP         |   0.000|
            |   11.760(F)|clk_BUFGP         |   0.000|
MemDB<6>    |   13.142(R)|clk_BUFGP         |   0.000|
            |   11.783(F)|clk_BUFGP         |   0.000|
MemDB<7>    |   14.148(R)|clk_BUFGP         |   0.000|
            |   12.789(F)|clk_BUFGP         |   0.000|
MemDB<8>    |   11.546(R)|clk_BUFGP         |   0.000|
            |   10.187(F)|clk_BUFGP         |   0.000|
MemDB<9>    |   11.845(R)|clk_BUFGP         |   0.000|
            |   10.486(F)|clk_BUFGP         |   0.000|
MemDB<10>   |   12.101(R)|clk_BUFGP         |   0.000|
            |   10.742(F)|clk_BUFGP         |   0.000|
MemDB<11>   |   12.356(R)|clk_BUFGP         |   0.000|
            |   10.997(F)|clk_BUFGP         |   0.000|
MemDB<12>   |   11.792(R)|clk_BUFGP         |   0.000|
            |   10.433(F)|clk_BUFGP         |   0.000|
MemDB<13>   |   12.605(R)|clk_BUFGP         |   0.000|
            |   11.246(F)|clk_BUFGP         |   0.000|
MemDB<14>   |   14.166(R)|clk_BUFGP         |   0.000|
            |   12.807(F)|clk_BUFGP         |   0.000|
MemDB<15>   |   14.400(R)|clk_BUFGP         |   0.000|
            |   13.041(F)|clk_BUFGP         |   0.000|
MemOE       |   13.265(R)|clk_BUFGP         |   0.000|
            |   11.106(F)|clk_BUFGP         |   0.000|
MemWR       |   16.698(R)|clk_BUFGP         |   0.000|
            |   15.339(F)|clk_BUFGP         |   0.000|
RamCE       |   12.987(R)|clk_BUFGP         |   0.000|
            |   11.388(F)|clk_BUFGP         |   0.000|
RamLB       |   10.736(R)|clk_BUFGP         |   0.000|
            |   10.342(F)|clk_BUFGP         |   0.000|
RamUB       |   11.251(R)|clk_BUFGP         |   0.000|
            |    9.911(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.511|    5.205|    5.590|    7.728|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SideSwitch<7>  |Seg_DP         |   11.154|
---------------+---------------+---------+


Analysis completed Fri May 29 13:57:06 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 186 MB



