============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.25 - v14.20-s046_1
  Generated on:           Jul 05 2017  01:20:28 pm
  Module:                 sar5
  Technology library:     ac18_CORELIB_WC revision 2.0
  Operating conditions:   worst (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area         Library      
-----------------------------------------------
AO21X3           1   16.934    ac18_CORELIB_WC 
AO32X3           1   25.402    ac18_CORELIB_WC 
DFCX1            6  389.491    ac18_CORELIB_WC 
DFPX3            2  129.830    ac18_CORELIB_WC 
HAX3             1   31.046    ac18_CORELIB_WC 
INVXL            3   16.934    ac18_CORELIB_WC 
NAND2X3          4   45.158    ac18_CORELIB_WC 
NAND2XL          4   33.869    ac18_CORELIB_WC 
NAND3X3          1   14.112    ac18_CORELIB_WC 
NOR2XL           5   42.336    ac18_CORELIB_WC 
OAI21X2          1   14.112    ac18_CORELIB_WC 
OAI21X3          5   70.560    ac18_CORELIB_WC 
OAI22X3          1   19.757    ac18_CORELIB_WC 
OAI31X2          1   16.934    ac18_CORELIB_WC 
-----------------------------------------------
total           36  866.477                    


                                    
   Type    Instances   Area  Area % 
------------------------------------
sequential         8 519.322   59.9 
inverter           3  16.934    2.0 
logic             25 330.221   38.1 
------------------------------------
total             36 866.477  100.0 

