[2025-09-17 04:08:16] START suite=qualcomm_srv trace=srv345_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv345_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2632990 heartbeat IPC: 3.798 cumulative IPC: 3.798 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5060048 heartbeat IPC: 4.12 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5060048 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5060048 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 14042115 heartbeat IPC: 1.113 cumulative IPC: 1.113 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 23111641 heartbeat IPC: 1.103 cumulative IPC: 1.108 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 32104408 heartbeat IPC: 1.112 cumulative IPC: 1.109 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 41154331 heartbeat IPC: 1.105 cumulative IPC: 1.108 (Simulation time: 00 hr 05 min 46 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 50139190 heartbeat IPC: 1.113 cumulative IPC: 1.109 (Simulation time: 00 hr 06 min 48 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 59169384 heartbeat IPC: 1.107 cumulative IPC: 1.109 (Simulation time: 00 hr 07 min 56 sec)
Heartbeat CPU 0 instructions: 90000007 cycles: 68106804 heartbeat IPC: 1.119 cumulative IPC: 1.11 (Simulation time: 00 hr 09 min 07 sec)
Heartbeat CPU 0 instructions: 100000009 cycles: 77160866 heartbeat IPC: 1.104 cumulative IPC: 1.11 (Simulation time: 00 hr 10 min 15 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv345_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000009 cycles: 86103743 heartbeat IPC: 1.118 cumulative IPC: 1.111 (Simulation time: 00 hr 11 min 24 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 90134190 cumulative IPC: 1.109 (Simulation time: 00 hr 12 min 32 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 90134190 cumulative IPC: 1.109 (Simulation time: 00 hr 12 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv345_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.109 instructions: 100000000 cycles: 90134190
CPU 0 Branch Prediction Accuracy: 90.94% MPKI: 15.93 Average ROB Occupancy at Mispredict: 25.99
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3857
BRANCH_INDIRECT: 0.4206
BRANCH_CONDITIONAL: 12.97
BRANCH_DIRECT_CALL: 0.9274
BRANCH_INDIRECT_CALL: 0.6026
BRANCH_RETURN: 0.6178


====Backend Stall Breakdown====
ROB_STALL: 98677
LQ_STALL: 0
SQ_STALL: 540576


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 90.458336
REPLAY_LOAD: 73.77612
NON_REPLAY_LOAD: 31.55383

== Total ==
ADDR_TRANS: 4342
REPLAY_LOAD: 4943
NON_REPLAY_LOAD: 89392

== Counts ==
ADDR_TRANS: 48
REPLAY_LOAD: 67
NON_REPLAY_LOAD: 2833

cpu0->cpu0_STLB TOTAL        ACCESS:    1862308 HIT:    1858052 MISS:       4256 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1862308 HIT:    1858052 MISS:       4256 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 208.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8247141 HIT:    7151014 MISS:    1096127 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6705568 HIT:    5796801 MISS:     908767 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     553871 HIT:     391822 MISS:     162049 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     980038 HIT:     961768 MISS:      18270 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7664 HIT:        623 MISS:       7041 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.89 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14989212 HIT:    8065462 MISS:    6923750 MSHR_MERGE:    1634702
cpu0->cpu0_L1I LOAD         ACCESS:   14989212 HIT:    8065462 MISS:    6923750 MSHR_MERGE:    1634702
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30429712 HIT:   26958900 MISS:    3470812 MSHR_MERGE:    1492754
cpu0->cpu0_L1D LOAD         ACCESS:   17097945 HIT:   15309359 MISS:    1788586 MSHR_MERGE:     372065
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13323113 HIT:   11648648 MISS:    1674465 MSHR_MERGE:    1120592
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8654 HIT:        893 MISS:       7761 MSHR_MERGE:         97
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12440734 HIT:   10540690 MISS:    1900044 MSHR_MERGE:     954627
cpu0->cpu0_ITLB LOAD         ACCESS:   12440734 HIT:   10540690 MISS:    1900044 MSHR_MERGE:     954627
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.072 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28851340 HIT:   27623006 MISS:    1228334 MSHR_MERGE:     311443
cpu0->cpu0_DTLB LOAD         ACCESS:   28851340 HIT:   27623006 MISS:    1228334 MSHR_MERGE:     311443
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.898 cycles
cpu0->LLC TOTAL        ACCESS:    1324614 HIT:    1273712 MISS:      50902 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     908767 HIT:     890366 MISS:      18401 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     162048 HIT:     133599 MISS:      28449 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     246758 HIT:     246544 MISS:        214 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7041 HIT:       3203 MISS:       3838 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3606
  ROW_BUFFER_MISS:      47082
  AVG DBUS CONGESTED CYCLE: 3.468
Channel 0 WQ ROW_BUFFER_HIT:        969
  ROW_BUFFER_MISS:      20619
  FULL:          0
Channel 0 REFRESHES ISSUED:       7511

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       525513       434954        78085         2265
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          172          385          213
  STLB miss resolved @ L2C                0           89          141          243           63
  STLB miss resolved @ LLC                0          122          311         1525          575
  STLB miss resolved @ MEM                0            6          315         2164         2052

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             162417        51037      1261945       135631          305
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           88          146           14
  STLB miss resolved @ L2C                0           63          161           55            9
  STLB miss resolved @ LLC                0           78          271          508           49
  STLB miss resolved @ MEM                0            0           68          167           62
[2025-09-17 04:20:48] END   suite=qualcomm_srv trace=srv345_ap (rc=0)
