// Seed: 2795036765
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output wor id_2,
    output wire id_3,
    input tri1 id_4,
    input uwire id_5,
    input wand id_6,
    input tri1 id_7,
    output tri1 id_8
);
  wire id_10;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input wire id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    input wor id_6,
    input supply1 id_7,
    output wire id_8,
    output wire id_9,
    output tri0 id_10
    , id_13,
    output supply0 id_11
);
  wire id_14;
  assign id_13 = id_6 !== 1;
  module_0(
      id_3, id_10, id_0, id_9, id_5, id_2, id_6, id_5, id_4
  );
  wire id_15;
  int  id_16 = id_7;
endmodule
