--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 672 paths analyzed, 116 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.889ns.
--------------------------------------------------------------------------------
Slack:                  16.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          btn_cond/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.846ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.191 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to btn_cond/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X17Y40.D2      net (fanout=2)        1.194   btn_cond/M_ctr_q[14]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y43.CE      net (fanout=5)        0.728   M_btn_cond_out_inv
    SLICE_X16Y43.CLK     Tceck                 0.313   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.846ns (1.356ns logic, 2.490ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  16.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          btn_cond/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.802ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.191 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to btn_cond/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X17Y40.D2      net (fanout=2)        1.194   btn_cond/M_ctr_q[14]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y43.CE      net (fanout=5)        0.728   M_btn_cond_out_inv
    SLICE_X16Y43.CLK     Tceck                 0.269   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.802ns (1.312ns logic, 2.490ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  16.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          btn_cond/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.799ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.191 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to btn_cond/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X17Y40.D2      net (fanout=2)        1.194   btn_cond/M_ctr_q[14]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y43.CE      net (fanout=5)        0.728   M_btn_cond_out_inv
    SLICE_X16Y43.CLK     Tceck                 0.266   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.799ns (1.309ns logic, 2.490ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  16.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          btn_cond/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.786ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.191 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to btn_cond/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X17Y40.D2      net (fanout=2)        1.194   btn_cond/M_ctr_q[14]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y43.CE      net (fanout=5)        0.728   M_btn_cond_out_inv
    SLICE_X16Y43.CLK     Tceck                 0.253   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.786ns (1.296ns logic, 2.490ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          btn_cond/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.670ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to btn_cond/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X17Y40.D2      net (fanout=2)        1.194   btn_cond/M_ctr_q[14]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y40.CE      net (fanout=5)        0.552   M_btn_cond_out_inv
    SLICE_X16Y40.CLK     Tceck                 0.313   btn_cond/M_ctr_q[7]
                                                       btn_cond/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.670ns (1.356ns logic, 2.314ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  16.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          btn_cond/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.662ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to btn_cond/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X17Y40.D2      net (fanout=2)        1.194   btn_cond/M_ctr_q[14]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y40.B3      net (fanout=4)        0.822   out1
    SLICE_X17Y40.B       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/M_ctr_q_0_rstpot
    SLICE_X17Y40.A5      net (fanout=1)        0.230   btn_cond/M_ctr_q_0_rstpot
    SLICE_X17Y40.CLK     Tas                   0.373   M_ctr_q_0
                                                       btn_cond/M_ctr_q_0_rstpot1
                                                       btn_cond/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.662ns (1.416ns logic, 2.246ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  16.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          btn_cond/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.659ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to btn_cond/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X17Y40.D2      net (fanout=2)        1.194   btn_cond/M_ctr_q[14]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y42.CE      net (fanout=5)        0.541   M_btn_cond_out_inv
    SLICE_X16Y42.CLK     Tceck                 0.313   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (1.356ns logic, 2.303ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  16.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          btn_cond/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.626ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to btn_cond/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X17Y40.D2      net (fanout=2)        1.194   btn_cond/M_ctr_q[14]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y40.CE      net (fanout=5)        0.552   M_btn_cond_out_inv
    SLICE_X16Y40.CLK     Tceck                 0.269   btn_cond/M_ctr_q[7]
                                                       btn_cond/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.626ns (1.312ns logic, 2.314ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  16.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          btn_cond/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.623ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to btn_cond/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X17Y40.D2      net (fanout=2)        1.194   btn_cond/M_ctr_q[14]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y40.CE      net (fanout=5)        0.552   M_btn_cond_out_inv
    SLICE_X16Y40.CLK     Tceck                 0.266   btn_cond/M_ctr_q[7]
                                                       btn_cond/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.623ns (1.309ns logic, 2.314ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  16.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          btn_cond/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.610ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to btn_cond/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X17Y40.D2      net (fanout=2)        1.194   btn_cond/M_ctr_q[14]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y40.CE      net (fanout=5)        0.552   M_btn_cond_out_inv
    SLICE_X16Y40.CLK     Tceck                 0.253   btn_cond/M_ctr_q[7]
                                                       btn_cond/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.610ns (1.296ns logic, 2.314ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  16.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          btn_cond/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.615ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to btn_cond/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X17Y40.D2      net (fanout=2)        1.194   btn_cond/M_ctr_q[14]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y42.CE      net (fanout=5)        0.541   M_btn_cond_out_inv
    SLICE_X16Y42.CLK     Tceck                 0.269   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (1.312ns logic, 2.303ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  16.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          btn_cond/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.612ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to btn_cond/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X17Y40.D2      net (fanout=2)        1.194   btn_cond/M_ctr_q[14]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y42.CE      net (fanout=5)        0.541   M_btn_cond_out_inv
    SLICE_X16Y42.CLK     Tceck                 0.266   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.612ns (1.309ns logic, 2.303ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  16.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          btn_cond/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.599ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to btn_cond/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X17Y40.D2      net (fanout=2)        1.194   btn_cond/M_ctr_q[14]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y42.CE      net (fanout=5)        0.541   M_btn_cond_out_inv
    SLICE_X16Y42.CLK     Tceck                 0.253   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (1.296ns logic, 2.303ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  16.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_18 (FF)
  Destination:          btn_cond/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.592ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_18 to btn_cond/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.CQ      Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_18
    SLICE_X17Y40.D1      net (fanout=2)        0.940   btn_cond/M_ctr_q[18]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y43.CE      net (fanout=5)        0.728   M_btn_cond_out_inv
    SLICE_X16Y43.CLK     Tceck                 0.313   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.592ns (1.356ns logic, 2.236ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  16.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_18 (FF)
  Destination:          btn_cond/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_18 to btn_cond/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.CQ      Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_18
    SLICE_X17Y40.D1      net (fanout=2)        0.940   btn_cond/M_ctr_q[18]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y43.CE      net (fanout=5)        0.728   M_btn_cond_out_inv
    SLICE_X16Y43.CLK     Tceck                 0.269   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (1.312ns logic, 2.236ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  16.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_18 (FF)
  Destination:          btn_cond/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.545ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_18 to btn_cond/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.CQ      Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_18
    SLICE_X17Y40.D1      net (fanout=2)        0.940   btn_cond/M_ctr_q[18]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y43.CE      net (fanout=5)        0.728   M_btn_cond_out_inv
    SLICE_X16Y43.CLK     Tceck                 0.266   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.545ns (1.309ns logic, 2.236ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  16.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_18 (FF)
  Destination:          btn_cond/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.532ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_18 to btn_cond/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.CQ      Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_18
    SLICE_X17Y40.D1      net (fanout=2)        0.940   btn_cond/M_ctr_q[18]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y43.CE      net (fanout=5)        0.728   M_btn_cond_out_inv
    SLICE_X16Y43.CLK     Tceck                 0.253   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (1.296ns logic, 2.236ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  16.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          btn_cond/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.487ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to btn_cond/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X17Y40.D2      net (fanout=2)        1.194   btn_cond/M_ctr_q[14]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y41.CE      net (fanout=5)        0.369   M_btn_cond_out_inv
    SLICE_X16Y41.CLK     Tceck                 0.313   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.487ns (1.356ns logic, 2.131ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  16.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          btn_cond/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.475ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.284 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to btn_cond/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X17Y40.D2      net (fanout=2)        1.194   btn_cond/M_ctr_q[14]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y39.CE      net (fanout=5)        0.401   M_btn_cond_out_inv
    SLICE_X16Y39.CLK     Tceck                 0.269   btn_cond/M_ctr_q[3]
                                                       btn_cond/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.475ns (1.312ns logic, 2.163ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  16.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          btn_cond/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.472ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.284 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to btn_cond/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X17Y40.D2      net (fanout=2)        1.194   btn_cond/M_ctr_q[14]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y39.CE      net (fanout=5)        0.401   M_btn_cond_out_inv
    SLICE_X16Y39.CLK     Tceck                 0.266   btn_cond/M_ctr_q[3]
                                                       btn_cond/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.472ns (1.309ns logic, 2.163ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  16.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          btn_cond/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.284 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to btn_cond/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X17Y40.D2      net (fanout=2)        1.194   btn_cond/M_ctr_q[14]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y39.CE      net (fanout=5)        0.401   M_btn_cond_out_inv
    SLICE_X16Y39.CLK     Tceck                 0.253   btn_cond/M_ctr_q[3]
                                                       btn_cond/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (1.296ns logic, 2.163ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  16.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          btn_cond/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.443ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to btn_cond/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X17Y40.D2      net (fanout=2)        1.194   btn_cond/M_ctr_q[14]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y41.CE      net (fanout=5)        0.369   M_btn_cond_out_inv
    SLICE_X16Y41.CLK     Tceck                 0.269   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.443ns (1.312ns logic, 2.131ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  16.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          btn_cond/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.440ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to btn_cond/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X17Y40.D2      net (fanout=2)        1.194   btn_cond/M_ctr_q[14]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y41.CE      net (fanout=5)        0.369   M_btn_cond_out_inv
    SLICE_X16Y41.CLK     Tceck                 0.266   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.440ns (1.309ns logic, 2.131ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  16.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_19 (FF)
  Destination:          btn_cond/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.452ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_19 to btn_cond/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_19
    SLICE_X17Y40.D3      net (fanout=2)        0.800   btn_cond/M_ctr_q[19]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y43.CE      net (fanout=5)        0.728   M_btn_cond_out_inv
    SLICE_X16Y43.CLK     Tceck                 0.313   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.452ns (1.356ns logic, 2.096ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  16.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          btn_cond/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.427ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to btn_cond/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.CQ      Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X17Y40.D2      net (fanout=2)        1.194   btn_cond/M_ctr_q[14]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y41.CE      net (fanout=5)        0.369   M_btn_cond_out_inv
    SLICE_X16Y41.CLK     Tceck                 0.253   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (1.296ns logic, 2.131ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  16.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_18 (FF)
  Destination:          btn_cond/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.416ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.183 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_18 to btn_cond/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.CQ      Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_18
    SLICE_X17Y40.D1      net (fanout=2)        0.940   btn_cond/M_ctr_q[18]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y40.CE      net (fanout=5)        0.552   M_btn_cond_out_inv
    SLICE_X16Y40.CLK     Tceck                 0.313   btn_cond/M_ctr_q[7]
                                                       btn_cond/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.416ns (1.356ns logic, 2.060ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  16.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_18 (FF)
  Destination:          btn_cond/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.408ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.183 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_18 to btn_cond/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.CQ      Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_18
    SLICE_X17Y40.D1      net (fanout=2)        0.940   btn_cond/M_ctr_q[18]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y40.B3      net (fanout=4)        0.822   out1
    SLICE_X17Y40.B       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/M_ctr_q_0_rstpot
    SLICE_X17Y40.A5      net (fanout=1)        0.230   btn_cond/M_ctr_q_0_rstpot
    SLICE_X17Y40.CLK     Tas                   0.373   M_ctr_q_0
                                                       btn_cond/M_ctr_q_0_rstpot1
                                                       btn_cond/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.408ns (1.416ns logic, 1.992ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  16.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_18 (FF)
  Destination:          btn_cond/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.405ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_18 to btn_cond/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.CQ      Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_18
    SLICE_X17Y40.D1      net (fanout=2)        0.940   btn_cond/M_ctr_q[18]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y42.CE      net (fanout=5)        0.541   M_btn_cond_out_inv
    SLICE_X16Y42.CLK     Tceck                 0.313   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.405ns (1.356ns logic, 2.049ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  16.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_19 (FF)
  Destination:          btn_cond/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.408ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_19 to btn_cond/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_19
    SLICE_X17Y40.D3      net (fanout=2)        0.800   btn_cond/M_ctr_q[19]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y43.CE      net (fanout=5)        0.728   M_btn_cond_out_inv
    SLICE_X16Y43.CLK     Tceck                 0.269   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.408ns (1.312ns logic, 2.096ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  16.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_19 (FF)
  Destination:          btn_cond/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.405ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_19 to btn_cond/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.DQ      Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_19
    SLICE_X17Y40.D3      net (fanout=2)        0.800   btn_cond/M_ctr_q[19]
    SLICE_X17Y40.D       Tilo                  0.259   M_ctr_q_0
                                                       btn_cond/out2
    SLICE_X17Y41.B3      net (fanout=4)        0.568   out1
    SLICE_X17Y41.B       Tilo                  0.259   M_last_q
                                                       M_btn_cond_out_inv1
    SLICE_X16Y43.CE      net (fanout=5)        0.728   M_btn_cond_out_inv
    SLICE_X16Y43.CLK     Tceck                 0.266   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.405ns (1.309ns logic, 2.096ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond/M_sync_out/CLK
  Logical resource: btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[3]/CLK
  Logical resource: btn_cond/M_ctr_q_1/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[3]/CLK
  Logical resource: btn_cond/M_ctr_q_2/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[3]/CLK
  Logical resource: btn_cond/M_ctr_q_3/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[7]/CLK
  Logical resource: btn_cond/M_ctr_q_4/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[7]/CLK
  Logical resource: btn_cond/M_ctr_q_5/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[7]/CLK
  Logical resource: btn_cond/M_ctr_q_6/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[7]/CLK
  Logical resource: btn_cond/M_ctr_q_7/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[11]/CLK
  Logical resource: btn_cond/M_ctr_q_8/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[11]/CLK
  Logical resource: btn_cond/M_ctr_q_9/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[11]/CLK
  Logical resource: btn_cond/M_ctr_q_10/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[11]/CLK
  Logical resource: btn_cond/M_ctr_q_11/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[15]/CLK
  Logical resource: btn_cond/M_ctr_q_12/CK
  Location pin: SLICE_X16Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[15]/CLK
  Logical resource: btn_cond/M_ctr_q_13/CK
  Location pin: SLICE_X16Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[15]/CLK
  Logical resource: btn_cond/M_ctr_q_14/CK
  Location pin: SLICE_X16Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[15]/CLK
  Logical resource: btn_cond/M_ctr_q_15/CK
  Location pin: SLICE_X16Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[19]/CLK
  Logical resource: btn_cond/M_ctr_q_16/CK
  Location pin: SLICE_X16Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[19]/CLK
  Logical resource: btn_cond/M_ctr_q_17/CK
  Location pin: SLICE_X16Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[19]/CLK
  Logical resource: btn_cond/M_ctr_q_18/CK
  Location pin: SLICE_X16Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[19]/CLK
  Logical resource: btn_cond/M_ctr_q_19/CK
  Location pin: SLICE_X16Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_sync_out/CLK
  Logical resource: btn_cond/sync/M_pipe_q_1/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_lb_out/CLK
  Logical resource: lb/M_lb_q/CK
  Location pin: SLICE_X18Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_0/CLK
  Logical resource: btn_cond/M_ctr_q_0/CK
  Location pin: SLICE_X17Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_last_q/CLK
  Logical resource: edge_dt/M_last_q/CK
  Location pin: SLICE_X17Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.889|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 672 paths, 0 nets, and 89 connections

Design statistics:
   Minimum period:   3.889ns{1}   (Maximum frequency: 257.135MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 03 17:09:32 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



