// Seed: 1377018205
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout uwire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd51
) (
    output tri0 _id_0,
    output supply0 id_1,
    output tri0 id_2,
    output wand id_3,
    input uwire id_4
);
  logic [!  id_0 : -1] id_6;
  assign id_3 = (1 ? id_6 : id_4) | id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_4 = 0;
  assign id_6 = id_6;
endmodule
