Warning: Detected pins or ports without physical pin shapes. The first few such pins or ports are: mem_addr[1], mem_la_addr[1], pcpi_valid, pcpi_insn[30], pcpi_insn[28]. (DPPA-325)
Warning: Detected pins or ports without physical pin shapes. The first few such pins or ports are: mem_addr[0], mem_la_addr[0], pcpi_insn[31], pcpi_insn[29], pcpi_insn[27]. (DPPA-325)
****************************************
Report : qor
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 14:33:41 2025
****************************************


Scenario           'FUNC_Fast'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     38
Critical Path Length:              0.68
Critical Path Slack:               0.27
Critical Path Clk Period:          1.20
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:             -0.03
Total Hold Violation:            -16.11
No. of Hold Violations:            1396
----------------------------------------

Scenario           'FUNC_Slow'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     38
Critical Path Length:              1.18
Critical Path Slack:              -0.22
Critical Path Clk Period:          1.20
Total Negative Slack:             -2.11
No. of Violating Paths:              28
Worst Hold Violation:             -0.02
Total Hold Violation:             -0.86
No. of Hold Violations:             101
----------------------------------------

Scenario           'FUNC_Typical'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     38
Critical Path Length:              0.87
Critical Path Slack:               0.07
Critical Path Clk Period:          1.20
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:             -0.03
Total Hold Violation:             -5.89
No. of Hold Violations:             673
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                   4634
Buf/Inv Cell Count:                 208
Buf Cell Count:                       0
Inv Cell Count:                     208
Combinational Cell Count:          2943
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:             1691
   Integrated Clock-Gating Cell Count:                     47
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       1644
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             1284.75
Noncombinational Area:          1885.58
Buf/Inv Area:                     39.07
Total Buffer Area:                 0.00
Total Inverter Area:              39.07
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                    2523.50
Net YLength:                     328.75
----------------------------------------
Cell Area (netlist):                           3170.32
Cell Area (netlist and physical only):         3495.87
Net Length:                     2852.25


Design Rules
----------------------------------------
Total Number of Nets:              5389
Nets with Violations:               140
Max Trans Violations:                 0
Max Cap Violations:                   2
----------------------------------------

1
