Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 28 17:02:34 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_drc -file Real_Top_drc_routed.rpt -pb Real_Top_drc_routed.pb -rpx Real_Top_drc_routed.rpx
| Design       : Real_Top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 9
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 9          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next__0[0] is a gated clock net sourced by a combinational pin U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next_reg[0]_i_1/O, cell U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next_reg[0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next__0[1] is a gated clock net sourced by a combinational pin U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next_reg[1]_i_1/O, cell U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next_reg[1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next__0[2] is a gated clock net sourced by a combinational pin U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next_reg[2]_i_1/O, cell U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next_reg[2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next__0[3] is a gated clock net sourced by a combinational pin U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next_reg[3]_i_1/O, cell U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next_reg[3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next__0[4] is a gated clock net sourced by a combinational pin U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next_reg[4]_i_1/O, cell U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next__0[5] is a gated clock net sourced by a combinational pin U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next_reg[5]_i_1/O, cell U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next_reg[5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next__0[6] is a gated clock net sourced by a combinational pin U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next_reg[6]_i_1/O, cell U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next_reg[6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next__0[7] is a gated clock net sourced by a combinational pin U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next_reg[7]_i_1/O, cell U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next_reg[7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net u_univ_cu/u_uart_cu/E[0] is a gated clock net sourced by a combinational pin u_univ_cu/u_uart_cu/o1_reg[6]_i_2/O, cell u_univ_cu/u_uart_cu/o1_reg[6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


