pub const ROM_BASE: u32 = 0x00000000;
pub const XIP_BASE: u32 = 0x10000000;
pub const XIP_MAIN_BASE: u32 = 0x10000000;
pub const XIP_NOALLOC_BASE: u32 = 0x11000000;
pub const XIP_NOCACHE_BASE: u32 = 0x12000000;
pub const XIP_NOCACHE_NOALLOC_BASE: u32 = 0x13000000;
pub const XIP_CTRL_BASE: u32 = 0x14000000;
pub const XIP_SRAM_BASE: u32 = 0x15000000;
pub const XIP_SRAM_END: u32 = 0x15004000;
pub const XIP_SSI_BASE: u32 = 0x18000000;
pub const SRAM_BASE: u32 = 0x20000000;
pub const SRAM_STRIPED_BASE: u32 = 0x20000000;
pub const SRAM_STRIPED_END: u32 = 0x20040000;
pub const SRAM4_BASE: u32 = 0x20040000;
pub const SRAM5_BASE: u32 = 0x20041000;
pub const SRAM_END: u32 = 0x20042000;
pub const SRAM0_BASE: u32 = 0x21000000;
pub const SRAM1_BASE: u32 = 0x21010000;
pub const SRAM2_BASE: u32 = 0x21020000;
pub const SRAM3_BASE: u32 = 0x21030000;
pub const SYSINFO_BASE: u32 = 0x40000000;
pub const SYSCFG_BASE: u32 = 0x40004000;
pub const CLOCKS_BASE: u32 = 0x40008000;
pub const RESETS_BASE: u32 = 0x4000c000;
pub const PSM_BASE: u32 = 0x40010000;
pub const IO_BANK0_BASE: u32 = 0x40014000;
pub const IO_QSPI_BASE: u32 = 0x40018000;
pub const PADS_BANK0_BASE: u32 = 0x4001c000;
pub const PADS_QSPI_BASE: u32 = 0x40020000;
pub const XOSC_BASE: u32 = 0x40024000;
pub const PLL_SYS_BASE: u32 = 0x40028000;
pub const PLL_USB_BASE: u32 = 0x4002c000;
pub const BUSCTRL_BASE: u32 = 0x40030000;
pub const UART0_BASE: u32 = 0x40034000;
pub const UART1_BASE: u32 = 0x40038000;
pub const SPI0_BASE: u32 = 0x4003c000;
pub const SPI1_BASE: u32 = 0x40040000;
pub const I2C0_BASE: u32 = 0x40044000;
pub const I2C1_BASE: u32 = 0x40048000;
pub const ADC_BASE: u32 = 0x4004c000;
pub const PWM_BASE: u32 = 0x40050000;
pub const TIMER_BASE: u32 = 0x40054000;
pub const WATCHDOG_BASE: u32 = 0x40058000;
pub const RTC_BASE: u32 = 0x4005c000;
pub const ROSC_BASE: u32 = 0x40060000;
pub const VREG_AND_CHIP_RESET_BASE: u32 = 0x40064000;
pub const TBMAN_BASE: u32 = 0x4006c000;
pub const DMA_BASE: u32 = 0x50000000;
pub const USBCTRL_DPRAM_BASE: u32 = 0x50100000;
pub const USBCTRL_BASE: u32 = 0x50100000;
pub const USBCTRL_REGS_BASE: u32 = 0x50110000;
pub const PIO0_BASE: u32 = 0x50200000;
pub const PIO1_BASE: u32 = 0x50300000;
pub const XIP_AUX_BASE: u32 = 0x50400000;
pub const SIO_BASE: u32 = 0xd0000000;
pub const PPB_BASE: u32 = 0xe0000000;

pub const ADC_CS_OFFSET: u32 = 0x00000000;
pub const ADC_RESULT_OFFSET: u32 = 0x00000004;
pub const ADC_FCS_OFFSET: u32 = 0x00000008;
pub const ADC_FIFO_OFFSET: u32 = 0x0000000c;
pub const ADC_DIV_OFFSET: u32 = 0x00000010;
pub const ADC_INTR_OFFSET: u32 = 0x00000014;
pub const ADC_INTE_OFFSET: u32 = 0x00000018;
pub const ADC_INTF_OFFSET: u32 = 0x0000001c;
pub const ADC_INTS_OFFSET: u32 = 0x00000020;
pub const BUSCTRL_BUS_PRIORITY_OFFSET: u32 = 0x00000000;
pub const BUSCTRL_BUS_PRIORITY_ACK_OFFSET: u32 = 0x00000004;
pub const BUSCTRL_PERFCTR0_OFFSET: u32 = 0x00000008;
pub const BUSCTRL_PERFSEL0_OFFSET: u32 = 0x0000000c;
pub const BUSCTRL_PERFCTR1_OFFSET: u32 = 0x00000010;
pub const BUSCTRL_PERFSEL1_OFFSET: u32 = 0x00000014;
pub const BUSCTRL_PERFCTR2_OFFSET: u32 = 0x00000018;
pub const BUSCTRL_PERFSEL2_OFFSET: u32 = 0x0000001c;
pub const BUSCTRL_PERFCTR3_OFFSET: u32 = 0x00000020;
pub const BUSCTRL_PERFSEL3_OFFSET: u32 = 0x00000024;
pub const CLOCKS_CLK_GPOUT0_CTRL_OFFSET: u32 = 0x00000000;
pub const CLOCKS_CLK_GPOUT0_DIV_OFFSET: u32 = 0x00000004;
pub const CLOCKS_CLK_GPOUT0_SELECTED_OFFSET: u32 = 0x00000008;
pub const CLOCKS_CLK_GPOUT1_CTRL_OFFSET: u32 = 0x0000000c;
pub const CLOCKS_CLK_GPOUT1_DIV_OFFSET: u32 = 0x00000010;
pub const CLOCKS_CLK_GPOUT1_SELECTED_OFFSET: u32 = 0x00000014;
pub const CLOCKS_CLK_GPOUT2_CTRL_OFFSET: u32 = 0x00000018;
pub const CLOCKS_CLK_GPOUT2_DIV_OFFSET: u32 = 0x0000001c;
pub const CLOCKS_CLK_GPOUT2_SELECTED_OFFSET: u32 = 0x00000020;
pub const CLOCKS_CLK_GPOUT3_CTRL_OFFSET: u32 = 0x00000024;
pub const CLOCKS_CLK_GPOUT3_DIV_OFFSET: u32 = 0x00000028;
pub const CLOCKS_CLK_GPOUT3_SELECTED_OFFSET: u32 = 0x0000002c;
pub const CLOCKS_CLK_REF_CTRL_OFFSET: u32 = 0x00000030;
pub const CLOCKS_CLK_REF_DIV_OFFSET: u32 = 0x00000034;
pub const CLOCKS_CLK_REF_SELECTED_OFFSET: u32 = 0x00000038;
pub const CLOCKS_CLK_SYS_CTRL_OFFSET: u32 = 0x0000003c;
pub const CLOCKS_CLK_SYS_DIV_OFFSET: u32 = 0x00000040;
pub const CLOCKS_CLK_SYS_SELECTED_OFFSET: u32 = 0x00000044;
pub const CLOCKS_CLK_PERI_CTRL_OFFSET: u32 = 0x00000048;
pub const CLOCKS_CLK_PERI_SELECTED_OFFSET: u32 = 0x00000050;
pub const CLOCKS_CLK_USB_CTRL_OFFSET: u32 = 0x00000054;
pub const CLOCKS_CLK_USB_DIV_OFFSET: u32 = 0x00000058;
pub const CLOCKS_CLK_USB_SELECTED_OFFSET: u32 = 0x0000005c;
pub const CLOCKS_CLK_ADC_CTRL_OFFSET: u32 = 0x00000060;
pub const CLOCKS_CLK_ADC_DIV_OFFSET: u32 = 0x00000064;
pub const CLOCKS_CLK_ADC_SELECTED_OFFSET: u32 = 0x00000068;
pub const CLOCKS_CLK_RTC_CTRL_OFFSET: u32 = 0x0000006c;
pub const CLOCKS_CLK_RTC_DIV_OFFSET: u32 = 0x00000070;
pub const CLOCKS_CLK_RTC_SELECTED_OFFSET: u32 = 0x00000074;
pub const CLOCKS_CLK_SYS_RESUS_CTRL_OFFSET: u32 = 0x00000078;
pub const CLOCKS_CLK_SYS_RESUS_STATUS_OFFSET: u32 = 0x0000007c;
pub const CLOCKS_FC0_REF_KHZ_OFFSET: u32 = 0x00000080;
pub const CLOCKS_FC0_MIN_KHZ_OFFSET: u32 = 0x00000084;
pub const CLOCKS_FC0_MAX_KHZ_OFFSET: u32 = 0x00000088;
pub const CLOCKS_FC0_DELAY_OFFSET: u32 = 0x0000008c;
pub const CLOCKS_FC0_INTERVAL_OFFSET: u32 = 0x00000090;
pub const CLOCKS_FC0_SRC_OFFSET: u32 = 0x00000094;
pub const CLOCKS_FC0_STATUS_OFFSET: u32 = 0x00000098;
pub const CLOCKS_FC0_RESULT_OFFSET: u32 = 0x0000009c;
pub const CLOCKS_WAKE_EN0_OFFSET: u32 = 0x000000a0;
pub const CLOCKS_WAKE_EN1_OFFSET: u32 = 0x000000a4;
pub const CLOCKS_SLEEP_EN0_OFFSET: u32 = 0x000000a8;
pub const CLOCKS_SLEEP_EN1_OFFSET: u32 = 0x000000ac;
pub const CLOCKS_ENABLED0_OFFSET: u32 = 0x000000b0;
pub const CLOCKS_ENABLED1_OFFSET: u32 = 0x000000b4;
pub const CLOCKS_INTR_OFFSET: u32 = 0x000000b8;
pub const CLOCKS_INTE_OFFSET: u32 = 0x000000bc;
pub const CLOCKS_INTF_OFFSET: u32 = 0x000000c0;
pub const CLOCKS_INTS_OFFSET: u32 = 0x000000c4;
pub const DMA_CH0_READ_ADDR_OFFSET: u32 = 0x00000000;
pub const DMA_CH0_WRITE_ADDR_OFFSET: u32 = 0x00000004;
pub const DMA_CH0_TRANS_COUNT_OFFSET: u32 = 0x00000008;
pub const DMA_CH0_CTRL_TRIG_OFFSET: u32 = 0x0000000c;
pub const DMA_CH0_AL1_CTRL_OFFSET: u32 = 0x00000010;
pub const DMA_CH0_AL1_READ_ADDR_OFFSET: u32 = 0x00000014;
pub const DMA_CH0_AL1_WRITE_ADDR_OFFSET: u32 = 0x00000018;
pub const DMA_CH0_AL1_TRANS_COUNT_TRIG_OFFSET: u32 = 0x0000001c;
pub const DMA_CH0_AL2_CTRL_OFFSET: u32 = 0x00000020;
pub const DMA_CH0_AL2_TRANS_COUNT_OFFSET: u32 = 0x00000024;
pub const DMA_CH0_AL2_READ_ADDR_OFFSET: u32 = 0x00000028;
pub const DMA_CH0_AL2_WRITE_ADDR_TRIG_OFFSET: u32 = 0x0000002c;
pub const DMA_CH0_AL3_CTRL_OFFSET: u32 = 0x00000030;
pub const DMA_CH0_AL3_WRITE_ADDR_OFFSET: u32 = 0x00000034;
pub const DMA_CH0_AL3_TRANS_COUNT_OFFSET: u32 = 0x00000038;
pub const DMA_CH0_AL3_READ_ADDR_TRIG_OFFSET: u32 = 0x0000003c;
pub const DMA_CH1_READ_ADDR_OFFSET: u32 = 0x00000040;
pub const DMA_CH1_WRITE_ADDR_OFFSET: u32 = 0x00000044;
pub const DMA_CH1_TRANS_COUNT_OFFSET: u32 = 0x00000048;
pub const DMA_CH1_CTRL_TRIG_OFFSET: u32 = 0x0000004c;
pub const DMA_CH1_AL1_CTRL_OFFSET: u32 = 0x00000050;
pub const DMA_CH1_AL1_READ_ADDR_OFFSET: u32 = 0x00000054;
pub const DMA_CH1_AL1_WRITE_ADDR_OFFSET: u32 = 0x00000058;
pub const DMA_CH1_AL1_TRANS_COUNT_TRIG_OFFSET: u32 = 0x0000005c;
pub const DMA_CH1_AL2_CTRL_OFFSET: u32 = 0x00000060;
pub const DMA_CH1_AL2_TRANS_COUNT_OFFSET: u32 = 0x00000064;
pub const DMA_CH1_AL2_READ_ADDR_OFFSET: u32 = 0x00000068;
pub const DMA_CH1_AL2_WRITE_ADDR_TRIG_OFFSET: u32 = 0x0000006c;
pub const DMA_CH1_AL3_CTRL_OFFSET: u32 = 0x00000070;
pub const DMA_CH1_AL3_WRITE_ADDR_OFFSET: u32 = 0x00000074;
pub const DMA_CH1_AL3_TRANS_COUNT_OFFSET: u32 = 0x00000078;
pub const DMA_CH1_AL3_READ_ADDR_TRIG_OFFSET: u32 = 0x0000007c;
pub const DMA_CH2_READ_ADDR_OFFSET: u32 = 0x00000080;
pub const DMA_CH2_WRITE_ADDR_OFFSET: u32 = 0x00000084;
pub const DMA_CH2_TRANS_COUNT_OFFSET: u32 = 0x00000088;
pub const DMA_CH2_CTRL_TRIG_OFFSET: u32 = 0x0000008c;
pub const DMA_CH2_AL1_CTRL_OFFSET: u32 = 0x00000090;
pub const DMA_CH2_AL1_READ_ADDR_OFFSET: u32 = 0x00000094;
pub const DMA_CH2_AL1_WRITE_ADDR_OFFSET: u32 = 0x00000098;
pub const DMA_CH2_AL1_TRANS_COUNT_TRIG_OFFSET: u32 = 0x0000009c;
pub const DMA_CH2_AL2_CTRL_OFFSET: u32 = 0x000000a0;
pub const DMA_CH2_AL2_TRANS_COUNT_OFFSET: u32 = 0x000000a4;
pub const DMA_CH2_AL2_READ_ADDR_OFFSET: u32 = 0x000000a8;
pub const DMA_CH2_AL2_WRITE_ADDR_TRIG_OFFSET: u32 = 0x000000ac;
pub const DMA_CH2_AL3_CTRL_OFFSET: u32 = 0x000000b0;
pub const DMA_CH2_AL3_WRITE_ADDR_OFFSET: u32 = 0x000000b4;
pub const DMA_CH2_AL3_TRANS_COUNT_OFFSET: u32 = 0x000000b8;
pub const DMA_CH2_AL3_READ_ADDR_TRIG_OFFSET: u32 = 0x000000bc;
pub const DMA_CH3_READ_ADDR_OFFSET: u32 = 0x000000c0;
pub const DMA_CH3_WRITE_ADDR_OFFSET: u32 = 0x000000c4;
pub const DMA_CH3_TRANS_COUNT_OFFSET: u32 = 0x000000c8;
pub const DMA_CH3_CTRL_TRIG_OFFSET: u32 = 0x000000cc;
pub const DMA_CH3_AL1_CTRL_OFFSET: u32 = 0x000000d0;
pub const DMA_CH3_AL1_READ_ADDR_OFFSET: u32 = 0x000000d4;
pub const DMA_CH3_AL1_WRITE_ADDR_OFFSET: u32 = 0x000000d8;
pub const DMA_CH3_AL1_TRANS_COUNT_TRIG_OFFSET: u32 = 0x000000dc;
pub const DMA_CH3_AL2_CTRL_OFFSET: u32 = 0x000000e0;
pub const DMA_CH3_AL2_TRANS_COUNT_OFFSET: u32 = 0x000000e4;
pub const DMA_CH3_AL2_READ_ADDR_OFFSET: u32 = 0x000000e8;
pub const DMA_CH3_AL2_WRITE_ADDR_TRIG_OFFSET: u32 = 0x000000ec;
pub const DMA_CH3_AL3_CTRL_OFFSET: u32 = 0x000000f0;
pub const DMA_CH3_AL3_WRITE_ADDR_OFFSET: u32 = 0x000000f4;
pub const DMA_CH3_AL3_TRANS_COUNT_OFFSET: u32 = 0x000000f8;
pub const DMA_CH3_AL3_READ_ADDR_TRIG_OFFSET: u32 = 0x000000fc;
pub const DMA_CH4_READ_ADDR_OFFSET: u32 = 0x00000100;
pub const DMA_CH4_WRITE_ADDR_OFFSET: u32 = 0x00000104;
pub const DMA_CH4_TRANS_COUNT_OFFSET: u32 = 0x00000108;
pub const DMA_CH4_CTRL_TRIG_OFFSET: u32 = 0x0000010c;
pub const DMA_CH4_AL1_CTRL_OFFSET: u32 = 0x00000110;
pub const DMA_CH4_AL1_READ_ADDR_OFFSET: u32 = 0x00000114;
pub const DMA_CH4_AL1_WRITE_ADDR_OFFSET: u32 = 0x00000118;
pub const DMA_CH4_AL1_TRANS_COUNT_TRIG_OFFSET: u32 = 0x0000011c;
pub const DMA_CH4_AL2_CTRL_OFFSET: u32 = 0x00000120;
pub const DMA_CH4_AL2_TRANS_COUNT_OFFSET: u32 = 0x00000124;
pub const DMA_CH4_AL2_READ_ADDR_OFFSET: u32 = 0x00000128;
pub const DMA_CH4_AL2_WRITE_ADDR_TRIG_OFFSET: u32 = 0x0000012c;
pub const DMA_CH4_AL3_CTRL_OFFSET: u32 = 0x00000130;
pub const DMA_CH4_AL3_WRITE_ADDR_OFFSET: u32 = 0x00000134;
pub const DMA_CH4_AL3_TRANS_COUNT_OFFSET: u32 = 0x00000138;
pub const DMA_CH4_AL3_READ_ADDR_TRIG_OFFSET: u32 = 0x0000013c;
pub const DMA_CH5_READ_ADDR_OFFSET: u32 = 0x00000140;
pub const DMA_CH5_WRITE_ADDR_OFFSET: u32 = 0x00000144;
pub const DMA_CH5_TRANS_COUNT_OFFSET: u32 = 0x00000148;
pub const DMA_CH5_CTRL_TRIG_OFFSET: u32 = 0x0000014c;
pub const DMA_CH5_AL1_CTRL_OFFSET: u32 = 0x00000150;
pub const DMA_CH5_AL1_READ_ADDR_OFFSET: u32 = 0x00000154;
pub const DMA_CH5_AL1_WRITE_ADDR_OFFSET: u32 = 0x00000158;
pub const DMA_CH5_AL1_TRANS_COUNT_TRIG_OFFSET: u32 = 0x0000015c;
pub const DMA_CH5_AL2_CTRL_OFFSET: u32 = 0x00000160;
pub const DMA_CH5_AL2_TRANS_COUNT_OFFSET: u32 = 0x00000164;
pub const DMA_CH5_AL2_READ_ADDR_OFFSET: u32 = 0x00000168;
pub const DMA_CH5_AL2_WRITE_ADDR_TRIG_OFFSET: u32 = 0x0000016c;
pub const DMA_CH5_AL3_CTRL_OFFSET: u32 = 0x00000170;
pub const DMA_CH5_AL3_WRITE_ADDR_OFFSET: u32 = 0x00000174;
pub const DMA_CH5_AL3_TRANS_COUNT_OFFSET: u32 = 0x00000178;
pub const DMA_CH5_AL3_READ_ADDR_TRIG_OFFSET: u32 = 0x0000017c;
pub const DMA_CH6_READ_ADDR_OFFSET: u32 = 0x00000180;
pub const DMA_CH6_WRITE_ADDR_OFFSET: u32 = 0x00000184;
pub const DMA_CH6_TRANS_COUNT_OFFSET: u32 = 0x00000188;
pub const DMA_CH6_CTRL_TRIG_OFFSET: u32 = 0x0000018c;
pub const DMA_CH6_AL1_CTRL_OFFSET: u32 = 0x00000190;
pub const DMA_CH6_AL1_READ_ADDR_OFFSET: u32 = 0x00000194;
pub const DMA_CH6_AL1_WRITE_ADDR_OFFSET: u32 = 0x00000198;
pub const DMA_CH6_AL1_TRANS_COUNT_TRIG_OFFSET: u32 = 0x0000019c;
pub const DMA_CH6_AL2_CTRL_OFFSET: u32 = 0x000001a0;
pub const DMA_CH6_AL2_TRANS_COUNT_OFFSET: u32 = 0x000001a4;
pub const DMA_CH6_AL2_READ_ADDR_OFFSET: u32 = 0x000001a8;
pub const DMA_CH6_AL2_WRITE_ADDR_TRIG_OFFSET: u32 = 0x000001ac;
pub const DMA_CH6_AL3_CTRL_OFFSET: u32 = 0x000001b0;
pub const DMA_CH6_AL3_WRITE_ADDR_OFFSET: u32 = 0x000001b4;
pub const DMA_CH6_AL3_TRANS_COUNT_OFFSET: u32 = 0x000001b8;
pub const DMA_CH6_AL3_READ_ADDR_TRIG_OFFSET: u32 = 0x000001bc;
pub const DMA_CH7_READ_ADDR_OFFSET: u32 = 0x000001c0;
pub const DMA_CH7_WRITE_ADDR_OFFSET: u32 = 0x000001c4;
pub const DMA_CH7_TRANS_COUNT_OFFSET: u32 = 0x000001c8;
pub const DMA_CH7_CTRL_TRIG_OFFSET: u32 = 0x000001cc;
pub const DMA_CH7_AL1_CTRL_OFFSET: u32 = 0x000001d0;
pub const DMA_CH7_AL1_READ_ADDR_OFFSET: u32 = 0x000001d4;
pub const DMA_CH7_AL1_WRITE_ADDR_OFFSET: u32 = 0x000001d8;
pub const DMA_CH7_AL1_TRANS_COUNT_TRIG_OFFSET: u32 = 0x000001dc;
pub const DMA_CH7_AL2_CTRL_OFFSET: u32 = 0x000001e0;
pub const DMA_CH7_AL2_TRANS_COUNT_OFFSET: u32 = 0x000001e4;
pub const DMA_CH7_AL2_READ_ADDR_OFFSET: u32 = 0x000001e8;
pub const DMA_CH7_AL2_WRITE_ADDR_TRIG_OFFSET: u32 = 0x000001ec;
pub const DMA_CH7_AL3_CTRL_OFFSET: u32 = 0x000001f0;
pub const DMA_CH7_AL3_WRITE_ADDR_OFFSET: u32 = 0x000001f4;
pub const DMA_CH7_AL3_TRANS_COUNT_OFFSET: u32 = 0x000001f8;
pub const DMA_CH7_AL3_READ_ADDR_TRIG_OFFSET: u32 = 0x000001fc;
pub const DMA_CH8_READ_ADDR_OFFSET: u32 = 0x00000200;
pub const DMA_CH8_WRITE_ADDR_OFFSET: u32 = 0x00000204;
pub const DMA_CH8_TRANS_COUNT_OFFSET: u32 = 0x00000208;
pub const DMA_CH8_CTRL_TRIG_OFFSET: u32 = 0x0000020c;
pub const DMA_CH8_AL1_CTRL_OFFSET: u32 = 0x00000210;
pub const DMA_CH8_AL1_READ_ADDR_OFFSET: u32 = 0x00000214;
pub const DMA_CH8_AL1_WRITE_ADDR_OFFSET: u32 = 0x00000218;
pub const DMA_CH8_AL1_TRANS_COUNT_TRIG_OFFSET: u32 = 0x0000021c;
pub const DMA_CH8_AL2_CTRL_OFFSET: u32 = 0x00000220;
pub const DMA_CH8_AL2_TRANS_COUNT_OFFSET: u32 = 0x00000224;
pub const DMA_CH8_AL2_READ_ADDR_OFFSET: u32 = 0x00000228;
pub const DMA_CH8_AL2_WRITE_ADDR_TRIG_OFFSET: u32 = 0x0000022c;
pub const DMA_CH8_AL3_CTRL_OFFSET: u32 = 0x00000230;
pub const DMA_CH8_AL3_WRITE_ADDR_OFFSET: u32 = 0x00000234;
pub const DMA_CH8_AL3_TRANS_COUNT_OFFSET: u32 = 0x00000238;
pub const DMA_CH8_AL3_READ_ADDR_TRIG_OFFSET: u32 = 0x0000023c;
pub const DMA_CH9_READ_ADDR_OFFSET: u32 = 0x00000240;
pub const DMA_CH9_WRITE_ADDR_OFFSET: u32 = 0x00000244;
pub const DMA_CH9_TRANS_COUNT_OFFSET: u32 = 0x00000248;
pub const DMA_CH9_CTRL_TRIG_OFFSET: u32 = 0x0000024c;
pub const DMA_CH9_AL1_CTRL_OFFSET: u32 = 0x00000250;
pub const DMA_CH9_AL1_READ_ADDR_OFFSET: u32 = 0x00000254;
pub const DMA_CH9_AL1_WRITE_ADDR_OFFSET: u32 = 0x00000258;
pub const DMA_CH9_AL1_TRANS_COUNT_TRIG_OFFSET: u32 = 0x0000025c;
pub const DMA_CH9_AL2_CTRL_OFFSET: u32 = 0x00000260;
pub const DMA_CH9_AL2_TRANS_COUNT_OFFSET: u32 = 0x00000264;
pub const DMA_CH9_AL2_READ_ADDR_OFFSET: u32 = 0x00000268;
pub const DMA_CH9_AL2_WRITE_ADDR_TRIG_OFFSET: u32 = 0x0000026c;
pub const DMA_CH9_AL3_CTRL_OFFSET: u32 = 0x00000270;
pub const DMA_CH9_AL3_WRITE_ADDR_OFFSET: u32 = 0x00000274;
pub const DMA_CH9_AL3_TRANS_COUNT_OFFSET: u32 = 0x00000278;
pub const DMA_CH9_AL3_READ_ADDR_TRIG_OFFSET: u32 = 0x0000027c;
pub const DMA_CH10_READ_ADDR_OFFSET: u32 = 0x00000280;
pub const DMA_CH10_WRITE_ADDR_OFFSET: u32 = 0x00000284;
pub const DMA_CH10_TRANS_COUNT_OFFSET: u32 = 0x00000288;
pub const DMA_CH10_CTRL_TRIG_OFFSET: u32 = 0x0000028c;
pub const DMA_CH10_AL1_CTRL_OFFSET: u32 = 0x00000290;
pub const DMA_CH10_AL1_READ_ADDR_OFFSET: u32 = 0x00000294;
pub const DMA_CH10_AL1_WRITE_ADDR_OFFSET: u32 = 0x00000298;
pub const DMA_CH10_AL1_TRANS_COUNT_TRIG_OFFSET: u32 = 0x0000029c;
pub const DMA_CH10_AL2_CTRL_OFFSET: u32 = 0x000002a0;
pub const DMA_CH10_AL2_TRANS_COUNT_OFFSET: u32 = 0x000002a4;
pub const DMA_CH10_AL2_READ_ADDR_OFFSET: u32 = 0x000002a8;
pub const DMA_CH10_AL2_WRITE_ADDR_TRIG_OFFSET: u32 = 0x000002ac;
pub const DMA_CH10_AL3_CTRL_OFFSET: u32 = 0x000002b0;
pub const DMA_CH10_AL3_WRITE_ADDR_OFFSET: u32 = 0x000002b4;
pub const DMA_CH10_AL3_TRANS_COUNT_OFFSET: u32 = 0x000002b8;
pub const DMA_CH10_AL3_READ_ADDR_TRIG_OFFSET: u32 = 0x000002bc;
pub const DMA_CH11_READ_ADDR_OFFSET: u32 = 0x000002c0;
pub const DMA_CH11_WRITE_ADDR_OFFSET: u32 = 0x000002c4;
pub const DMA_CH11_TRANS_COUNT_OFFSET: u32 = 0x000002c8;
pub const DMA_CH11_CTRL_TRIG_OFFSET: u32 = 0x000002cc;
pub const DMA_CH11_AL1_CTRL_OFFSET: u32 = 0x000002d0;
pub const DMA_CH11_AL1_READ_ADDR_OFFSET: u32 = 0x000002d4;
pub const DMA_CH11_AL1_WRITE_ADDR_OFFSET: u32 = 0x000002d8;
pub const DMA_CH11_AL1_TRANS_COUNT_TRIG_OFFSET: u32 = 0x000002dc;
pub const DMA_CH11_AL2_CTRL_OFFSET: u32 = 0x000002e0;
pub const DMA_CH11_AL2_TRANS_COUNT_OFFSET: u32 = 0x000002e4;
pub const DMA_CH11_AL2_READ_ADDR_OFFSET: u32 = 0x000002e8;
pub const DMA_CH11_AL2_WRITE_ADDR_TRIG_OFFSET: u32 = 0x000002ec;
pub const DMA_CH11_AL3_CTRL_OFFSET: u32 = 0x000002f0;
pub const DMA_CH11_AL3_WRITE_ADDR_OFFSET: u32 = 0x000002f4;
pub const DMA_CH11_AL3_TRANS_COUNT_OFFSET: u32 = 0x000002f8;
pub const DMA_CH11_AL3_READ_ADDR_TRIG_OFFSET: u32 = 0x000002fc;
pub const DMA_INTR_OFFSET: u32 = 0x00000400;
pub const DMA_INTE0_OFFSET: u32 = 0x00000404;
pub const DMA_INTF0_OFFSET: u32 = 0x00000408;
pub const DMA_INTS0_OFFSET: u32 = 0x0000040c;
pub const DMA_INTE1_OFFSET: u32 = 0x00000414;
pub const DMA_INTF1_OFFSET: u32 = 0x00000418;
pub const DMA_INTS1_OFFSET: u32 = 0x0000041c;
pub const DMA_TIMER0_OFFSET: u32 = 0x00000420;
pub const DMA_TIMER1_OFFSET: u32 = 0x00000424;
pub const DMA_MULTI_CHAN_TRIGGER_OFFSET: u32 = 0x00000430;
pub const DMA_SNIFF_CTRL_OFFSET: u32 = 0x00000434;
pub const DMA_SNIFF_DATA_OFFSET: u32 = 0x00000438;
pub const DMA_FIFO_LEVELS_OFFSET: u32 = 0x00000440;
pub const DMA_CHAN_ABORT_OFFSET: u32 = 0x00000444;
pub const DMA_N_CHANNELS_OFFSET: u32 = 0x00000448;
pub const DMA_CH0_DBG_CTDREQ_OFFSET: u32 = 0x00000800;
pub const DMA_CH0_DBG_TCR_OFFSET: u32 = 0x00000804;
pub const DMA_CH1_DBG_CTDREQ_OFFSET: u32 = 0x00000840;
pub const DMA_CH1_DBG_TCR_OFFSET: u32 = 0x00000844;
pub const DMA_CH2_DBG_CTDREQ_OFFSET: u32 = 0x00000880;
pub const DMA_CH2_DBG_TCR_OFFSET: u32 = 0x00000884;
pub const DMA_CH3_DBG_CTDREQ_OFFSET: u32 = 0x000008c0;
pub const DMA_CH3_DBG_TCR_OFFSET: u32 = 0x000008c4;
pub const DMA_CH4_DBG_CTDREQ_OFFSET: u32 = 0x00000900;
pub const DMA_CH4_DBG_TCR_OFFSET: u32 = 0x00000904;
pub const DMA_CH5_DBG_CTDREQ_OFFSET: u32 = 0x00000940;
pub const DMA_CH5_DBG_TCR_OFFSET: u32 = 0x00000944;
pub const DMA_CH6_DBG_CTDREQ_OFFSET: u32 = 0x00000980;
pub const DMA_CH6_DBG_TCR_OFFSET: u32 = 0x00000984;
pub const DMA_CH7_DBG_CTDREQ_OFFSET: u32 = 0x000009c0;
pub const DMA_CH7_DBG_TCR_OFFSET: u32 = 0x000009c4;
pub const DMA_CH8_DBG_CTDREQ_OFFSET: u32 = 0x00000a00;
pub const DMA_CH8_DBG_TCR_OFFSET: u32 = 0x00000a04;
pub const DMA_CH9_DBG_CTDREQ_OFFSET: u32 = 0x00000a40;
pub const DMA_CH9_DBG_TCR_OFFSET: u32 = 0x00000a44;
pub const DMA_CH10_DBG_CTDREQ_OFFSET: u32 = 0x00000a80;
pub const DMA_CH10_DBG_TCR_OFFSET: u32 = 0x00000a84;
pub const DMA_CH11_DBG_CTDREQ_OFFSET: u32 = 0x00000ac0;
pub const DMA_CH11_DBG_TCR_OFFSET: u32 = 0x00000ac4;
pub const I2C_IC_CON_OFFSET: u32 = 0x00000000;
pub const I2C_IC_TAR_OFFSET: u32 = 0x00000004;
pub const I2C_IC_SAR_OFFSET: u32 = 0x00000008;
pub const I2C_IC_DATA_CMD_OFFSET: u32 = 0x00000010;
pub const I2C_IC_SS_SCL_HCNT_OFFSET: u32 = 0x00000014;
pub const I2C_IC_SS_SCL_LCNT_OFFSET: u32 = 0x00000018;
pub const I2C_IC_FS_SCL_HCNT_OFFSET: u32 = 0x0000001c;
pub const I2C_IC_FS_SCL_LCNT_OFFSET: u32 = 0x00000020;
pub const I2C_IC_INTR_STAT_OFFSET: u32 = 0x0000002c;
pub const I2C_IC_INTR_MASK_OFFSET: u32 = 0x00000030;
pub const I2C_IC_RAW_INTR_STAT_OFFSET: u32 = 0x00000034;
pub const I2C_IC_RX_TL_OFFSET: u32 = 0x00000038;
pub const I2C_IC_TX_TL_OFFSET: u32 = 0x0000003c;
pub const I2C_IC_CLR_INTR_OFFSET: u32 = 0x00000040;
pub const I2C_IC_CLR_RX_UNDER_OFFSET: u32 = 0x00000044;
pub const I2C_IC_CLR_RX_OVER_OFFSET: u32 = 0x00000048;
pub const I2C_IC_CLR_TX_OVER_OFFSET: u32 = 0x0000004c;
pub const I2C_IC_CLR_RD_REQ_OFFSET: u32 = 0x00000050;
pub const I2C_IC_CLR_TX_ABRT_OFFSET: u32 = 0x00000054;
pub const I2C_IC_CLR_RX_DONE_OFFSET: u32 = 0x00000058;
pub const I2C_IC_CLR_ACTIVITY_OFFSET: u32 = 0x0000005c;
pub const I2C_IC_CLR_STOP_DET_OFFSET: u32 = 0x00000060;
pub const I2C_IC_CLR_START_DET_OFFSET: u32 = 0x00000064;
pub const I2C_IC_CLR_GEN_CALL_OFFSET: u32 = 0x00000068;
pub const I2C_IC_ENABLE_OFFSET: u32 = 0x0000006c;
pub const I2C_IC_STATUS_OFFSET: u32 = 0x00000070;
pub const I2C_IC_TXFLR_OFFSET: u32 = 0x00000074;
pub const I2C_IC_RXFLR_OFFSET: u32 = 0x00000078;
pub const I2C_IC_SDA_HOLD_OFFSET: u32 = 0x0000007c;
pub const I2C_IC_TX_ABRT_SOURCE_OFFSET: u32 = 0x00000080;
pub const I2C_IC_SLV_DATA_NACK_ONLY_OFFSET: u32 = 0x00000084;
pub const I2C_IC_DMA_CR_OFFSET: u32 = 0x00000088;
pub const I2C_IC_DMA_TDLR_OFFSET: u32 = 0x0000008c;
pub const I2C_IC_DMA_RDLR_OFFSET: u32 = 0x00000090;
pub const I2C_IC_SDA_SETUP_OFFSET: u32 = 0x00000094;
pub const I2C_IC_ACK_GENERAL_CALL_OFFSET: u32 = 0x00000098;
pub const I2C_IC_ENABLE_STATUS_OFFSET: u32 = 0x0000009c;
pub const I2C_IC_FS_SPKLEN_OFFSET: u32 = 0x000000a0;
pub const I2C_IC_CLR_RESTART_DET_OFFSET: u32 = 0x000000a8;
pub const I2C_IC_COMP_PARAM_1_OFFSET: u32 = 0x000000f4;
pub const I2C_IC_COMP_VERSION_OFFSET: u32 = 0x000000f8;
pub const I2C_IC_COMP_TYPE_OFFSET: u32 = 0x000000fc;
pub const IO_BANK0_GPIO0_STATUS_OFFSET: u32 = 0x00000000;
pub const IO_BANK0_GPIO0_CTRL_OFFSET: u32 = 0x00000004;
pub const IO_BANK0_GPIO1_STATUS_OFFSET: u32 = 0x00000008;
pub const IO_BANK0_GPIO1_CTRL_OFFSET: u32 = 0x0000000c;
pub const IO_BANK0_GPIO2_STATUS_OFFSET: u32 = 0x00000010;
pub const IO_BANK0_GPIO2_CTRL_OFFSET: u32 = 0x00000014;
pub const IO_BANK0_GPIO3_STATUS_OFFSET: u32 = 0x00000018;
pub const IO_BANK0_GPIO3_CTRL_OFFSET: u32 = 0x0000001c;
pub const IO_BANK0_GPIO4_STATUS_OFFSET: u32 = 0x00000020;
pub const IO_BANK0_GPIO4_CTRL_OFFSET: u32 = 0x00000024;
pub const IO_BANK0_GPIO5_STATUS_OFFSET: u32 = 0x00000028;
pub const IO_BANK0_GPIO5_CTRL_OFFSET: u32 = 0x0000002c;
pub const IO_BANK0_GPIO6_STATUS_OFFSET: u32 = 0x00000030;
pub const IO_BANK0_GPIO6_CTRL_OFFSET: u32 = 0x00000034;
pub const IO_BANK0_GPIO7_STATUS_OFFSET: u32 = 0x00000038;
pub const IO_BANK0_GPIO7_CTRL_OFFSET: u32 = 0x0000003c;
pub const IO_BANK0_GPIO8_STATUS_OFFSET: u32 = 0x00000040;
pub const IO_BANK0_GPIO8_CTRL_OFFSET: u32 = 0x00000044;
pub const IO_BANK0_GPIO9_STATUS_OFFSET: u32 = 0x00000048;
pub const IO_BANK0_GPIO9_CTRL_OFFSET: u32 = 0x0000004c;
pub const IO_BANK0_GPIO10_STATUS_OFFSET: u32 = 0x00000050;
pub const IO_BANK0_GPIO10_CTRL_OFFSET: u32 = 0x00000054;
pub const IO_BANK0_GPIO11_STATUS_OFFSET: u32 = 0x00000058;
pub const IO_BANK0_GPIO11_CTRL_OFFSET: u32 = 0x0000005c;
pub const IO_BANK0_GPIO12_STATUS_OFFSET: u32 = 0x00000060;
pub const IO_BANK0_GPIO12_CTRL_OFFSET: u32 = 0x00000064;
pub const IO_BANK0_GPIO13_STATUS_OFFSET: u32 = 0x00000068;
pub const IO_BANK0_GPIO13_CTRL_OFFSET: u32 = 0x0000006c;
pub const IO_BANK0_GPIO14_STATUS_OFFSET: u32 = 0x00000070;
pub const IO_BANK0_GPIO14_CTRL_OFFSET: u32 = 0x00000074;
pub const IO_BANK0_GPIO15_STATUS_OFFSET: u32 = 0x00000078;
pub const IO_BANK0_GPIO15_CTRL_OFFSET: u32 = 0x0000007c;
pub const IO_BANK0_GPIO16_STATUS_OFFSET: u32 = 0x00000080;
pub const IO_BANK0_GPIO16_CTRL_OFFSET: u32 = 0x00000084;
pub const IO_BANK0_GPIO17_STATUS_OFFSET: u32 = 0x00000088;
pub const IO_BANK0_GPIO17_CTRL_OFFSET: u32 = 0x0000008c;
pub const IO_BANK0_GPIO18_STATUS_OFFSET: u32 = 0x00000090;
pub const IO_BANK0_GPIO18_CTRL_OFFSET: u32 = 0x00000094;
pub const IO_BANK0_GPIO19_STATUS_OFFSET: u32 = 0x00000098;
pub const IO_BANK0_GPIO19_CTRL_OFFSET: u32 = 0x0000009c;
pub const IO_BANK0_GPIO20_STATUS_OFFSET: u32 = 0x000000a0;
pub const IO_BANK0_GPIO20_CTRL_OFFSET: u32 = 0x000000a4;
pub const IO_BANK0_GPIO21_STATUS_OFFSET: u32 = 0x000000a8;
pub const IO_BANK0_GPIO21_CTRL_OFFSET: u32 = 0x000000ac;
pub const IO_BANK0_GPIO22_STATUS_OFFSET: u32 = 0x000000b0;
pub const IO_BANK0_GPIO22_CTRL_OFFSET: u32 = 0x000000b4;
pub const IO_BANK0_GPIO23_STATUS_OFFSET: u32 = 0x000000b8;
pub const IO_BANK0_GPIO23_CTRL_OFFSET: u32 = 0x000000bc;
pub const IO_BANK0_GPIO24_STATUS_OFFSET: u32 = 0x000000c0;
pub const IO_BANK0_GPIO24_CTRL_OFFSET: u32 = 0x000000c4;
pub const IO_BANK0_GPIO25_STATUS_OFFSET: u32 = 0x000000c8;
pub const IO_BANK0_GPIO25_CTRL_OFFSET: u32 = 0x000000cc;
pub const IO_BANK0_GPIO26_STATUS_OFFSET: u32 = 0x000000d0;
pub const IO_BANK0_GPIO26_CTRL_OFFSET: u32 = 0x000000d4;
pub const IO_BANK0_GPIO27_STATUS_OFFSET: u32 = 0x000000d8;
pub const IO_BANK0_GPIO27_CTRL_OFFSET: u32 = 0x000000dc;
pub const IO_BANK0_GPIO28_STATUS_OFFSET: u32 = 0x000000e0;
pub const IO_BANK0_GPIO28_CTRL_OFFSET: u32 = 0x000000e4;
pub const IO_BANK0_GPIO29_STATUS_OFFSET: u32 = 0x000000e8;
pub const IO_BANK0_GPIO29_CTRL_OFFSET: u32 = 0x000000ec;
pub const IO_BANK0_INTR0_OFFSET: u32 = 0x000000f0;
pub const IO_BANK0_INTR1_OFFSET: u32 = 0x000000f4;
pub const IO_BANK0_INTR2_OFFSET: u32 = 0x000000f8;
pub const IO_BANK0_INTR3_OFFSET: u32 = 0x000000fc;
pub const IO_BANK0_PROC0_INTE0_OFFSET: u32 = 0x00000100;
pub const IO_BANK0_PROC0_INTE1_OFFSET: u32 = 0x00000104;
pub const IO_BANK0_PROC0_INTE2_OFFSET: u32 = 0x00000108;
pub const IO_BANK0_PROC0_INTE3_OFFSET: u32 = 0x0000010c;
pub const IO_BANK0_PROC0_INTF0_OFFSET: u32 = 0x00000110;
pub const IO_BANK0_PROC0_INTF1_OFFSET: u32 = 0x00000114;
pub const IO_BANK0_PROC0_INTF2_OFFSET: u32 = 0x00000118;
pub const IO_BANK0_PROC0_INTF3_OFFSET: u32 = 0x0000011c;
pub const IO_BANK0_PROC0_INTS0_OFFSET: u32 = 0x00000120;
pub const IO_BANK0_PROC0_INTS1_OFFSET: u32 = 0x00000124;
pub const IO_BANK0_PROC0_INTS2_OFFSET: u32 = 0x00000128;
pub const IO_BANK0_PROC0_INTS3_OFFSET: u32 = 0x0000012c;
pub const IO_BANK0_PROC1_INTE0_OFFSET: u32 = 0x00000130;
pub const IO_BANK0_PROC1_INTE1_OFFSET: u32 = 0x00000134;
pub const IO_BANK0_PROC1_INTE2_OFFSET: u32 = 0x00000138;
pub const IO_BANK0_PROC1_INTE3_OFFSET: u32 = 0x0000013c;
pub const IO_BANK0_PROC1_INTF0_OFFSET: u32 = 0x00000140;
pub const IO_BANK0_PROC1_INTF1_OFFSET: u32 = 0x00000144;
pub const IO_BANK0_PROC1_INTF2_OFFSET: u32 = 0x00000148;
pub const IO_BANK0_PROC1_INTF3_OFFSET: u32 = 0x0000014c;
pub const IO_BANK0_PROC1_INTS0_OFFSET: u32 = 0x00000150;
pub const IO_BANK0_PROC1_INTS1_OFFSET: u32 = 0x00000154;
pub const IO_BANK0_PROC1_INTS2_OFFSET: u32 = 0x00000158;
pub const IO_BANK0_PROC1_INTS3_OFFSET: u32 = 0x0000015c;
pub const IO_BANK0_DORMANT_WAKE_INTE0_OFFSET: u32 = 0x00000160;
pub const IO_BANK0_DORMANT_WAKE_INTE1_OFFSET: u32 = 0x00000164;
pub const IO_BANK0_DORMANT_WAKE_INTE2_OFFSET: u32 = 0x00000168;
pub const IO_BANK0_DORMANT_WAKE_INTE3_OFFSET: u32 = 0x0000016c;
pub const IO_BANK0_DORMANT_WAKE_INTF0_OFFSET: u32 = 0x00000170;
pub const IO_BANK0_DORMANT_WAKE_INTF1_OFFSET: u32 = 0x00000174;
pub const IO_BANK0_DORMANT_WAKE_INTF2_OFFSET: u32 = 0x00000178;
pub const IO_BANK0_DORMANT_WAKE_INTF3_OFFSET: u32 = 0x0000017c;
pub const IO_BANK0_DORMANT_WAKE_INTS0_OFFSET: u32 = 0x00000180;
pub const IO_BANK0_DORMANT_WAKE_INTS1_OFFSET: u32 = 0x00000184;
pub const IO_BANK0_DORMANT_WAKE_INTS2_OFFSET: u32 = 0x00000188;
pub const IO_BANK0_DORMANT_WAKE_INTS3_OFFSET: u32 = 0x0000018c;
pub const IO_QSPI_GPIO_QSPI_SCLK_STATUS_OFFSET: u32 = 0x00000000;
pub const IO_QSPI_GPIO_QSPI_SCLK_CTRL_OFFSET: u32 = 0x00000004;
pub const IO_QSPI_GPIO_QSPI_SS_STATUS_OFFSET: u32 = 0x00000008;
pub const IO_QSPI_GPIO_QSPI_SS_CTRL_OFFSET: u32 = 0x0000000c;
pub const IO_QSPI_GPIO_QSPI_SD0_STATUS_OFFSET: u32 = 0x00000010;
pub const IO_QSPI_GPIO_QSPI_SD0_CTRL_OFFSET: u32 = 0x00000014;
pub const IO_QSPI_GPIO_QSPI_SD1_STATUS_OFFSET: u32 = 0x00000018;
pub const IO_QSPI_GPIO_QSPI_SD1_CTRL_OFFSET: u32 = 0x0000001c;
pub const IO_QSPI_GPIO_QSPI_SD2_STATUS_OFFSET: u32 = 0x00000020;
pub const IO_QSPI_GPIO_QSPI_SD2_CTRL_OFFSET: u32 = 0x00000024;
pub const IO_QSPI_GPIO_QSPI_SD3_STATUS_OFFSET: u32 = 0x00000028;
pub const IO_QSPI_GPIO_QSPI_SD3_CTRL_OFFSET: u32 = 0x0000002c;
pub const IO_QSPI_INTR_OFFSET: u32 = 0x00000030;
pub const IO_QSPI_PROC0_INTE_OFFSET: u32 = 0x00000034;
pub const IO_QSPI_PROC0_INTF_OFFSET: u32 = 0x00000038;
pub const IO_QSPI_PROC0_INTS_OFFSET: u32 = 0x0000003c;
pub const IO_QSPI_PROC1_INTE_OFFSET: u32 = 0x00000040;
pub const IO_QSPI_PROC1_INTF_OFFSET: u32 = 0x00000044;
pub const IO_QSPI_PROC1_INTS_OFFSET: u32 = 0x00000048;
pub const IO_QSPI_DORMANT_WAKE_INTE_OFFSET: u32 = 0x0000004c;
pub const IO_QSPI_DORMANT_WAKE_INTF_OFFSET: u32 = 0x00000050;
pub const IO_QSPI_DORMANT_WAKE_INTS_OFFSET: u32 = 0x00000054;
pub const M0PLUS_SYST_CSR_OFFSET: u32 = 0x0000e010;
pub const M0PLUS_SYST_RVR_OFFSET: u32 = 0x0000e014;
pub const M0PLUS_SYST_CVR_OFFSET: u32 = 0x0000e018;
pub const M0PLUS_SYST_CALIB_OFFSET: u32 = 0x0000e01c;
pub const M0PLUS_NVIC_ISER_OFFSET: u32 = 0x0000e100;
pub const M0PLUS_NVIC_ICER_OFFSET: u32 = 0x0000e180;
pub const M0PLUS_NVIC_ISPR_OFFSET: u32 = 0x0000e200;
pub const M0PLUS_NVIC_ICPR_OFFSET: u32 = 0x0000e280;
pub const M0PLUS_NVIC_IPR0_OFFSET: u32 = 0x0000e400;
pub const M0PLUS_NVIC_IPR1_OFFSET: u32 = 0x0000e404;
pub const M0PLUS_NVIC_IPR2_OFFSET: u32 = 0x0000e408;
pub const M0PLUS_NVIC_IPR3_OFFSET: u32 = 0x0000e40c;
pub const M0PLUS_NVIC_IPR4_OFFSET: u32 = 0x0000e410;
pub const M0PLUS_NVIC_IPR5_OFFSET: u32 = 0x0000e414;
pub const M0PLUS_NVIC_IPR6_OFFSET: u32 = 0x0000e418;
pub const M0PLUS_NVIC_IPR7_OFFSET: u32 = 0x0000e41c;
pub const M0PLUS_CPUID_OFFSET: u32 = 0x0000ed00;
pub const M0PLUS_ICSR_OFFSET: u32 = 0x0000ed04;
pub const M0PLUS_VTOR_OFFSET: u32 = 0x0000ed08;
pub const M0PLUS_AIRCR_OFFSET: u32 = 0x0000ed0c;
pub const M0PLUS_SCR_OFFSET: u32 = 0x0000ed10;
pub const M0PLUS_CCR_OFFSET: u32 = 0x0000ed14;
pub const M0PLUS_SHPR2_OFFSET: u32 = 0x0000ed1c;
pub const M0PLUS_SHPR3_OFFSET: u32 = 0x0000ed20;
pub const M0PLUS_SHCSR_OFFSET: u32 = 0x0000ed24;
pub const M0PLUS_MPU_TYPE_OFFSET: u32 = 0x0000ed90;
pub const M0PLUS_MPU_CTRL_OFFSET: u32 = 0x0000ed94;
pub const M0PLUS_MPU_RNR_OFFSET: u32 = 0x0000ed98;
pub const M0PLUS_MPU_RBAR_OFFSET: u32 = 0x0000ed9c;
pub const M0PLUS_MPU_RASR_OFFSET: u32 = 0x0000eda0;
pub const PADS_BANK0_VOLTAGE_SELECT_OFFSET: u32 = 0x00000000;
pub const PADS_BANK0_GPIO0_OFFSET: u32 = 0x00000004;
pub const PADS_BANK0_GPIO1_OFFSET: u32 = 0x00000008;
pub const PADS_BANK0_GPIO2_OFFSET: u32 = 0x0000000c;
pub const PADS_BANK0_GPIO3_OFFSET: u32 = 0x00000010;
pub const PADS_BANK0_GPIO4_OFFSET: u32 = 0x00000014;
pub const PADS_BANK0_GPIO5_OFFSET: u32 = 0x00000018;
pub const PADS_BANK0_GPIO6_OFFSET: u32 = 0x0000001c;
pub const PADS_BANK0_GPIO7_OFFSET: u32 = 0x00000020;
pub const PADS_BANK0_GPIO8_OFFSET: u32 = 0x00000024;
pub const PADS_BANK0_GPIO9_OFFSET: u32 = 0x00000028;
pub const PADS_BANK0_GPIO10_OFFSET: u32 = 0x0000002c;
pub const PADS_BANK0_GPIO11_OFFSET: u32 = 0x00000030;
pub const PADS_BANK0_GPIO12_OFFSET: u32 = 0x00000034;
pub const PADS_BANK0_GPIO13_OFFSET: u32 = 0x00000038;
pub const PADS_BANK0_GPIO14_OFFSET: u32 = 0x0000003c;
pub const PADS_BANK0_GPIO15_OFFSET: u32 = 0x00000040;
pub const PADS_BANK0_GPIO16_OFFSET: u32 = 0x00000044;
pub const PADS_BANK0_GPIO17_OFFSET: u32 = 0x00000048;
pub const PADS_BANK0_GPIO18_OFFSET: u32 = 0x0000004c;
pub const PADS_BANK0_GPIO19_OFFSET: u32 = 0x00000050;
pub const PADS_BANK0_GPIO20_OFFSET: u32 = 0x00000054;
pub const PADS_BANK0_GPIO21_OFFSET: u32 = 0x00000058;
pub const PADS_BANK0_GPIO22_OFFSET: u32 = 0x0000005c;
pub const PADS_BANK0_GPIO23_OFFSET: u32 = 0x00000060;
pub const PADS_BANK0_GPIO24_OFFSET: u32 = 0x00000064;
pub const PADS_BANK0_GPIO25_OFFSET: u32 = 0x00000068;
pub const PADS_BANK0_GPIO26_OFFSET: u32 = 0x0000006c;
pub const PADS_BANK0_GPIO27_OFFSET: u32 = 0x00000070;
pub const PADS_BANK0_GPIO28_OFFSET: u32 = 0x00000074;
pub const PADS_BANK0_GPIO29_OFFSET: u32 = 0x00000078;
pub const PADS_BANK0_SWCLK_OFFSET: u32 = 0x0000007c;
pub const PADS_BANK0_SWD_OFFSET: u32 = 0x00000080;
pub const PADS_QSPI_VOLTAGE_SELECT_OFFSET: u32 = 0x00000000;
pub const PADS_QSPI_GPIO_QSPI_SCLK_OFFSET: u32 = 0x00000004;
pub const PADS_QSPI_GPIO_QSPI_SD0_OFFSET: u32 = 0x00000008;
pub const PADS_QSPI_GPIO_QSPI_SD1_OFFSET: u32 = 0x0000000c;
pub const PADS_QSPI_GPIO_QSPI_SD2_OFFSET: u32 = 0x00000010;
pub const PADS_QSPI_GPIO_QSPI_SD3_OFFSET: u32 = 0x00000014;
pub const PADS_QSPI_GPIO_QSPI_SS_OFFSET: u32 = 0x00000018;
pub const PIO_CTRL_OFFSET: u32 = 0x00000000;
pub const PIO_FSTAT_OFFSET: u32 = 0x00000004;
pub const PIO_FDEBUG_OFFSET: u32 = 0x00000008;
pub const PIO_FLEVEL_OFFSET: u32 = 0x0000000c;
pub const PIO_TXF0_OFFSET: u32 = 0x00000010;
pub const PIO_TXF1_OFFSET: u32 = 0x00000014;
pub const PIO_TXF2_OFFSET: u32 = 0x00000018;
pub const PIO_TXF3_OFFSET: u32 = 0x0000001c;
pub const PIO_RXF0_OFFSET: u32 = 0x00000020;
pub const PIO_RXF1_OFFSET: u32 = 0x00000024;
pub const PIO_RXF2_OFFSET: u32 = 0x00000028;
pub const PIO_RXF3_OFFSET: u32 = 0x0000002c;
pub const PIO_IRQ_OFFSET: u32 = 0x00000030;
pub const PIO_IRQ_FORCE_OFFSET: u32 = 0x00000034;
pub const PIO_INPUT_SYNC_BYPASS_OFFSET: u32 = 0x00000038;
pub const PIO_DBG_PADOUT_OFFSET: u32 = 0x0000003c;
pub const PIO_DBG_PADOE_OFFSET: u32 = 0x00000040;
pub const PIO_DBG_CFGINFO_OFFSET: u32 = 0x00000044;
pub const PIO_INSTR_MEM0_OFFSET: u32 = 0x00000048;
pub const PIO_INSTR_MEM1_OFFSET: u32 = 0x0000004c;
pub const PIO_INSTR_MEM2_OFFSET: u32 = 0x00000050;
pub const PIO_INSTR_MEM3_OFFSET: u32 = 0x00000054;
pub const PIO_INSTR_MEM4_OFFSET: u32 = 0x00000058;
pub const PIO_INSTR_MEM5_OFFSET: u32 = 0x0000005c;
pub const PIO_INSTR_MEM6_OFFSET: u32 = 0x00000060;
pub const PIO_INSTR_MEM7_OFFSET: u32 = 0x00000064;
pub const PIO_INSTR_MEM8_OFFSET: u32 = 0x00000068;
pub const PIO_INSTR_MEM9_OFFSET: u32 = 0x0000006c;
pub const PIO_INSTR_MEM10_OFFSET: u32 = 0x00000070;
pub const PIO_INSTR_MEM11_OFFSET: u32 = 0x00000074;
pub const PIO_INSTR_MEM12_OFFSET: u32 = 0x00000078;
pub const PIO_INSTR_MEM13_OFFSET: u32 = 0x0000007c;
pub const PIO_INSTR_MEM14_OFFSET: u32 = 0x00000080;
pub const PIO_INSTR_MEM15_OFFSET: u32 = 0x00000084;
pub const PIO_INSTR_MEM16_OFFSET: u32 = 0x00000088;
pub const PIO_INSTR_MEM17_OFFSET: u32 = 0x0000008c;
pub const PIO_INSTR_MEM18_OFFSET: u32 = 0x00000090;
pub const PIO_INSTR_MEM19_OFFSET: u32 = 0x00000094;
pub const PIO_INSTR_MEM20_OFFSET: u32 = 0x00000098;
pub const PIO_INSTR_MEM21_OFFSET: u32 = 0x0000009c;
pub const PIO_INSTR_MEM22_OFFSET: u32 = 0x000000a0;
pub const PIO_INSTR_MEM23_OFFSET: u32 = 0x000000a4;
pub const PIO_INSTR_MEM24_OFFSET: u32 = 0x000000a8;
pub const PIO_INSTR_MEM25_OFFSET: u32 = 0x000000ac;
pub const PIO_INSTR_MEM26_OFFSET: u32 = 0x000000b0;
pub const PIO_INSTR_MEM27_OFFSET: u32 = 0x000000b4;
pub const PIO_INSTR_MEM28_OFFSET: u32 = 0x000000b8;
pub const PIO_INSTR_MEM29_OFFSET: u32 = 0x000000bc;
pub const PIO_INSTR_MEM30_OFFSET: u32 = 0x000000c0;
pub const PIO_INSTR_MEM31_OFFSET: u32 = 0x000000c4;
pub const PIO_SM0_CLKDIV_OFFSET: u32 = 0x000000c8;
pub const PIO_SM0_EXECCTRL_OFFSET: u32 = 0x000000cc;
pub const PIO_SM0_SHIFTCTRL_OFFSET: u32 = 0x000000d0;
pub const PIO_SM0_ADDR_OFFSET: u32 = 0x000000d4;
pub const PIO_SM0_INSTR_OFFSET: u32 = 0x000000d8;
pub const PIO_SM0_PINCTRL_OFFSET: u32 = 0x000000dc;
pub const PIO_SM1_CLKDIV_OFFSET: u32 = 0x000000e0;
pub const PIO_SM1_EXECCTRL_OFFSET: u32 = 0x000000e4;
pub const PIO_SM1_SHIFTCTRL_OFFSET: u32 = 0x000000e8;
pub const PIO_SM1_ADDR_OFFSET: u32 = 0x000000ec;
pub const PIO_SM1_INSTR_OFFSET: u32 = 0x000000f0;
pub const PIO_SM1_PINCTRL_OFFSET: u32 = 0x000000f4;
pub const PIO_SM2_CLKDIV_OFFSET: u32 = 0x000000f8;
pub const PIO_SM2_EXECCTRL_OFFSET: u32 = 0x000000fc;
pub const PIO_SM2_SHIFTCTRL_OFFSET: u32 = 0x00000100;
pub const PIO_SM2_ADDR_OFFSET: u32 = 0x00000104;
pub const PIO_SM2_INSTR_OFFSET: u32 = 0x00000108;
pub const PIO_SM2_PINCTRL_OFFSET: u32 = 0x0000010c;
pub const PIO_SM3_CLKDIV_OFFSET: u32 = 0x00000110;
pub const PIO_SM3_EXECCTRL_OFFSET: u32 = 0x00000114;
pub const PIO_SM3_SHIFTCTRL_OFFSET: u32 = 0x00000118;
pub const PIO_SM3_ADDR_OFFSET: u32 = 0x0000011c;
pub const PIO_SM3_INSTR_OFFSET: u32 = 0x00000120;
pub const PIO_SM3_PINCTRL_OFFSET: u32 = 0x00000124;
pub const PIO_INTR_OFFSET: u32 = 0x00000128;
pub const PIO_IRQ0_INTE_OFFSET: u32 = 0x0000012c;
pub const PIO_IRQ0_INTF_OFFSET: u32 = 0x00000130;
pub const PIO_IRQ0_INTS_OFFSET: u32 = 0x00000134;
pub const PIO_IRQ1_INTE_OFFSET: u32 = 0x00000138;
pub const PIO_IRQ1_INTF_OFFSET: u32 = 0x0000013c;
pub const PIO_IRQ1_INTS_OFFSET: u32 = 0x00000140;
pub const PLL_CS_OFFSET: u32 = 0x00000000;
pub const PLL_PWR_OFFSET: u32 = 0x00000004;
pub const PLL_FBDIV_INT_OFFSET: u32 = 0x00000008;
pub const PLL_PRIM_OFFSET: u32 = 0x0000000c;
pub const PSM_FRCE_ON_OFFSET: u32 = 0x00000000;
pub const PSM_FRCE_OFF_OFFSET: u32 = 0x00000004;
pub const PSM_WDSEL_OFFSET: u32 = 0x00000008;
pub const PSM_DONE_OFFSET: u32 = 0x0000000c;
pub const PWM_CH0_CSR_OFFSET: u32 = 0x00000000;
pub const PWM_CH0_DIV_OFFSET: u32 = 0x00000004;
pub const PWM_CH0_CTR_OFFSET: u32 = 0x00000008;
pub const PWM_CH0_CC_OFFSET: u32 = 0x0000000c;
pub const PWM_CH0_TOP_OFFSET: u32 = 0x00000010;
pub const PWM_CH1_CSR_OFFSET: u32 = 0x00000014;
pub const PWM_CH1_DIV_OFFSET: u32 = 0x00000018;
pub const PWM_CH1_CTR_OFFSET: u32 = 0x0000001c;
pub const PWM_CH1_CC_OFFSET: u32 = 0x00000020;
pub const PWM_CH1_TOP_OFFSET: u32 = 0x00000024;
pub const PWM_CH2_CSR_OFFSET: u32 = 0x00000028;
pub const PWM_CH2_DIV_OFFSET: u32 = 0x0000002c;
pub const PWM_CH2_CTR_OFFSET: u32 = 0x00000030;
pub const PWM_CH2_CC_OFFSET: u32 = 0x00000034;
pub const PWM_CH2_TOP_OFFSET: u32 = 0x00000038;
pub const PWM_CH3_CSR_OFFSET: u32 = 0x0000003c;
pub const PWM_CH3_DIV_OFFSET: u32 = 0x00000040;
pub const PWM_CH3_CTR_OFFSET: u32 = 0x00000044;
pub const PWM_CH3_CC_OFFSET: u32 = 0x00000048;
pub const PWM_CH3_TOP_OFFSET: u32 = 0x0000004c;
pub const PWM_CH4_CSR_OFFSET: u32 = 0x00000050;
pub const PWM_CH4_DIV_OFFSET: u32 = 0x00000054;
pub const PWM_CH4_CTR_OFFSET: u32 = 0x00000058;
pub const PWM_CH4_CC_OFFSET: u32 = 0x0000005c;
pub const PWM_CH4_TOP_OFFSET: u32 = 0x00000060;
pub const PWM_CH5_CSR_OFFSET: u32 = 0x00000064;
pub const PWM_CH5_DIV_OFFSET: u32 = 0x00000068;
pub const PWM_CH5_CTR_OFFSET: u32 = 0x0000006c;
pub const PWM_CH5_CC_OFFSET: u32 = 0x00000070;
pub const PWM_CH5_TOP_OFFSET: u32 = 0x00000074;
pub const PWM_CH6_CSR_OFFSET: u32 = 0x00000078;
pub const PWM_CH6_DIV_OFFSET: u32 = 0x0000007c;
pub const PWM_CH6_CTR_OFFSET: u32 = 0x00000080;
pub const PWM_CH6_CC_OFFSET: u32 = 0x00000084;
pub const PWM_CH6_TOP_OFFSET: u32 = 0x00000088;
pub const PWM_CH7_CSR_OFFSET: u32 = 0x0000008c;
pub const PWM_CH7_DIV_OFFSET: u32 = 0x00000090;
pub const PWM_CH7_CTR_OFFSET: u32 = 0x00000094;
pub const PWM_CH7_CC_OFFSET: u32 = 0x00000098;
pub const PWM_CH7_TOP_OFFSET: u32 = 0x0000009c;
pub const PWM_EN_OFFSET: u32 = 0x000000a0;
pub const PWM_INTR_OFFSET: u32 = 0x000000a4;
pub const PWM_INTE_OFFSET: u32 = 0x000000a8;
pub const PWM_INTF_OFFSET: u32 = 0x000000ac;
pub const PWM_INTS_OFFSET: u32 = 0x000000b0;
pub const RESETS_RESET_OFFSET: u32 = 0x00000000;
pub const RESETS_WDSEL_OFFSET: u32 = 0x00000004;
pub const RESETS_RESET_DONE_OFFSET: u32 = 0x00000008;
pub const ROSC_CTRL_OFFSET: u32 = 0x00000000;
pub const ROSC_FREQA_OFFSET: u32 = 0x00000004;
pub const ROSC_FREQB_OFFSET: u32 = 0x00000008;
pub const ROSC_DORMANT_OFFSET: u32 = 0x0000000c;
pub const ROSC_DIV_OFFSET: u32 = 0x00000010;
pub const ROSC_PHASE_OFFSET: u32 = 0x00000014;
pub const ROSC_STATUS_OFFSET: u32 = 0x00000018;
pub const ROSC_RANDOMBIT_OFFSET: u32 = 0x0000001c;
pub const ROSC_COUNT_OFFSET: u32 = 0x00000020;
pub const RTC_CLKDIV_M1_OFFSET: u32 = 0x00000000;
pub const RTC_SETUP_0_OFFSET: u32 = 0x00000004;
pub const RTC_SETUP_1_OFFSET: u32 = 0x00000008;
pub const RTC_CTRL_OFFSET: u32 = 0x0000000c;
pub const RTC_IRQ_SETUP_0_OFFSET: u32 = 0x00000010;
pub const RTC_IRQ_SETUP_1_OFFSET: u32 = 0x00000014;
pub const RTC_RTC_1_OFFSET: u32 = 0x00000018;
pub const RTC_RTC_0_OFFSET: u32 = 0x0000001c;
pub const RTC_INTR_OFFSET: u32 = 0x00000020;
pub const RTC_INTE_OFFSET: u32 = 0x00000024;
pub const RTC_INTF_OFFSET: u32 = 0x00000028;
pub const RTC_INTS_OFFSET: u32 = 0x0000002c;
pub const SIO_CPUID_OFFSET: u32 = 0x00000000;
pub const SIO_GPIO_IN_OFFSET: u32 = 0x00000004;
pub const SIO_GPIO_HI_IN_OFFSET: u32 = 0x00000008;
pub const SIO_GPIO_OUT_OFFSET: u32 = 0x00000010;
pub const SIO_GPIO_OUT_SET_OFFSET: u32 = 0x00000014;
pub const SIO_GPIO_OUT_CLR_OFFSET: u32 = 0x00000018;
pub const SIO_GPIO_OUT_XOR_OFFSET: u32 = 0x0000001c;
pub const SIO_GPIO_OE_OFFSET: u32 = 0x00000020;
pub const SIO_GPIO_OE_SET_OFFSET: u32 = 0x00000024;
pub const SIO_GPIO_OE_CLR_OFFSET: u32 = 0x00000028;
pub const SIO_GPIO_OE_XOR_OFFSET: u32 = 0x0000002c;
pub const SIO_GPIO_HI_OUT_OFFSET: u32 = 0x00000030;
pub const SIO_GPIO_HI_OUT_SET_OFFSET: u32 = 0x00000034;
pub const SIO_GPIO_HI_OUT_CLR_OFFSET: u32 = 0x00000038;
pub const SIO_GPIO_HI_OUT_XOR_OFFSET: u32 = 0x0000003c;
pub const SIO_GPIO_HI_OE_OFFSET: u32 = 0x00000040;
pub const SIO_GPIO_HI_OE_SET_OFFSET: u32 = 0x00000044;
pub const SIO_GPIO_HI_OE_CLR_OFFSET: u32 = 0x00000048;
pub const SIO_GPIO_HI_OE_XOR_OFFSET: u32 = 0x0000004c;
pub const SIO_FIFO_ST_OFFSET: u32 = 0x00000050;
pub const SIO_FIFO_WR_OFFSET: u32 = 0x00000054;
pub const SIO_FIFO_RD_OFFSET: u32 = 0x00000058;
pub const SIO_SPINLOCK_ST_OFFSET: u32 = 0x0000005c;
pub const SIO_DIV_UDIVIDEND_OFFSET: u32 = 0x00000060;
pub const SIO_DIV_UDIVISOR_OFFSET: u32 = 0x00000064;
pub const SIO_DIV_SDIVIDEND_OFFSET: u32 = 0x00000068;
pub const SIO_DIV_SDIVISOR_OFFSET: u32 = 0x0000006c;
pub const SIO_DIV_QUOTIENT_OFFSET: u32 = 0x00000070;
pub const SIO_DIV_REMAINDER_OFFSET: u32 = 0x00000074;
pub const SIO_DIV_CSR_OFFSET: u32 = 0x00000078;
pub const SIO_INTERP0_ACCUM0_OFFSET: u32 = 0x00000080;
pub const SIO_INTERP0_ACCUM1_OFFSET: u32 = 0x00000084;
pub const SIO_INTERP0_BASE0_OFFSET: u32 = 0x00000088;
pub const SIO_INTERP0_BASE1_OFFSET: u32 = 0x0000008c;
pub const SIO_INTERP0_BASE2_OFFSET: u32 = 0x00000090;
pub const SIO_INTERP0_POP_LANE0_OFFSET: u32 = 0x00000094;
pub const SIO_INTERP0_POP_LANE1_OFFSET: u32 = 0x00000098;
pub const SIO_INTERP0_POP_FULL_OFFSET: u32 = 0x0000009c;
pub const SIO_INTERP0_PEEK_LANE0_OFFSET: u32 = 0x000000a0;
pub const SIO_INTERP0_PEEK_LANE1_OFFSET: u32 = 0x000000a4;
pub const SIO_INTERP0_PEEK_FULL_OFFSET: u32 = 0x000000a8;
pub const SIO_INTERP0_CTRL_LANE0_OFFSET: u32 = 0x000000ac;
pub const SIO_INTERP0_CTRL_LANE1_OFFSET: u32 = 0x000000b0;
pub const SIO_INTERP0_ACCUM0_ADD_OFFSET: u32 = 0x000000b4;
pub const SIO_INTERP0_ACCUM1_ADD_OFFSET: u32 = 0x000000b8;
pub const SIO_INTERP0_BASE_1AND0_OFFSET: u32 = 0x000000bc;
pub const SIO_INTERP1_ACCUM0_OFFSET: u32 = 0x000000c0;
pub const SIO_INTERP1_ACCUM1_OFFSET: u32 = 0x000000c4;
pub const SIO_INTERP1_BASE0_OFFSET: u32 = 0x000000c8;
pub const SIO_INTERP1_BASE1_OFFSET: u32 = 0x000000cc;
pub const SIO_INTERP1_BASE2_OFFSET: u32 = 0x000000d0;
pub const SIO_INTERP1_POP_LANE0_OFFSET: u32 = 0x000000d4;
pub const SIO_INTERP1_POP_LANE1_OFFSET: u32 = 0x000000d8;
pub const SIO_INTERP1_POP_FULL_OFFSET: u32 = 0x000000dc;
pub const SIO_INTERP1_PEEK_LANE0_OFFSET: u32 = 0x000000e0;
pub const SIO_INTERP1_PEEK_LANE1_OFFSET: u32 = 0x000000e4;
pub const SIO_INTERP1_PEEK_FULL_OFFSET: u32 = 0x000000e8;
pub const SIO_INTERP1_CTRL_LANE0_OFFSET: u32 = 0x000000ec;
pub const SIO_INTERP1_CTRL_LANE1_OFFSET: u32 = 0x000000f0;
pub const SIO_INTERP1_ACCUM0_ADD_OFFSET: u32 = 0x000000f4;
pub const SIO_INTERP1_ACCUM1_ADD_OFFSET: u32 = 0x000000f8;
pub const SIO_INTERP1_BASE_1AND0_OFFSET: u32 = 0x000000fc;
pub const SIO_SPINLOCK0_OFFSET: u32 = 0x00000100;
pub const SIO_SPINLOCK1_OFFSET: u32 = 0x00000104;
pub const SIO_SPINLOCK2_OFFSET: u32 = 0x00000108;
pub const SIO_SPINLOCK3_OFFSET: u32 = 0x0000010c;
pub const SIO_SPINLOCK4_OFFSET: u32 = 0x00000110;
pub const SIO_SPINLOCK5_OFFSET: u32 = 0x00000114;
pub const SIO_SPINLOCK6_OFFSET: u32 = 0x00000118;
pub const SIO_SPINLOCK7_OFFSET: u32 = 0x0000011c;
pub const SIO_SPINLOCK8_OFFSET: u32 = 0x00000120;
pub const SIO_SPINLOCK9_OFFSET: u32 = 0x00000124;
pub const SIO_SPINLOCK10_OFFSET: u32 = 0x00000128;
pub const SIO_SPINLOCK11_OFFSET: u32 = 0x0000012c;
pub const SIO_SPINLOCK12_OFFSET: u32 = 0x00000130;
pub const SIO_SPINLOCK13_OFFSET: u32 = 0x00000134;
pub const SIO_SPINLOCK14_OFFSET: u32 = 0x00000138;
pub const SIO_SPINLOCK15_OFFSET: u32 = 0x0000013c;
pub const SIO_SPINLOCK16_OFFSET: u32 = 0x00000140;
pub const SIO_SPINLOCK17_OFFSET: u32 = 0x00000144;
pub const SIO_SPINLOCK18_OFFSET: u32 = 0x00000148;
pub const SIO_SPINLOCK19_OFFSET: u32 = 0x0000014c;
pub const SIO_SPINLOCK20_OFFSET: u32 = 0x00000150;
pub const SIO_SPINLOCK21_OFFSET: u32 = 0x00000154;
pub const SIO_SPINLOCK22_OFFSET: u32 = 0x00000158;
pub const SIO_SPINLOCK23_OFFSET: u32 = 0x0000015c;
pub const SIO_SPINLOCK24_OFFSET: u32 = 0x00000160;
pub const SIO_SPINLOCK25_OFFSET: u32 = 0x00000164;
pub const SIO_SPINLOCK26_OFFSET: u32 = 0x00000168;
pub const SIO_SPINLOCK27_OFFSET: u32 = 0x0000016c;
pub const SIO_SPINLOCK28_OFFSET: u32 = 0x00000170;
pub const SIO_SPINLOCK29_OFFSET: u32 = 0x00000174;
pub const SIO_SPINLOCK30_OFFSET: u32 = 0x00000178;
pub const SIO_SPINLOCK31_OFFSET: u32 = 0x0000017c;
pub const SPI_SSPCR0_OFFSET: u32 = 0x00000000;
pub const SPI_SSPCR1_OFFSET: u32 = 0x00000004;
pub const SPI_SSPDR_OFFSET: u32 = 0x00000008;
pub const SPI_SSPSR_OFFSET: u32 = 0x0000000c;
pub const SPI_SSPCPSR_OFFSET: u32 = 0x00000010;
pub const SPI_SSPIMSC_OFFSET: u32 = 0x00000014;
pub const SPI_SSPRIS_OFFSET: u32 = 0x00000018;
pub const SPI_SSPMIS_OFFSET: u32 = 0x0000001c;
pub const SPI_SSPICR_OFFSET: u32 = 0x00000020;
pub const SPI_SSPDMACR_OFFSET: u32 = 0x00000024;
pub const SPI_SSPPERIPHID0_OFFSET: u32 = 0x00000fe0;
pub const SPI_SSPPERIPHID1_OFFSET: u32 = 0x00000fe4;
pub const SPI_SSPPERIPHID2_OFFSET: u32 = 0x00000fe8;
pub const SPI_SSPPERIPHID3_OFFSET: u32 = 0x00000fec;
pub const SPI_SSPPCELLID0_OFFSET: u32 = 0x00000ff0;
pub const SPI_SSPPCELLID1_OFFSET: u32 = 0x00000ff4;
pub const SPI_SSPPCELLID2_OFFSET: u32 = 0x00000ff8;
pub const SPI_SSPPCELLID3_OFFSET: u32 = 0x00000ffc;
pub const SSI_CTRLR0_OFFSET: u32 = 0x00000000;
pub const SSI_CTRLR1_OFFSET: u32 = 0x00000004;
pub const SSI_SSIENR_OFFSET: u32 = 0x00000008;
pub const SSI_MWCR_OFFSET: u32 = 0x0000000c;
pub const SSI_SER_OFFSET: u32 = 0x00000010;
pub const SSI_BAUDR_OFFSET: u32 = 0x00000014;
pub const SSI_TXFTLR_OFFSET: u32 = 0x00000018;
pub const SSI_RXFTLR_OFFSET: u32 = 0x0000001c;
pub const SSI_TXFLR_OFFSET: u32 = 0x00000020;
pub const SSI_RXFLR_OFFSET: u32 = 0x00000024;
pub const SSI_SR_OFFSET: u32 = 0x00000028;
pub const SSI_IMR_OFFSET: u32 = 0x0000002c;
pub const SSI_ISR_OFFSET: u32 = 0x00000030;
pub const SSI_RISR_OFFSET: u32 = 0x00000034;
pub const SSI_TXOICR_OFFSET: u32 = 0x00000038;
pub const SSI_RXOICR_OFFSET: u32 = 0x0000003c;
pub const SSI_RXUICR_OFFSET: u32 = 0x00000040;
pub const SSI_MSTICR_OFFSET: u32 = 0x00000044;
pub const SSI_ICR_OFFSET: u32 = 0x00000048;
pub const SSI_DMACR_OFFSET: u32 = 0x0000004c;
pub const SSI_DMATDLR_OFFSET: u32 = 0x00000050;
pub const SSI_DMARDLR_OFFSET: u32 = 0x00000054;
pub const SSI_IDR_OFFSET: u32 = 0x00000058;
pub const SSI_SSI_VERSION_ID_OFFSET: u32 = 0x0000005c;
pub const SSI_DR0_OFFSET: u32 = 0x00000060;
pub const SSI_RX_SAMPLE_DLY_OFFSET: u32 = 0x000000f0;
pub const SSI_SPI_CTRLR0_OFFSET: u32 = 0x000000f4;
pub const SSI_TXD_DRIVE_EDGE_OFFSET: u32 = 0x000000f8;
pub const SYSCFG_PROC0_NMI_MASK_OFFSET: u32 = 0x00000000;
pub const SYSCFG_PROC1_NMI_MASK_OFFSET: u32 = 0x00000004;
pub const SYSCFG_PROC_CONFIG_OFFSET: u32 = 0x00000008;
pub const SYSCFG_PROC_IN_SYNC_BYPASS_OFFSET: u32 = 0x0000000c;
pub const SYSCFG_PROC_IN_SYNC_BYPASS_HI_OFFSET: u32 = 0x00000010;
pub const SYSCFG_DBGFORCE_OFFSET: u32 = 0x00000014;
pub const SYSCFG_MEMPOWERDOWN_OFFSET: u32 = 0x00000018;
pub const SYSINFO_CHIP_ID_OFFSET: u32 = 0x00000000;
pub const SYSINFO_PLATFORM_OFFSET: u32 = 0x00000004;
pub const SYSINFO_GITREF_RP2040_OFFSET: u32 = 0x00000040;
pub const TBMAN_PLATFORM_OFFSET: u32 = 0x00000000;
pub const TIMER_TIMEHW_OFFSET: u32 = 0x00000000;
pub const TIMER_TIMELW_OFFSET: u32 = 0x00000004;
pub const TIMER_TIMEHR_OFFSET: u32 = 0x00000008;
pub const TIMER_TIMELR_OFFSET: u32 = 0x0000000c;
pub const TIMER_ALARM0_OFFSET: u32 = 0x00000010;
pub const TIMER_ALARM1_OFFSET: u32 = 0x00000014;
pub const TIMER_ALARM2_OFFSET: u32 = 0x00000018;
pub const TIMER_ALARM3_OFFSET: u32 = 0x0000001c;
pub const TIMER_ARMED_OFFSET: u32 = 0x00000020;
pub const TIMER_TIMERAWH_OFFSET: u32 = 0x00000024;
pub const TIMER_TIMERAWL_OFFSET: u32 = 0x00000028;
pub const TIMER_DBGPAUSE_OFFSET: u32 = 0x0000002c;
pub const TIMER_PAUSE_OFFSET: u32 = 0x00000030;
pub const TIMER_INTR_OFFSET: u32 = 0x00000034;
pub const TIMER_INTE_OFFSET: u32 = 0x00000038;
pub const TIMER_INTF_OFFSET: u32 = 0x0000003c;
pub const TIMER_INTS_OFFSET: u32 = 0x00000040;
pub const UART_UARTDR_OFFSET: u32 = 0x00000000;
pub const UART_UARTRSR_OFFSET: u32 = 0x00000004;
pub const UART_UARTFR_OFFSET: u32 = 0x00000018;
pub const UART_UARTILPR_OFFSET: u32 = 0x00000020;
pub const UART_UARTIBRD_OFFSET: u32 = 0x00000024;
pub const UART_UARTFBRD_OFFSET: u32 = 0x00000028;
pub const UART_UARTLCR_H_OFFSET: u32 = 0x0000002c;
pub const UART_UARTCR_OFFSET: u32 = 0x00000030;
pub const UART_UARTIFLS_OFFSET: u32 = 0x00000034;
pub const UART_UARTIMSC_OFFSET: u32 = 0x00000038;
pub const UART_UARTRIS_OFFSET: u32 = 0x0000003c;
pub const UART_UARTMIS_OFFSET: u32 = 0x00000040;
pub const UART_UARTICR_OFFSET: u32 = 0x00000044;
pub const UART_UARTDMACR_OFFSET: u32 = 0x00000048;
pub const UART_UARTPERIPHID0_OFFSET: u32 = 0x00000fe0;
pub const UART_UARTPERIPHID1_OFFSET: u32 = 0x00000fe4;
pub const UART_UARTPERIPHID2_OFFSET: u32 = 0x00000fe8;
pub const UART_UARTPERIPHID3_OFFSET: u32 = 0x00000fec;
pub const UART_UARTPCELLID0_OFFSET: u32 = 0x00000ff0;
pub const UART_UARTPCELLID1_OFFSET: u32 = 0x00000ff4;
pub const UART_UARTPCELLID2_OFFSET: u32 = 0x00000ff8;
pub const UART_UARTPCELLID3_OFFSET: u32 = 0x00000ffc;
pub const USB_ADDR_ENDP_OFFSET: u32 = 0x00000000;
pub const USB_ADDR_ENDP1_OFFSET: u32 = 0x00000004;
pub const USB_ADDR_ENDP2_OFFSET: u32 = 0x00000008;
pub const USB_ADDR_ENDP3_OFFSET: u32 = 0x0000000c;
pub const USB_ADDR_ENDP4_OFFSET: u32 = 0x00000010;
pub const USB_ADDR_ENDP5_OFFSET: u32 = 0x00000014;
pub const USB_ADDR_ENDP6_OFFSET: u32 = 0x00000018;
pub const USB_ADDR_ENDP7_OFFSET: u32 = 0x0000001c;
pub const USB_ADDR_ENDP8_OFFSET: u32 = 0x00000020;
pub const USB_ADDR_ENDP9_OFFSET: u32 = 0x00000024;
pub const USB_ADDR_ENDP10_OFFSET: u32 = 0x00000028;
pub const USB_ADDR_ENDP11_OFFSET: u32 = 0x0000002c;
pub const USB_ADDR_ENDP12_OFFSET: u32 = 0x00000030;
pub const USB_ADDR_ENDP13_OFFSET: u32 = 0x00000034;
pub const USB_ADDR_ENDP14_OFFSET: u32 = 0x00000038;
pub const USB_ADDR_ENDP15_OFFSET: u32 = 0x0000003c;
pub const USB_MAIN_CTRL_OFFSET: u32 = 0x00000040;
pub const USB_SOF_WR_OFFSET: u32 = 0x00000044;
pub const USB_SOF_RD_OFFSET: u32 = 0x00000048;
pub const USB_SIE_CTRL_OFFSET: u32 = 0x0000004c;
pub const USB_SIE_STATUS_OFFSET: u32 = 0x00000050;
pub const USB_INT_EP_CTRL_OFFSET: u32 = 0x00000054;
pub const USB_BUFF_STATUS_OFFSET: u32 = 0x00000058;
pub const USB_BUFF_CPU_SHOULD_HANDLE_OFFSET: u32 = 0x0000005c;
pub const USB_EP_ABORT_OFFSET: u32 = 0x00000060;
pub const USB_EP_ABORT_DONE_OFFSET: u32 = 0x00000064;
pub const USB_EP_STALL_ARM_OFFSET: u32 = 0x00000068;
pub const USB_NAK_POLL_OFFSET: u32 = 0x0000006c;
pub const USB_EP_STATUS_STALL_NAK_OFFSET: u32 = 0x00000070;
pub const USB_USB_MUXING_OFFSET: u32 = 0x00000074;
pub const USB_USB_PWR_OFFSET: u32 = 0x00000078;
pub const USB_USBPHY_DIRECT_OFFSET: u32 = 0x0000007c;
pub const USB_USBPHY_DIRECT_OVERRIDE_OFFSET: u32 = 0x00000080;
pub const USB_USBPHY_TRIM_OFFSET: u32 = 0x00000084;
pub const USB_INTR_OFFSET: u32 = 0x0000008c;
pub const USB_INTE_OFFSET: u32 = 0x00000090;
pub const USB_INTF_OFFSET: u32 = 0x00000094;
pub const USB_INTS_OFFSET: u32 = 0x00000098;
pub const VREG_AND_CHIP_RESET_VREG_OFFSET: u32 = 0x00000000;
pub const VREG_AND_CHIP_RESET_BOD_OFFSET: u32 = 0x00000004;
pub const VREG_AND_CHIP_RESET_CHIP_RESET_OFFSET: u32 = 0x00000008;
pub const WATCHDOG_CTRL_OFFSET: u32 = 0x00000000;
pub const WATCHDOG_LOAD_OFFSET: u32 = 0x00000004;
pub const WATCHDOG_REASON_OFFSET: u32 = 0x00000008;
pub const WATCHDOG_SCRATCH0_OFFSET: u32 = 0x0000000c;
pub const WATCHDOG_SCRATCH1_OFFSET: u32 = 0x00000010;
pub const WATCHDOG_SCRATCH2_OFFSET: u32 = 0x00000014;
pub const WATCHDOG_SCRATCH3_OFFSET: u32 = 0x00000018;
pub const WATCHDOG_SCRATCH4_OFFSET: u32 = 0x0000001c;
pub const WATCHDOG_SCRATCH5_OFFSET: u32 = 0x00000020;
pub const WATCHDOG_SCRATCH6_OFFSET: u32 = 0x00000024;
pub const WATCHDOG_SCRATCH7_OFFSET: u32 = 0x00000028;
pub const WATCHDOG_TICK_OFFSET: u32 = 0x0000002c;
pub const XIP_CTRL_OFFSET: u32 = 0x00000000;
pub const XIP_FLUSH_OFFSET: u32 = 0x00000004;
pub const XIP_STAT_OFFSET: u32 = 0x00000008;
pub const XIP_CTR_HIT_OFFSET: u32 = 0x0000000c;
pub const XIP_CTR_ACC_OFFSET: u32 = 0x00000010;
pub const XIP_STREAM_ADDR_OFFSET: u32 = 0x00000014;
pub const XIP_STREAM_CTR_OFFSET: u32 = 0x00000018;
pub const XIP_STREAM_FIFO_OFFSET: u32 = 0x0000001c;
pub const XOSC_CTRL_OFFSET: u32 = 0x00000000;
pub const XOSC_STATUS_OFFSET: u32 = 0x00000004;
pub const XOSC_DORMANT_OFFSET: u32 = 0x00000008;
pub const XOSC_STARTUP_OFFSET: u32 = 0x0000000c;
pub const XOSC_COUNT_OFFSET: u32 = 0x0000001c;
