#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x563bc06caeb0 .scope module, "FSM_tb" "FSM_tb" 2 1;
 .timescale 0 0;
v0x563bc06fcfa0_0 .var "busy", 0 0;
v0x563bc06fd0b0_0 .var "clk", 0 0;
v0x563bc06fd1c0_0 .var "data", 4 0;
v0x563bc06fd2b0_0 .net "data_s", 4 0, v0x563bc06fb210_0;  1 drivers
v0x563bc06fd3a0_0 .var "reset", 0 0;
v0x563bc06fd4e0_0 .var "tx", 0 0;
S_0x563bc06dd930 .scope module, "u_FSM" "FSM" 2 9, 3 1 0, S_0x563bc06caeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "busy";
    .port_info 3 /INPUT 1 "tx";
    .port_info 4 /INPUT 5 "data";
    .port_info 5 /OUTPUT 5 "data_s";
P_0x563bc06ddac0 .param/l "idle" 1 3 9, C4<00>;
v0x563bc06fc620_0 .net "a", 0 0, v0x563bc06fb4e0_0;  1 drivers
v0x563bc06fc6e0_0 .net "b", 0 0, v0x563bc06fc450_0;  1 drivers
v0x563bc06fc7f0_0 .net "busy", 0 0, v0x563bc06fcfa0_0;  1 drivers
v0x563bc06fc890_0 .net "c", 4 0, v0x563bc06fbf60_0;  1 drivers
v0x563bc06fc980_0 .net "clk", 0 0, v0x563bc06fd0b0_0;  1 drivers
v0x563bc06fca70_0 .net "data", 4 0, v0x563bc06fd1c0_0;  1 drivers
v0x563bc06fcb10_0 .net "data_s", 4 0, v0x563bc06fb210_0;  alias, 1 drivers
RS_0x7f21b6e190a8 .resolv tri, v0x563bc06fc0a0_0, v0x563bc06fb3b0_0;
v0x563bc06fcbe0_0 .net8 "next_state", 1 0, RS_0x7f21b6e190a8;  2 drivers
v0x563bc06fccd0_0 .net "rst", 0 0, v0x563bc06fd3a0_0;  1 drivers
v0x563bc06fce00_0 .var "state", 1 0;
v0x563bc06fcea0_0 .net "tx", 0 0, v0x563bc06fd4e0_0;  1 drivers
E_0x563bc06d9ff0 .event posedge, v0x563bc06fbda0_0;
S_0x563bc06ddc00 .scope module, "u_receiver_state" "receiver_state" 3 37, 4 1 0, S_0x563bc06dd930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "valid_i";
    .port_info 1 /INPUT 5 "data_i";
    .port_info 2 /INPUT 1 "busy";
    .port_info 3 /OUTPUT 1 "ready_o";
    .port_info 4 /OUTPUT 5 "data_s";
    .port_info 5 /INPUT 2 "state";
    .port_info 6 /OUTPUT 2 "next_state";
P_0x563bc06e1f50 .param/l "valid" 1 4 10, C4<10>;
v0x563bc06e1760_0 .net "busy", 0 0, v0x563bc06fcfa0_0;  alias, 1 drivers
v0x563bc06fb130_0 .net "data_i", 4 0, v0x563bc06fbf60_0;  alias, 1 drivers
v0x563bc06fb210_0 .var "data_s", 4 0;
v0x563bc06fb2d0_0 .net8 "next_state", 1 0, RS_0x7f21b6e190a8;  alias, 2 drivers
v0x563bc06fb3b0_0 .var "next_state_reg", 1 0;
v0x563bc06fb4e0_0 .var "ready_o", 0 0;
v0x563bc06fb5a0_0 .net "state", 1 0, v0x563bc06fce00_0;  1 drivers
v0x563bc06fb680_0 .net "valid_i", 0 0, v0x563bc06fc450_0;  alias, 1 drivers
E_0x563bc06c1250 .event anyedge, v0x563bc06fb5a0_0, v0x563bc06fb680_0, v0x563bc06fb130_0, v0x563bc06e1760_0;
S_0x563bc06fb820 .scope module, "u_transmission_state" "transmission_state" 3 25, 5 1 0, S_0x563bc06dd930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ready_i";
    .port_info 3 /INPUT 1 "tx";
    .port_info 4 /INPUT 5 "data";
    .port_info 5 /OUTPUT 1 "valid_o";
    .port_info 6 /OUTPUT 5 "data_o";
    .port_info 7 /INPUT 2 "state";
    .port_info 8 /OUTPUT 2 "next_state";
P_0x563bc06fba20 .param/l "TX" 1 5 13, C4<01>;
P_0x563bc06fba60 .param/l "idle" 1 5 12, C4<00>;
P_0x563bc06fbaa0 .param/l "valid" 1 5 14, C4<10>;
v0x563bc06fbda0_0 .net "clk", 0 0, v0x563bc06fd0b0_0;  alias, 1 drivers
v0x563bc06fbe80_0 .net "data", 4 0, v0x563bc06fd1c0_0;  alias, 1 drivers
v0x563bc06fbf60_0 .var "data_o", 4 0;
v0x563bc06fc000_0 .net8 "next_state", 1 0, RS_0x7f21b6e190a8;  alias, 2 drivers
v0x563bc06fc0a0_0 .var "next_state_reg", 1 0;
v0x563bc06fc1b0_0 .net "ready_i", 0 0, v0x563bc06fb4e0_0;  alias, 1 drivers
v0x563bc06fc250_0 .net "rst", 0 0, v0x563bc06fd3a0_0;  alias, 1 drivers
v0x563bc06fc2f0_0 .net "state", 1 0, v0x563bc06fce00_0;  alias, 1 drivers
v0x563bc06fc3b0_0 .net "tx", 0 0, v0x563bc06fd4e0_0;  alias, 1 drivers
v0x563bc06fc450_0 .var "valid_o", 0 0;
E_0x563bc06da8e0 .event anyedge, v0x563bc06fb5a0_0, v0x563bc06fc3b0_0, v0x563bc06fbe80_0, v0x563bc06fb4e0_0;
    .scope S_0x563bc06fb820;
T_0 ;
    %wait E_0x563bc06da8e0;
    %load/vec4 v0x563bc06fc2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %jmp T_0.3;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563bc06fc450_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563bc06fc0a0_0, 0, 2;
    %jmp T_0.3;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563bc06fc450_0, 0, 1;
    %load/vec4 v0x563bc06fc3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %store/vec4 v0x563bc06fc0a0_0, 0, 2;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563bc06fc450_0, 0, 1;
    %load/vec4 v0x563bc06fbe80_0;
    %store/vec4 v0x563bc06fbf60_0, 0, 5;
    %load/vec4 v0x563bc06fc1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %store/vec4 v0x563bc06fc0a0_0, 0, 2;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x563bc06ddc00;
T_1 ;
    %wait E_0x563bc06c1250;
    %load/vec4 v0x563bc06fb5a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x563bc06fb680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.4, 4;
    %load/vec4 v0x563bc06fb130_0;
    %pushi/vec4 31, 31, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x563bc06e1760_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.5, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.6, 8;
T_1.5 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.6, 8;
 ; End of false expr.
    %blend;
T_1.6;
    %pad/s 1;
    %store/vec4 v0x563bc06fb4e0_0, 0, 1;
    %load/vec4 v0x563bc06fb130_0;
    %store/vec4 v0x563bc06fb210_0, 0, 5;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563bc06fb3b0_0, 0, 2;
T_1.3 ;
    %jmp T_1.1;
T_1.1 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x563bc06dd930;
T_2 ;
    %wait E_0x563bc06d9ff0;
    %load/vec4 v0x563bc06fccd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563bc06fce00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x563bc06fcbe0_0;
    %assign/vec4 v0x563bc06fce00_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x563bc06caeb0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x563bc06fd0b0_0;
    %inv;
    %store/vec4 v0x563bc06fd0b0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x563bc06caeb0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563bc06fd0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563bc06fd3a0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x563bc06fd1c0_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563bc06fd3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563bc06fd4e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563bc06fd3a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563bc06fd4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563bc06fcfa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563bc06fcfa0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x563bc06caeb0;
T_5 ;
    %vpi_call 2 41 "$dumpfile", "temp/fsm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x563bc06caeb0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "/mnt/c/Users/Dell/Documents/git/Verilog/verilog_practice_tasks/comb-seq/FSM/tb/fsm_tb.v";
    "/mnt/c/Users/Dell/Documents/git/Verilog/verilog_practice_tasks/comb-seq/FSM/src/fsm.v";
    "/mnt/c/Users/Dell/Documents/git/Verilog/verilog_practice_tasks/comb-seq/FSM/src/rx.v";
    "/mnt/c/Users/Dell/Documents/git/Verilog/verilog_practice_tasks/comb-seq/FSM/src/tx.v";
