// Generated by CIRCT firtool-1.62.0
module alu(	// src/main/scala/test3.scala:4:7
  input        clock,	// src/main/scala/test3.scala:4:7
               reset,	// src/main/scala/test3.scala:4:7
  input  [3:0] io_a,	// src/main/scala/test3.scala:5:16
               io_b,	// src/main/scala/test3.scala:5:16
  input  [2:0] io_sel,	// src/main/scala/test3.scala:5:16
  output [3:0] io_y	// src/main/scala/test3.scala:5:16
);

  wire [7:0][3:0] _GEN =
    {{{3'h0, io_a == io_b}},
     {{3'h0, io_a < io_b}},
     {io_a ^ io_b},
     {io_a | io_b},
     {io_a & io_b},
     {{3'h0, io_a == 4'h0}},
     {io_a - io_b},
     {io_a + io_b}};	// src/main/scala/test3.scala:12:10, :14:19, :15:{28,36}, :16:{28,36}, :17:{28,31}, :18:{28,36}, :19:{28,36}, :20:{28,36}, :21:{28,40}, :22:{28,40}
  assign io_y = _GEN[io_sel];	// src/main/scala/test3.scala:4:7, :12:10, :14:19, :15:28, :16:28, :17:28, :18:28, :19:28, :20:28, :21:28, :22:28
endmodule

