{"Source Block": ["hdl/library/common/ad_sysref_gen.v@61:77@HdlStmProcess", "    sysref_en_m2 <= sysref_en_m1;\n    sysref_en_int <= sysref_en_m2;\n  end\n\n  // free running counter for periodic SYSREF generation\n  always @(posedge core_clk) begin\n    if (sysref_en_int) begin\n      counter <= (counter < SYSREF_HALFPERIOD) ? counter + 1 : 0;\n    end else begin\n      counter <= 0;\n    end\n  end\n\n  // generate SYSREF\n  always @(posedge core_clk) begin\n    if (sysref_en_int) begin\n      if (counter == SYSREF_HALFPERIOD) begin\n"], "Clone Blocks": [["hdl/library/common/ad_sysref_gen.v@54:68", "  reg           sysref_en_m1;\n  reg           sysref_en_m2;\n  reg           sysref_en_int;\n\n  // bring the enable signal to JESD core clock domain\n  always @(posedge core_clk) begin\n    sysref_en_m1 <= sysref_en;\n    sysref_en_m2 <= sysref_en_m1;\n    sysref_en_int <= sysref_en_m2;\n  end\n\n  // free running counter for periodic SYSREF generation\n  always @(posedge core_clk) begin\n    if (sysref_en_int) begin\n      counter <= (counter < SYSREF_HALFPERIOD) ? counter + 1 : 0;\n"]], "Diff Content": {"Delete": [[68, "      counter <= (counter < SYSREF_HALFPERIOD) ? counter + 1 : 0;\n"], [70, "      counter <= 0;\n"]], "Add": [[68, "      counter <= (counter < SYSREF_HALFPERIOD) ? counter + 1'b1 : 8'h0;\n"], [70, "      counter <= 8'h0;\n"]]}}