// Seed: 2664882597
`include ""
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2
);
  assign id_1 = {id_0};
  logic id_3;
  assign id_2[1] = id_3;
endmodule
