// Seed: 278224262
module module_0 (
    output supply1 id_0
    , id_11,
    input supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wand id_5,
    output wire id_6,
    output uwire id_7,
    output tri id_8,
    output uwire id_9
);
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input wand id_4,
    input wire id_5,
    input wire id_6,
    output supply1 id_7
    , id_21,
    input uwire id_8,
    output supply0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    output tri0 id_12,
    output wor id_13,
    output wor id_14,
    input wire id_15,
    input tri1 id_16,
    input wand id_17,
    input wand id_18,
    input uwire id_19
);
  assign id_1 = 1;
  module_0(
      id_0, id_15, id_19, id_8, id_19, id_18, id_14, id_12, id_14, id_7
  );
endmodule
