{"title":"PAVGB/PAVGW â€” Average Packed Integers","fields":[{"name":"Instruction Modes","value":"`PAVGB mm1, mm2/m64`\n`PAVGB xmm1, xmm2/m128`\n`PAVGW mm1, mm2/m64`\n`PAVGW xmm1, xmm2/m128`\n`VPAVGB xmm1, xmm2, xmm3/m128`\n`VPAVGW xmm1, xmm2, xmm3/m128`\n`VPAVGB ymm1, ymm2, ymm3/m256`\n`VPAVGW ymm1, ymm2, ymm3/m256`\n`VPAVGB xmm1 {k1}{z}, xmm2, xmm3/m128`\n`VPAVGB ymm1 {k1}{z}, ymm2, ymm3/m256`\n`VPAVGB zmm1 {k1}{z}, zmm2, zmm3/m512`\n`VPAVGW xmm1 {k1}{z}, xmm2, xmm3/m128`\n`VPAVGW ymm1 {k1}{z}, ymm2, ymm3/m256`\n`VPAVGW zmm1 {k1}{z}, zmm2, zmm3/m512`"},{"name":"Description","value":"Performs a SIMD average of the packed unsigned integers from the source operand (second operand) and the destination operand (first operand), and stores the results in the destination operand. For each corresponding pair of data elements in the first and second operands, the elements are added together, a 1 is added to the temporary sum, and that result is shifted right one bit position."},{"name":"\u200b","value":"The (V)PAVGB instruction operates on packed unsigned bytes and the (V)PAVGW instruction operates on packed unsigned words."},{"name":"\u200b","value":"In 64-bit mode and not encoded with VEX/EVEX, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15)."},{"name":"\u200b","value":"Legacy SSE instructions: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand can be an MMX technology register."},{"name":"\u200b","value":"128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding register destination are unmodified."},{"name":"\u200b","value":"EVEX.512 encoded version: The first source operand is a ZMM register. The second source operand is a ZMM register or a 512-bit memory location. The destination operand is a ZMM register."},{"name":"\u200b","value":"VEX.256 and EVEX.256 encoded versions: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register."},{"name":"\u200b","value":"VEX.128 and EVEX.128 encoded versions: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAXVL-1:128) of the corresponding register destination are zeroed."},{"name":"CPUID Flags","value":"SSE"}],"color":65535,"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}