Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: Relojes.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Relojes.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Relojes"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Relojes
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Anselmo-PC\Documents\Vhdl\ExamenRelojes\Relojes.vhd" into library work
Parsing entity <Relojes>.
Parsing architecture <RelojesArq> of entity <relojes>.
WARNING:HDLCompiler:1369 - "C:\Users\Anselmo-PC\Documents\Vhdl\ExamenRelojes\Relojes.vhd" Line 33: Possible infinite loop; process does not have a wait statement

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Relojes> (architecture <RelojesArq>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Anselmo-PC\Documents\Vhdl\ExamenRelojes\Relojes.vhd" Line 179: s0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Anselmo-PC\Documents\Vhdl\ExamenRelojes\Relojes.vhd" Line 189: s0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Anselmo-PC\Documents\Vhdl\ExamenRelojes\Relojes.vhd" Line 199: s0 should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Relojes>.
    Related source file is "C:\Users\Anselmo-PC\Documents\Vhdl\ExamenRelojes\Relojes.vhd".
    Found 26-bit register for signal <cnt[0]_dff_6_OUT>.
    Found 1-bit register for signal <salida_clk_DFF_28_q>.
    Found 26-bit register for signal <cnt[0]_dff_14_OUT>.
    Found 1-bit register for signal <salida_clk_DFF_29_q>.
    Found 26-bit register for signal <cnt[0]_dff_23_OUT>.
    Found 1-bit register for signal <led>.
    Found 19-bit register for signal <cntDisplay>.
    Found 2-bit register for signal <edoPresente>.
    Found 1-bit register for signal <salida_clk_DFF_1_q>.
    Found 1-bit register for signal <salida>.
    Found 1-bit register for signal <cnt<25>>.
    Found 1-bit register for signal <cnt<24>>.
    Found 1-bit register for signal <cnt<23>>.
    Found 1-bit register for signal <cnt<22>>.
    Found 1-bit register for signal <cnt<21>>.
    Found 1-bit register for signal <cnt<20>>.
    Found 1-bit register for signal <cnt<19>>.
    Found 1-bit register for signal <cnt<18>>.
    Found 1-bit register for signal <cnt<17>>.
    Found 1-bit register for signal <cnt<16>>.
    Found 1-bit register for signal <cnt<15>>.
    Found 1-bit register for signal <cnt<14>>.
    Found 1-bit register for signal <cnt<13>>.
    Found 1-bit register for signal <cnt<12>>.
    Found 1-bit register for signal <cnt<11>>.
    Found 1-bit register for signal <cnt<10>>.
    Found 1-bit register for signal <cnt<9>>.
    Found 1-bit register for signal <cnt<8>>.
    Found 1-bit register for signal <cnt<7>>.
    Found 1-bit register for signal <cnt<6>>.
    Found 1-bit register for signal <cnt<5>>.
    Found 1-bit register for signal <cnt<4>>.
    Found 1-bit register for signal <cnt<3>>.
    Found 1-bit register for signal <cnt<2>>.
    Found 1-bit register for signal <cnt<1>>.
    Found 1-bit register for signal <cnt<0>>.
    Found finite state machine <FSM_0> for signal <edoPresente>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | led (rising_edge)                              |
    | Power Up State     | d0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 26-bit adder for signal <cnt[0]_GND_6_o_add_4_OUT> created at line 48.
    Found 19-bit adder for signal <cntDisplay[0]_GND_6_o_add_41_OUT> created at line 132.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 128 D-type flip-flop(s).
	inferred  63 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Relojes> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 19-bit adder                                          : 1
 26-bit adder                                          : 1
# Registers                                            : 35
 1-bit register                                        : 31
 19-bit register                                       : 1
 26-bit register                                       : 3
# Multiplexers                                         : 63
 1-bit 2-to-1 multiplexer                              : 54
 2-bit 2-to-1 multiplexer                              : 2
 26-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Relojes>.
The following registers are absorbed into counter <cntDisplay>: 1 register on signal <cntDisplay>.
Unit <Relojes> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 26-bit adder                                          : 1
# Counters                                             : 1
 19-bit up counter                                     : 1
# Registers                                            : 109
 Flip-Flops                                            : 109
# Multiplexers                                         : 63
 1-bit 2-to-1 multiplexer                              : 54
 2-bit 2-to-1 multiplexer                              : 2
 26-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <edoPresente[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 d0    | 00
 d1    | 01
 d2    | 10
 d3    | 11
-------------------
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    cnt_25 in unit <Relojes>
    salida in unit <Relojes>
    cnt_0 in unit <Relojes>
    cnt_2 in unit <Relojes>
    cnt_3 in unit <Relojes>
    cnt_1 in unit <Relojes>
    cnt_5 in unit <Relojes>
    cnt_6 in unit <Relojes>
    cnt_4 in unit <Relojes>
    cnt_8 in unit <Relojes>
    cnt_9 in unit <Relojes>
    cnt_7 in unit <Relojes>
    cnt_11 in unit <Relojes>
    cnt_12 in unit <Relojes>
    cnt_10 in unit <Relojes>
    cnt_14 in unit <Relojes>
    cnt_15 in unit <Relojes>
    cnt_13 in unit <Relojes>
    cnt_17 in unit <Relojes>
    cnt_18 in unit <Relojes>
    cnt_16 in unit <Relojes>
    cnt_20 in unit <Relojes>
    cnt_21 in unit <Relojes>
    cnt_19 in unit <Relojes>
    cnt_22 in unit <Relojes>
    cnt_23 in unit <Relojes>
    cnt_24 in unit <Relojes>


Optimizing unit <Relojes> ...
INFO:Xst:2261 - The FF/Latch <_i000025_12> in Unit <Relojes> is equivalent to the following FF/Latch, which will be removed : <_i000034_12> 
INFO:Xst:2261 - The FF/Latch <_i000025_20> in Unit <Relojes> is equivalent to the following FF/Latch, which will be removed : <_i000034_20> 
INFO:Xst:2261 - The FF/Latch <_i000025_21> in Unit <Relojes> is equivalent to the following FF/Latch, which will be removed : <_i000034_21> 
INFO:Xst:2261 - The FF/Latch <_i000025_23> in Unit <Relojes> is equivalent to the following FF/Latch, which will be removed : <_i000034_23> 
INFO:Xst:2261 - The FF/Latch <_i000025_25> in Unit <Relojes> is equivalent to the following FF/Latch, which will be removed : <_i000034_25> 
INFO:Xst:2261 - The FF/Latch <_i000016_1> in Unit <Relojes> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000025_1> <_i000034_1> 
INFO:Xst:2261 - The FF/Latch <_i000016_2> in Unit <Relojes> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000025_2> <_i000034_2> 
INFO:Xst:2261 - The FF/Latch <_i000016_3> in Unit <Relojes> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000025_3> <_i000034_3> 
INFO:Xst:2261 - The FF/Latch <_i000016_4> in Unit <Relojes> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000025_4> <_i000034_4> 
INFO:Xst:2261 - The FF/Latch <_i000016_5> in Unit <Relojes> is equivalent to the following FF/Latch, which will be removed : <_i000025_5> 
INFO:Xst:2261 - The FF/Latch <_i000016_6> in Unit <Relojes> is equivalent to the following FF/Latch, which will be removed : <_i000034_6> 
INFO:Xst:2261 - The FF/Latch <_i000016_9> in Unit <Relojes> is equivalent to the following FF/Latch, which will be removed : <_i000034_9> 
INFO:Xst:2261 - The FF/Latch <_i000016_10> in Unit <Relojes> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000025_10> <_i000034_10> 
INFO:Xst:2261 - The FF/Latch <_i000016_11> in Unit <Relojes> is equivalent to the following FF/Latch, which will be removed : <_i000034_11> 
INFO:Xst:2261 - The FF/Latch <_i000016_16> in Unit <Relojes> is equivalent to the following FF/Latch, which will be removed : <_i000025_16> 
INFO:Xst:2261 - The FF/Latch <_i000016_24> in Unit <Relojes> is equivalent to the following 2 FFs/Latches, which will be removed : <_i000025_24> <_i000034_24> 
INFO:Xst:2261 - The FF/Latch <_i000025_7> in Unit <Relojes> is equivalent to the following FF/Latch, which will be removed : <_i000034_7> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Relojes, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 134
 Flip-Flops                                            : 134

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Relojes.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 364
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 43
#      LUT2                        : 60
#      LUT3                        : 47
#      LUT4                        : 29
#      LUT5                        : 31
#      LUT6                        : 63
#      MUXCY                       : 43
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 161
#      FD                          : 60
#      FDC                         : 27
#      FDP                         : 27
#      FDR                         : 20
#      LDC                         : 27
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 3
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             161  out of  18224     0%  
 Number of Slice LUTs:                  274  out of   9112     3%  
    Number used as Logic:               274  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    328
   Number with an unused Flip Flop:     167  out of    328    50%  
   Number with an unused LUT:            54  out of    328    16%  
   Number of fully used LUT-FF pairs:   107  out of    328    32%  
   Number of unique control sets:        84

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+---------------------------+-------+
Clock Signal                             | Clock buffer(FF name)     | Load  |
-----------------------------------------+---------------------------+-------+
led_OBUF                                 | NONE(edoPresente_FSM_FFd2)| 2     |
clk                                      | BUFGP                     | 132   |
s0_cnt[0]_AND_11_o(s0_cnt[0]_AND_11_o1:O)| NONE(*)(cnt_24_LDC)       | 1     |
s0_cnt[0]_AND_13_o(s0_cnt[0]_AND_13_o1:O)| NONE(*)(cnt_23_LDC)       | 1     |
s0_cnt[0]_AND_15_o(s0_cnt[0]_AND_15_o1:O)| NONE(*)(cnt_22_LDC)       | 1     |
s0_cnt[0]_AND_21_o(s0_cnt[0]_AND_21_o1:O)| NONE(*)(cnt_19_LDC)       | 1     |
s0_cnt[0]_AND_17_o(s0_cnt[0]_AND_17_o1:O)| NONE(*)(cnt_21_LDC)       | 1     |
s0_cnt[0]_AND_19_o(s0_cnt[0]_AND_19_o1:O)| NONE(*)(cnt_20_LDC)       | 1     |
s0_cnt[0]_AND_27_o(s0_cnt[0]_AND_27_o1:O)| NONE(*)(cnt_16_LDC)       | 1     |
s0_cnt[0]_AND_23_o(s0_cnt[0]_AND_23_o1:O)| NONE(*)(cnt_18_LDC)       | 1     |
s0_cnt[0]_AND_25_o(s0_cnt[0]_AND_25_o1:O)| NONE(*)(cnt_17_LDC)       | 1     |
s0_cnt[0]_AND_33_o(s0_cnt[0]_AND_33_o1:O)| NONE(*)(cnt_13_LDC)       | 1     |
s0_cnt[0]_AND_29_o(s0_cnt[0]_AND_29_o1:O)| NONE(*)(cnt_15_LDC)       | 1     |
s0_cnt[0]_AND_31_o(s0_cnt[0]_AND_31_o1:O)| NONE(*)(cnt_14_LDC)       | 1     |
s0_cnt[0]_AND_39_o(s0_cnt[0]_AND_39_o1:O)| NONE(*)(cnt_10_LDC)       | 1     |
s0_cnt[0]_AND_35_o(s0_cnt[0]_AND_35_o1:O)| NONE(*)(cnt_12_LDC)       | 1     |
s0_cnt[0]_AND_37_o(s0_cnt[0]_AND_37_o1:O)| NONE(*)(cnt_11_LDC)       | 1     |
s0_cnt[0]_AND_45_o(s0_cnt[0]_AND_45_o1:O)| NONE(*)(cnt_7_LDC)        | 1     |
s0_cnt[0]_AND_41_o(s0_cnt[0]_AND_41_o1:O)| NONE(*)(cnt_9_LDC)        | 1     |
s0_cnt[0]_AND_43_o(s0_cnt[0]_AND_43_o1:O)| NONE(*)(cnt_8_LDC)        | 1     |
s0_cnt[0]_AND_51_o(s0_cnt[0]_AND_51_o1:O)| NONE(*)(cnt_4_LDC)        | 1     |
s0_cnt[0]_AND_47_o(s0_cnt[0]_AND_47_o1:O)| NONE(*)(cnt_6_LDC)        | 1     |
s0_cnt[0]_AND_49_o(s0_cnt[0]_AND_49_o1:O)| NONE(*)(cnt_5_LDC)        | 1     |
s0_cnt[0]_AND_57_o(s0_cnt[0]_AND_57_o1:O)| NONE(*)(cnt_1_LDC)        | 1     |
s0_cnt[0]_AND_53_o(s0_cnt[0]_AND_53_o1:O)| NONE(*)(cnt_3_LDC)        | 1     |
s0_cnt[0]_AND_55_o(s0_cnt[0]_AND_55_o1:O)| NONE(*)(cnt_2_LDC)        | 1     |
s0_cnt[0]_AND_59_o(s0_cnt[0]_AND_59_o1:O)| NONE(*)(cnt_0_LDC)        | 1     |
s0_cnt[0]_AND_9_o(s0_cnt[0]_AND_9_o1:O)  | NONE(*)(cnt_25_LDC)       | 1     |
s0_salida_AND_7_o(s0_salida_AND_7_o1:O)  | NONE(*)(salida_LDC)       | 1     |
-----------------------------------------+---------------------------+-------+
(*) These 27 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.990ns (Maximum Frequency: 200.407MHz)
   Minimum input arrival time before clock: 4.429ns
   Maximum output required time after clock: 4.968ns
   Maximum combinational path delay: 6.456ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'led_OBUF'
  Clock period: 1.865ns (frequency: 536.107MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.865ns (Levels of Logic = 1)
  Source:            edoPresente_FSM_FFd1 (FF)
  Destination:       edoPresente_FSM_FFd1 (FF)
  Source Clock:      led_OBUF rising
  Destination Clock: led_OBUF rising

  Data Path: edoPresente_FSM_FFd1 to edoPresente_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   1.111  edoPresente_FSM_FFd1 (edoPresente_FSM_FFd1)
     LUT3:I0->O            1   0.205   0.000  edoPresente_FSM_FFd1-In1 (edoPresente_FSM_FFd1-In)
     FD:D                      0.102          edoPresente_FSM_FFd1
    ----------------------------------------
    Total                      1.865ns (0.754ns logic, 1.111ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.990ns (frequency: 200.407MHz)
  Total number of paths / destination ports: 9778 / 206
-------------------------------------------------------------------------
Delay:               4.990ns (Levels of Logic = 4)
  Source:            cnt_19_C_19 (FF)
  Destination:       cnt_24_C_24 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_19_C_19 to cnt_24_C_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.684  cnt_19_C_19 (cnt_19_C_19)
     LUT3:I1->O            7   0.203   1.138  cnt_191 (cnt_19)
     LUT6:I0->O            2   0.203   0.845  _n0304_inv1_SW2 (N65)
     LUT6:I3->O           14   0.205   0.958  GND_6_o_GND_6_o_equal_17_o<0>1 (GND_6_o_GND_6_o_equal_17_o<0>1)
     LUT6:I5->O            2   0.205   0.000  Mmux_cnt[0]_GND_6_o_mux_30_OUT261 (cnt[0]_GND_6_o_mux_30_OUT<9>)
     FDC:D                     0.102          cnt_9_C_9
    ----------------------------------------
    Total                      4.990ns (1.365ns logic, 3.625ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'led_OBUF'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.248ns (Levels of Logic = 2)
  Source:            x (PAD)
  Destination:       edoPresente_FSM_FFd2 (FF)
  Destination Clock: led_OBUF rising

  Data Path: x to edoPresente_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  x_IBUF (x_IBUF)
     LUT2:I0->O            1   0.203   0.000  edoPresente_FSM_FFd2-In1 (edoPresente_FSM_FFd2-In)
     FD:D                      0.102          edoPresente_FSM_FFd2
    ----------------------------------------
    Total                      2.248ns (1.527ns logic, 0.721ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_11_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.189ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_24_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_11_o falling

  Data Path: s0 to cnt_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.718  s0_IBUF (seg_0_OBUF)
     LUT3:I1->O            2   0.203   0.616  s0_cnt[0]_AND_12_o1 (s0_cnt[0]_AND_12_o)
     LDC:CLR                   0.430          cnt_24_LDC
    ----------------------------------------
    Total                      4.189ns (1.855ns logic, 2.334ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 108 / 54
-------------------------------------------------------------------------
Offset:              4.429ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_22_C_22 (FF)
  Destination Clock: clk rising

  Data Path: s0 to cnt_22_C_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.958  s0_IBUF (seg_0_OBUF)
     LUT5:I0->O            2   0.203   0.616  s0_cnt[0]_AND_16_o1 (s0_cnt[0]_AND_16_o)
     FDC:CLR                   0.430          cnt_22_C_22
    ----------------------------------------
    Total                      4.429ns (1.855ns logic, 2.574ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_13_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.315ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_23_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_13_o falling

  Data Path: s0 to cnt_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.842  s0_IBUF (seg_0_OBUF)
     LUT4:I1->O            2   0.205   0.616  s0_cnt[0]_AND_14_o1 (s0_cnt[0]_AND_14_o)
     LDC:CLR                   0.430          cnt_23_LDC
    ----------------------------------------
    Total                      4.315ns (1.857ns logic, 2.458ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_15_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.429ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_22_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_15_o falling

  Data Path: s0 to cnt_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.958  s0_IBUF (seg_0_OBUF)
     LUT5:I0->O            2   0.203   0.616  s0_cnt[0]_AND_16_o1 (s0_cnt[0]_AND_16_o)
     LDC:CLR                   0.430          cnt_22_LDC
    ----------------------------------------
    Total                      4.429ns (1.855ns logic, 2.574ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_21_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.429ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_19_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_21_o falling

  Data Path: s0 to cnt_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.958  s0_IBUF (seg_0_OBUF)
     LUT5:I0->O            2   0.203   0.616  s0_cnt[0]_AND_22_o1 (s0_cnt[0]_AND_22_o)
     LDC:CLR                   0.430          cnt_19_LDC
    ----------------------------------------
    Total                      4.429ns (1.855ns logic, 2.574ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_17_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.315ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_21_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_17_o falling

  Data Path: s0 to cnt_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.842  s0_IBUF (seg_0_OBUF)
     LUT4:I1->O            2   0.205   0.616  s0_cnt[0]_AND_18_o1 (s0_cnt[0]_AND_18_o)
     LDC:CLR                   0.430          cnt_21_LDC
    ----------------------------------------
    Total                      4.315ns (1.857ns logic, 2.458ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_19_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.315ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_20_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_19_o falling

  Data Path: s0 to cnt_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.842  s0_IBUF (seg_0_OBUF)
     LUT4:I1->O            2   0.205   0.616  s0_cnt[0]_AND_20_o1 (s0_cnt[0]_AND_20_o)
     LDC:CLR                   0.430          cnt_20_LDC
    ----------------------------------------
    Total                      4.315ns (1.857ns logic, 2.458ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_27_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.332ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_16_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_27_o falling

  Data Path: s0 to cnt_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.861  s0_IBUF (seg_0_OBUF)
     LUT4:I0->O            2   0.203   0.616  s0_cnt[0]_AND_28_o1 (s0_cnt[0]_AND_28_o)
     LDC:CLR                   0.430          cnt_16_LDC
    ----------------------------------------
    Total                      4.332ns (1.855ns logic, 2.477ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_23_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.429ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_18_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_23_o falling

  Data Path: s0 to cnt_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.958  s0_IBUF (seg_0_OBUF)
     LUT5:I0->O            2   0.203   0.616  s0_cnt[0]_AND_24_o1 (s0_cnt[0]_AND_24_o)
     LDC:CLR                   0.430          cnt_18_LDC
    ----------------------------------------
    Total                      4.429ns (1.855ns logic, 2.574ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_25_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.429ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_17_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_25_o falling

  Data Path: s0 to cnt_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.958  s0_IBUF (seg_0_OBUF)
     LUT5:I0->O            2   0.203   0.616  s0_cnt[0]_AND_26_o1 (s0_cnt[0]_AND_26_o)
     LDC:CLR                   0.430          cnt_17_LDC
    ----------------------------------------
    Total                      4.429ns (1.855ns logic, 2.574ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_33_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.429ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_13_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_33_o falling

  Data Path: s0 to cnt_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.958  s0_IBUF (seg_0_OBUF)
     LUT5:I0->O            2   0.203   0.616  s0_cnt[0]_AND_34_o1 (s0_cnt[0]_AND_34_o)
     LDC:CLR                   0.430          cnt_13_LDC
    ----------------------------------------
    Total                      4.429ns (1.855ns logic, 2.574ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_29_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.429ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_15_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_29_o falling

  Data Path: s0 to cnt_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.958  s0_IBUF (seg_0_OBUF)
     LUT5:I0->O            2   0.203   0.616  s0_cnt[0]_AND_30_o1 (s0_cnt[0]_AND_30_o)
     LDC:CLR                   0.430          cnt_15_LDC
    ----------------------------------------
    Total                      4.429ns (1.855ns logic, 2.574ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_31_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.429ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_14_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_31_o falling

  Data Path: s0 to cnt_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.958  s0_IBUF (seg_0_OBUF)
     LUT5:I0->O            2   0.203   0.616  s0_cnt[0]_AND_32_o1 (s0_cnt[0]_AND_32_o)
     LDC:CLR                   0.430          cnt_14_LDC
    ----------------------------------------
    Total                      4.429ns (1.855ns logic, 2.574ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_39_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.189ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_10_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_39_o falling

  Data Path: s0 to cnt_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.718  s0_IBUF (seg_0_OBUF)
     LUT3:I1->O            2   0.203   0.616  s0_cnt[0]_AND_40_o1 (s0_cnt[0]_AND_40_o)
     LDC:CLR                   0.430          cnt_10_LDC
    ----------------------------------------
    Total                      4.189ns (1.855ns logic, 2.334ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_35_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.315ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_12_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_35_o falling

  Data Path: s0 to cnt_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.842  s0_IBUF (seg_0_OBUF)
     LUT4:I1->O            2   0.205   0.616  s0_cnt[0]_AND_36_o1 (s0_cnt[0]_AND_36_o)
     LDC:CLR                   0.430          cnt_12_LDC
    ----------------------------------------
    Total                      4.315ns (1.857ns logic, 2.458ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_37_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.332ns (Levels of Logic = 2)
  Source:            s1 (PAD)
  Destination:       cnt_11_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_37_o falling

  Data Path: s1 to cnt_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.861  s1_IBUF (seg_1_OBUF)
     LUT4:I0->O            2   0.203   0.616  s0_cnt[0]_AND_38_o1 (s0_cnt[0]_AND_38_o)
     LDC:CLR                   0.430          cnt_11_LDC
    ----------------------------------------
    Total                      4.332ns (1.855ns logic, 2.477ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_45_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.315ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_7_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_45_o falling

  Data Path: s0 to cnt_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.842  s0_IBUF (seg_0_OBUF)
     LUT4:I1->O            2   0.205   0.616  s0_cnt[0]_AND_46_o1 (s0_cnt[0]_AND_46_o)
     LDC:CLR                   0.430          cnt_7_LDC
    ----------------------------------------
    Total                      4.315ns (1.857ns logic, 2.458ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_41_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.332ns (Levels of Logic = 2)
  Source:            s1 (PAD)
  Destination:       cnt_9_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_41_o falling

  Data Path: s1 to cnt_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.861  s1_IBUF (seg_1_OBUF)
     LUT4:I0->O            2   0.203   0.616  s0_cnt[0]_AND_42_o1 (s0_cnt[0]_AND_42_o)
     LDC:CLR                   0.430          cnt_9_LDC
    ----------------------------------------
    Total                      4.332ns (1.855ns logic, 2.477ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_43_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.429ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_8_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_43_o falling

  Data Path: s0 to cnt_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.958  s0_IBUF (seg_0_OBUF)
     LUT5:I0->O            2   0.203   0.616  s0_cnt[0]_AND_44_o1 (s0_cnt[0]_AND_44_o)
     LDC:CLR                   0.430          cnt_8_LDC
    ----------------------------------------
    Total                      4.429ns (1.855ns logic, 2.574ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_51_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.189ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_4_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_51_o falling

  Data Path: s0 to cnt_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.718  s0_IBUF (seg_0_OBUF)
     LUT3:I1->O            2   0.203   0.616  s0_cnt[0]_AND_52_o1 (s0_cnt[0]_AND_52_o)
     LDC:CLR                   0.430          cnt_4_LDC
    ----------------------------------------
    Total                      4.189ns (1.855ns logic, 2.334ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_47_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.332ns (Levels of Logic = 2)
  Source:            s1 (PAD)
  Destination:       cnt_6_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_47_o falling

  Data Path: s1 to cnt_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.861  s1_IBUF (seg_1_OBUF)
     LUT4:I0->O            2   0.203   0.616  s0_cnt[0]_AND_48_o1 (s0_cnt[0]_AND_48_o)
     LDC:CLR                   0.430          cnt_6_LDC
    ----------------------------------------
    Total                      4.332ns (1.855ns logic, 2.477ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_49_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.332ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_5_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_49_o falling

  Data Path: s0 to cnt_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.861  s0_IBUF (seg_0_OBUF)
     LUT4:I0->O            2   0.203   0.616  s0_cnt[0]_AND_50_o1 (s0_cnt[0]_AND_50_o)
     LDC:CLR                   0.430          cnt_5_LDC
    ----------------------------------------
    Total                      4.332ns (1.855ns logic, 2.477ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_57_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.189ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_1_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_57_o falling

  Data Path: s0 to cnt_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.718  s0_IBUF (seg_0_OBUF)
     LUT3:I1->O            2   0.203   0.616  s0_cnt[0]_AND_58_o1 (s0_cnt[0]_AND_58_o)
     LDC:CLR                   0.430          cnt_1_LDC
    ----------------------------------------
    Total                      4.189ns (1.855ns logic, 2.334ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_53_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.189ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_3_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_53_o falling

  Data Path: s0 to cnt_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.718  s0_IBUF (seg_0_OBUF)
     LUT3:I1->O            2   0.203   0.616  s0_cnt[0]_AND_54_o1 (s0_cnt[0]_AND_54_o)
     LDC:CLR                   0.430          cnt_3_LDC
    ----------------------------------------
    Total                      4.189ns (1.855ns logic, 2.334ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_55_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.189ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_2_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_55_o falling

  Data Path: s0 to cnt_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.718  s0_IBUF (seg_0_OBUF)
     LUT3:I1->O            2   0.203   0.616  s0_cnt[0]_AND_56_o1 (s0_cnt[0]_AND_56_o)
     LDC:CLR                   0.430          cnt_2_LDC
    ----------------------------------------
    Total                      4.189ns (1.855ns logic, 2.334ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_59_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.429ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_0_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_59_o falling

  Data Path: s0 to cnt_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.958  s0_IBUF (seg_0_OBUF)
     LUT5:I0->O            2   0.203   0.616  s0_cnt[0]_AND_60_o1 (s0_cnt[0]_AND_60_o)
     LDC:CLR                   0.430          cnt_0_LDC
    ----------------------------------------
    Total                      4.429ns (1.855ns logic, 2.574ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_cnt[0]_AND_9_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.315ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       cnt_25_LDC (LATCH)
  Destination Clock: s0_cnt[0]_AND_9_o falling

  Data Path: s0 to cnt_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.842  s0_IBUF (seg_0_OBUF)
     LUT4:I1->O            2   0.205   0.616  s0_cnt[0]_AND_10_o1 (s0_cnt[0]_AND_10_o)
     LDC:CLR                   0.430          cnt_25_LDC
    ----------------------------------------
    Total                      4.315ns (1.857ns logic, 2.458ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0_salida_AND_7_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.429ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       salida_LDC (LATCH)
  Destination Clock: s0_salida_AND_7_o falling

  Data Path: s0 to salida_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.958  s0_IBUF (seg_0_OBUF)
     LUT5:I0->O            2   0.203   0.616  s0_salida_AND_8_o1 (s0_salida_AND_8_o)
     LDC:CLR                   0.430          salida_LDC
    ----------------------------------------
    Total                      4.429ns (1.855ns logic, 2.574ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'led_OBUF'
  Total number of paths / destination ports: 24 / 13
-------------------------------------------------------------------------
Offset:              4.968ns (Levels of Logic = 2)
  Source:            edoPresente_FSM_FFd1 (FF)
  Destination:       dis0<5> (PAD)
  Source Clock:      led_OBUF rising

  Data Path: edoPresente_FSM_FFd1 to dis0<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   1.130  edoPresente_FSM_FFd1 (edoPresente_FSM_FFd1)
     LUT4:I0->O            2   0.203   0.616  dis0<3>1 (dis0_3_OBUF)
     OBUF:I->O                 2.571          dis0_3_OBUF (dis0<3>)
    ----------------------------------------
    Total                      4.968ns (3.221ns logic, 1.747ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              4.656ns (Levels of Logic = 2)
  Source:            salida_C (FF)
  Destination:       salida (PAD)
  Source Clock:      clk rising

  Data Path: salida_C to salida
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.721  salida_C (salida_C)
     LUT3:I1->O            5   0.203   0.714  salida1 (salida_OBUF)
     OBUF:I->O                 2.571          salida_OBUF (salida)
    ----------------------------------------
    Total                      4.656ns (3.221ns logic, 1.435ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's0_salida_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.833ns (Levels of Logic = 2)
  Source:            salida_LDC (LATCH)
  Destination:       salida (PAD)
  Source Clock:      s0_salida_AND_7_o falling

  Data Path: salida_LDC to salida
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  salida_LDC (salida_LDC)
     LUT3:I0->O            5   0.205   0.714  salida1 (salida_OBUF)
     OBUF:I->O                 2.571          salida_OBUF (salida)
    ----------------------------------------
    Total                      4.833ns (3.274ns logic, 1.559ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 9
-------------------------------------------------------------------------
Delay:               6.456ns (Levels of Logic = 3)
  Source:            s1 (PAD)
  Destination:       dis0<5> (PAD)

  Data Path: s1 to dis0<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.222   1.842  s1_IBUF (seg_1_OBUF)
     LUT4:I1->O            2   0.205   0.616  dis0<3>1 (dis0_3_OBUF)
     OBUF:I->O                 2.571          dis0_3_OBUF (dis0<3>)
    ----------------------------------------
    Total                      6.456ns (3.998ns logic, 2.458ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |    4.990|         |         |         |
s0_cnt[0]_AND_11_o|         |    5.059|         |         |
s0_cnt[0]_AND_13_o|         |    5.165|         |         |
s0_cnt[0]_AND_15_o|         |    4.975|         |         |
s0_cnt[0]_AND_17_o|         |    4.992|         |         |
s0_cnt[0]_AND_19_o|         |    5.153|         |         |
s0_cnt[0]_AND_21_o|         |    5.167|         |         |
s0_cnt[0]_AND_23_o|         |    5.135|         |         |
s0_cnt[0]_AND_25_o|         |    5.138|         |         |
s0_cnt[0]_AND_27_o|         |    4.928|         |         |
s0_cnt[0]_AND_29_o|         |    5.054|         |         |
s0_cnt[0]_AND_31_o|         |    5.126|         |         |
s0_cnt[0]_AND_33_o|         |    5.152|         |         |
s0_cnt[0]_AND_35_o|         |    5.067|         |         |
s0_cnt[0]_AND_37_o|         |    5.068|         |         |
s0_cnt[0]_AND_39_o|         |    5.147|         |         |
s0_cnt[0]_AND_41_o|         |    5.126|         |         |
s0_cnt[0]_AND_43_o|         |    4.927|         |         |
s0_cnt[0]_AND_45_o|         |    5.076|         |         |
s0_cnt[0]_AND_47_o|         |    4.968|         |         |
s0_cnt[0]_AND_49_o|         |    5.062|         |         |
s0_cnt[0]_AND_51_o|         |    5.079|         |         |
s0_cnt[0]_AND_53_o|         |    4.888|         |         |
s0_cnt[0]_AND_55_o|         |    5.014|         |         |
s0_cnt[0]_AND_57_o|         |    4.963|         |         |
s0_cnt[0]_AND_59_o|         |    4.898|         |         |
s0_cnt[0]_AND_9_o |         |    4.871|         |         |
s0_salida_AND_7_o |         |    2.932|         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock led_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
led_OBUF       |    1.865|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_11_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_13_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.561|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.561|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_19_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.561|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_21_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_23_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_25_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_27_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_35_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.561|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_37_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_39_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_41_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_43_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_45_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.561|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_47_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_49_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_51_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_53_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_55_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_57_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_59_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.544|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_cnt[0]_AND_9_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.561|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0_salida_AND_7_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.544|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.26 secs
 
--> 

Total memory usage is 299424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :   18 (   0 filtered)

