#include <iterator>
#include <numeric>

#include "mlir/Analysis/SliceAnalysis.h"
#include "mlir/Support/LLVM.h"
#include "triton/Analysis/AxisInfo.h"
#include "triton/Dialect/Triton/IR/Utility.h"
#include "triton/Dialect/TritonGPU/IR/Dialect.h"
#include "triton/Dialect/TritonGPU/Transforms/CoalesceUtils.h"
#include "triton/Dialect/TritonGPU/Transforms/Passes.h"
#include "triton/Dialect/TritonGPU/Transforms/Utility.h"
#include "triton/Tools/StrUtil.h"
#include "triton/Tools/Sys/GetEnv.h"
#include "llvm/Support/Debug.h"

#define DEBUG_TYPE "tritongpu-coalesce"
#define DBGS() (llvm::dbgs() << "[" DEBUG_TYPE "]: ")
#define LDBG(X) LLVM_DEBUG(DBGS() << X << "\n")

namespace mlir {
namespace triton {
namespace gpu {

#define GEN_PASS_DEF_TRITONGPUCOALESCE
#include "triton/Dialect/TritonGPU/Transforms/Passes.h.inc"

// Descriptor load/stores don't need to consider L1 coalescing but the
// destination layout will affect the shared memory load/store generated. So we
// still want to allow vectorization for the src/destination layout up to
// 16bytes.
static Attribute pickDescriptorLoadStoreLayout(int numWarps, int threadsPerWarp,
                                               RankedTensorType type) {
  auto shapePerCTA = triton::gpu::getShapePerCTA(type);
  int numElems = product<int64_t>(shapePerCTA);
  int numThreads = numWarps * threadsPerWarp;
  int numElemsPerThread = std::max(numElems / numThreads, 1);

  int maxVectorSize = 128 / type.getElementTypeBitWidth();

  int vectorSize = std::min(numElemsPerThread, maxVectorSize);
  SmallVector<unsigned> sizePerThread(type.getRank(), 1);
  sizePerThread.back() = vectorSize;

  SmallVector<unsigned> order =
      getMatrixOrder(type.getRank(), /*rowMajor*/ true);
  auto cgaLayout = triton::gpu::getCGALayout(type.getEncoding());

  Attribute layout = triton::gpu::BlockedEncodingAttr::get(
      type.getContext(), type.getShape(), sizePerThread, order, numWarps,
      threadsPerWarp, cgaLayout);
  return layout;
}

static void pickDescriptorLoadStoreLayout(
    ModuleOp moduleOp, llvm::MapVector<Operation *, Attribute> &layoutMap) {
  int threadsPerWarp = TritonGPUDialect::getThreadsPerWarp(moduleOp);
  moduleOp.walk([&](Operation *op) {
    int numWarps = lookupNumWarps(op);
    if (auto load = dyn_cast<DescriptorOpInterface>(op)) {
      if (load->getNumResults() == 1)
        layoutMap[op] = pickDescriptorLoadStoreLayout(
            numWarps, threadsPerWarp,
            cast<RankedTensorType>(load->getResult(0).getType()));
    }
    if (auto store = dyn_cast<DescriptorStoreLikeOpInterface>(op)) {
      layoutMap[op] = pickDescriptorLoadStoreLayout(numWarps, threadsPerWarp,
                                                    store.getSrc().getType());
    }
  });
}

struct CoalescePass : public impl::TritonGPUCoalesceBase<CoalescePass> {
  using impl::TritonGPUCoalesceBase<CoalescePass>::TritonGPUCoalesceBase;

  static Type getNewType(Type type, Attribute encoding) {
    RankedTensorType tensorType = cast<RankedTensorType>(type);
    return tensorType.cloneWithEncoding(encoding);
  }

  void runOnOperation() override {
    // Run axis info analysis
    ModuleOp moduleOp = getOperation();

    // Modular layouts can have multiple physical slots for one logical tensor
    // element. Loads and stores tolerate equivalent duplicate values, but an
    // atomic would apply the update more than once. Reject until lowering can
    // predicate a canonical representative for every modular alias class.
    if (triton::tools::getBoolEnv("TRITON_ALLOW_NPOT")) {
      bool hasUnsupportedAtomic = false;
      moduleOp.walk([&](Operation *op) {
        if (!isa<triton::AtomicRMWOp, triton::AtomicCASOp>(op))
          return;
        Value ptr = getMemAccessPtr(op);
        auto type = dyn_cast<RankedTensorType>(ptr.getType());
        if (!type || llvm::all_of(type.getShape(), [](int64_t dim) {
              return llvm::isPowerOf2_64(dim);
            }))
          return;
        op->emitError("NPOT atomic operations are not yet supported with "
                      "modular tensor layouts");
        hasUnsupportedAtomic = true;
      });
      if (hasUnsupportedAtomic) {
        signalPassFailure();
        return;
      }
    }

    ModuleAxisInfoAnalysis axisInfoAnalysis(moduleOp);

    // For each i/o operation, we determine what layout
    // the pointers should have for best memory coalescing
    llvm::MapVector<Operation *, Attribute> layoutMap;
    int threadsPerWarp = TritonGPUDialect::getThreadsPerWarp(moduleOp);
    moduleOp.walk([&](Operation *curr) {
      Value ptr = getMemAccessPtr(curr);
      if (ptr) {
        // Handle global memory operations (load/store/atomic)
        // We only convert `tensor<tt.ptr<>>` load/store
        bool isPtrTensor = false;
        if (auto tensorType = dyn_cast<RankedTensorType>(ptr.getType()))
          isPtrTensor = isa<PointerType>(tensorType.getElementType());
        if (!isPtrTensor)
          return;
      } else if (auto localLoad = dyn_cast<triton::gpu::LocalLoadOp>(curr)) {
        // Handle local_load - we assume full contiguity for shared memory reads
        auto resultType =
            dyn_cast<RankedTensorType>(localLoad.getResult().getType());
        if (!resultType)
          return;
        // Respect a user-pinned result layout: don't coalesce it to a "full
        // contiguity" blocked layout -- the user chose this register layout on
        // purpose. The pin (PinnedEncodingTrait) may sit under a
        // #tlx.no_verify_layout wrapper here (peeled later by
        // resolve-placeholder).
        if (containsPinnedEncoding(resultType.getEncoding()))
          return;
      } else {
        // Not a memory operation we handle
        return;
      }

      int numWarps = lookupNumWarps(curr);

      if (auto localLoad = dyn_cast<triton::gpu::LocalLoadOp>(curr)) {
        // Meta-local: handle local_load with full contiguity assumption
        auto resultType =
            cast<RankedTensorType>(localLoad.getResult().getType());
        SmallVector<unsigned> order(resultType.getRank());
        std::iota(order.rbegin(), order.rend(), 0);

        auto shapePerCTA = triton::gpu::getShapePerCTA(resultType);
        int numElems = product<int64_t>(shapePerCTA);
        int numThreads = numWarps * threadsPerWarp;
        int elemBits = resultType.getElementTypeBitWidth();
        int maxPerThread = 128 / elemBits;
        unsigned perThread = std::min<int>(
            maxPerThread, std::max<int>(numElems / numThreads, 1));

        SmallVector<unsigned> sizePerThread(resultType.getRank(), 1);
        sizePerThread[order[0]] = perThread;
        auto CGALayout = triton::gpu::getCGALayout(resultType.getEncoding());
        layoutMap[curr] = triton::gpu::BlockedEncodingAttr::get(
            &getContext(), resultType.getShape(), sizePerThread, order,
            numWarps, threadsPerWarp, CGALayout);
      } else {
        // Respect a user-pinned store value layout. A tt.store has no result to
        // carry a PinnedEncodingTrait, so the pin rides on the value operand,
        // wrapped as #tlx.no_verify_layout(#tlx.user_layout): the outer
        // no-verify defers store operand-layout verification until
        // resolve-placeholder-layouts peels it, and it is still present here
        // because coalesce runs before that pass. Find the pin
        // (hasRecursivePin), then store in the peeled concrete layout instead
        // of a freshly-coalesced one: convertDistributedOpEncoding then
        // converts ptr/mask to match, the value's bridging convert folds away,
        // and the user's chosen store layout survives to codegen (AMD
        // OptimizeEpilogue leaves it alone since it is no longer a #blocked
        // store).
        Attribute pinned;
        if (auto store = dyn_cast<triton::StoreOp>(curr)) {
          if (auto vt =
                  dyn_cast<RankedTensorType>(store.getValue().getType())) {
            if (containsPinnedEncoding(vt.getEncoding())) {
              Attribute concrete = triton::unwrapTlxWrappers(vt.getEncoding());
              if (isa_and_nonnull<DistributedEncodingTrait>(concrete))
                pinned = concrete;
            }
          }
        }
        if (pinned) {
          layoutMap[curr] = pinned;
        } else {
          auto tensorType = cast<RankedTensorType>(ptr.getType());
          CGAEncodingAttr cgaLayout = getCGALayout(tensorType.getEncoding());
          SmallVector<int64_t> shapePerCTA = getShapePerCTA(tensorType);
          auto layout = buildCoalescedEncoding(axisInfoAnalysis, curr, numWarps,
                                               threadsPerWarp, cgaLayout,
                                               shapePerCTA, maxVecBits);
          layoutMap[curr] = layout;
        }
      }
    });

    // Also pick a layout for descriptor load/store ops.
    pickDescriptorLoadStoreLayout(moduleOp, layoutMap);

    // For each memory op that has a layout L1:
    // 1. Create a coalesced memory layout L2 of the pointer operands
    // 2. Convert all operands from layout L1 to layout L2
    // 3. Create a new memory op that consumes these operands and
    //    produces a tensor with layout L2
    // 4. Convert the output of this new memory op back to L1
    // 5. Replace all the uses of the original memory op by the new one
    for (auto &kv : layoutMap) {
      convertDistributedOpEncoding(kv.second, kv.first);
    }
  }
};

} // namespace gpu
} // namespace triton
} // namespace mlir
