--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Datapath.twx Datapath.ncd -o Datapath.twr Datapath.pcf
-ucf Datapath.ucf

Design file:              Datapath.ncd
Physical constraint file: Datapath.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
flush       |    0.587(R)|      FAST  |    1.511(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
            |    0.723(F)|      FAST  |    1.508(F)|      SLOW  |clk_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
----------------------+-----------------+------------+-----------------+------------+------------------+--------+
                      |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination           |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------------+-----------------+------------+-----------------+------------+------------------+--------+
instructionBuffOut<0> |         7.883(F)|      SLOW  |         3.258(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
instructionBuffOut<1> |         7.800(F)|      SLOW  |         3.217(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
instructionBuffOut<2> |         7.894(F)|      SLOW  |         3.261(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
instructionBuffOut<3> |         7.784(F)|      SLOW  |         3.215(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
instructionBuffOut<4> |         7.757(F)|      SLOW  |         3.185(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
instructionBuffOut<5> |         7.730(F)|      SLOW  |         3.172(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
instructionBuffOut<6> |         7.657(F)|      SLOW  |         3.157(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
instructionBuffOut<7> |         7.706(F)|      SLOW  |         3.168(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
instructionBuffOut<8> |         7.807(F)|      SLOW  |         3.218(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
instructionBuffOut<9> |         7.782(F)|      SLOW  |         3.197(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
instructionBuffOut<10>|         7.702(F)|      SLOW  |         3.160(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
instructionBuffOut<11>|         7.647(F)|      SLOW  |         3.123(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
instructionBuffOut<12>|         7.631(F)|      SLOW  |         3.126(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
instructionBuffOut<13>|         7.636(F)|      SLOW  |         3.146(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
instructionBuffOut<14>|         7.689(F)|      SLOW  |         3.165(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
instructionBuffOut<15>|         7.615(F)|      SLOW  |         3.124(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
pcBuffOut<1>          |         7.652(F)|      SLOW  |         3.154(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
pcBuffOut<2>          |         7.623(F)|      SLOW  |         3.116(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
pcBuffOut<3>          |         7.622(F)|      SLOW  |         3.123(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
pcBuffOut<4>          |         7.604(F)|      SLOW  |         3.121(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
pcBuffOut<5>          |         7.584(F)|      SLOW  |         3.100(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
pcBuffOut<6>          |         7.587(F)|      SLOW  |         3.091(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
pcBuffOut<7>          |         7.595(F)|      SLOW  |         3.108(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
pcBuffOut<8>          |         7.679(F)|      SLOW  |         3.132(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
pcBuffOut<9>          |         7.466(F)|      SLOW  |         3.032(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
pcBuffOut<10>         |         7.573(F)|      SLOW  |         3.078(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
pcBuffOut<11>         |         7.673(F)|      SLOW  |         3.115(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
pcBuffOut<12>         |         7.719(F)|      SLOW  |         3.161(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
pcBuffOut<13>         |         7.752(F)|      SLOW  |         3.161(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
pcBuffOut<14>         |         7.667(F)|      SLOW  |         3.119(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
pcBuffOut<15>         |         7.768(F)|      SLOW  |         3.181(F)|      FAST  |clk_IBUF_BUFG     |   0.000|
----------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.164|         |    1.250|         |
rst            |    1.154|    1.432|    1.349|    1.349|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.551|    0.203|
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 02 15:21:06 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 614 MB



