// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module canny_accel_xfExtractPixels_8_32_4_s (
        ap_ready,
        p_read,
        p_read1,
        p_read10,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9
);


output   ap_ready;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [127:0] p_read10;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;

wire   [15:0] trunc_ln674_fu_60_p1;

assign ap_ready = 1'b1;

assign ap_return_0 = p_read;

assign ap_return_1 = p_read1;

assign ap_return_2 = trunc_ln674_fu_60_p1;

assign ap_return_3 = {{p_read10[31:16]}};

assign ap_return_4 = {{p_read10[47:32]}};

assign ap_return_5 = {{p_read10[63:48]}};

assign ap_return_6 = {{p_read10[79:64]}};

assign ap_return_7 = {{p_read10[95:80]}};

assign ap_return_8 = {{p_read10[111:96]}};

assign ap_return_9 = {{p_read10[127:112]}};

assign trunc_ln674_fu_60_p1 = p_read10[15:0];

endmodule //canny_accel_xfExtractPixels_8_32_4_s
