git clone --depth 1 --no-tags https://github.com/Sfrljuckic1/Project_01-Certified-Preowned-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571855951
git clone --depth 1 --no-tags https://github.com/lionelZhaowy/FPGA-CUBE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573248322
git clone --depth 1 --no-tags https://github.com/NouraMedhat28/UART-TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572989623
git clone --depth 1 --no-tags https://github.com/ThorKn/tiny_user_project_j1sc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574553102
git clone --depth 1 --no-tags https://github.com/aditya-keni/Parallel-Prefix-Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576278814
git clone --depth 1 --no-tags https://github.com/mebenstein/VLSI_NaiveML.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577521454
git clone --depth 1 --no-tags https://github.com/urielcho/posoco2000_gf180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574396819
git clone --depth 1 --no-tags https://github.com/AyaseErii/gf180-FiveGuys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573650509
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573262950
git clone --depth 1 --no-tags https://github.com/NutanVLSI/NutanVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571112034
git clone --depth 1 --no-tags https://github.com/james61124/Digital-Circuit-Lab-2021-Fall-NYCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575386180
git clone --depth 1 --no-tags https://github.com/blackh1/crypto_engineering.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575003173
git clone --depth 1 --no-tags https://github.com/BeijingAB/FPGA_Mario.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577577888
git clone --depth 1 --no-tags https://github.com/thesourcerer8/gf180-testrepo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575948965
git clone --depth 1 --no-tags https://github.com/saicharan0112/reversible_programmable_logic_ic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573694655
git clone --depth 1 --no-tags https://github.com/mfs19/Semaforos-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573201833
git clone --depth 1 --no-tags https://github.com/Pradyumna1312/Braun-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573957468
git clone --depth 1 --no-tags https://github.com/amruth-sn/FPGA-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573907701
git clone --depth 1 --no-tags https://github.com/V-19/Proyecto_Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574722651
git clone --depth 1 --no-tags https://github.com/rishisin999/SequenceDetector_1011.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574827800
git clone --depth 1 --no-tags https://github.com/chuatzonglin/ece5745-tut4-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574901659
git clone --depth 1 --no-tags https://github.com/gabo1752/32bit-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572743651
git clone --depth 1 --no-tags https://github.com/caiopenayo/Projeto_SD_GRUPO10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572760193
git clone --depth 1 --no-tags https://github.com/Nagarjun444/UP-COUNTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572641596
git clone --depth 1 --no-tags https://github.com/kthomas488/ADDER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571925370
git clone --depth 1 --no-tags https://github.com/Yingyu18/5-Stage-Pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571614256
git clone --depth 1 --no-tags https://github.com/urielcho/crypto_aes128_gf180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574410482
git clone --depth 1 --no-tags https://github.com/leesou/RISCV-PIM-for-NN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574490703
git clone --depth 1 --no-tags https://github.com/TolgaS007/deneme01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574610512
git clone --depth 1 --no-tags https://github.com/noemiabril/CoCo2_MiSTer-DE1-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575483177
git clone --depth 1 --no-tags https://github.com/mdlc96/hdlbits_verilog_problems_mdlc96.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575773910
git clone --depth 1 --no-tags https://github.com/anap-arejano/Projeto-Sistemas-Digitais-1---2022.2---Grupo-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572512928
git clone --depth 1 --no-tags https://github.com/virtualsecureplatform/aes-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570948051
git clone --depth 1 --no-tags https://github.com/Xinpeij/mp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572877933
git clone --depth 1 --no-tags https://github.com/NguyenHaiMinh-UIT/FloatingPoint.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571952201
git clone --depth 1 --no-tags https://github.com/strongjg/veripong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572283496
git clone --depth 1 --no-tags https://github.com/Ahmed0100/polynomial_solver_sseg_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577388797
git clone --depth 1 --no-tags https://github.com/Tvdnguyen/Hardware-Architecture-Design-For-Vehicle-Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570787408
git clone --depth 1 --no-tags https://github.com/2021083-CPE/IVERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575417225
git clone --depth 1 --no-tags https://github.com/DKNS-JCC/contador4bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574159920
git clone --depth 1 --no-tags https://github.com/Te99y/verilog-toys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571525370
git clone --depth 1 --no-tags https://github.com/Myocardial-infarction-Jerry/Computer-Organization-and-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574626468
git clone --depth 1 --no-tags https://github.com/JusenD/FPGALab-RISC-V-CPU-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571502519
git clone --depth 1 --no-tags https://github.com/thesourcerer8/gf180-teststructures.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573994786
git clone --depth 1 --no-tags https://github.com/aliustun/caravel_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573379355
git clone --depth 1 --no-tags https://github.com/SAKETHVUNKA/SHIFT-LEFT-SHIFT-RIGHT_USING-REGISTER-ARRAYS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573845467
git clone --depth 1 --no-tags https://github.com/rolfmobile99/tiny_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574017771
git clone --depth 1 --no-tags https://github.com/AlfredoPaolino/Advanced_FIR_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574067812
git clone --depth 1 --no-tags https://github.com/ahmetenesturan/SSTU_Proje_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575987090
git clone --depth 1 --no-tags https://github.com/akairisu/CA_hw4_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576478581
git clone --depth 1 --no-tags https://github.com/hDyat/9bit_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576530763
git clone --depth 1 --no-tags https://github.com/Kenny2github/verilog-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576816481
git clone --depth 1 --no-tags https://github.com/Janavind/gf_180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574594142
git clone --depth 1 --no-tags https://github.com/XeniaPhe/SuperSpeedCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573877894
git clone --depth 1 --no-tags https://github.com/Samyak-ja-in/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576332404
git clone --depth 1 --no-tags https://github.com/falsestatement/GeoDashFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576164918
git clone --depth 1 --no-tags https://github.com/adityasingh6256/iiitb_sipo_mpw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576232320
git clone --depth 1 --no-tags https://github.com/KoushikAS/ECE-550-Project6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575541612
git clone --depth 1 --no-tags https://github.com/j-solis11/EC311-FINAL-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575541842
git clone --depth 1 --no-tags https://github.com/Ahmed0100/fifo_sseg_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577382221
git clone --depth 1 --no-tags https://github.com/Bun-chan/Verilog_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573288848
git clone --depth 1 --no-tags https://github.com/bhyou/cee_digital_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573328288
git clone --depth 1 --no-tags https://github.com/SuperSonic72/RISC_V_ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573051141
git clone --depth 1 --no-tags https://github.com/goEricBi/gf180_state_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574668770
git clone --depth 1 --no-tags https://github.com/Ahmed-H300/Verilog-Multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577728930
git clone --depth 1 --no-tags https://github.com/WelsonAA/EDA_Proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577763125
git clone --depth 1 --no-tags https://github.com/Liiijiayao/study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577574898
git clone --depth 1 --no-tags https://github.com/growly/bfg_lut_test_sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577243093
git clone --depth 1 --no-tags https://github.com/juanchavez710/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572617176
git clone --depth 1 --no-tags https://github.com/efabless/nydesign-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572352024
git clone --depth 1 --no-tags https://github.com/KUMARNUNAVATH/Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571429739
git clone --depth 1 --no-tags https://github.com/spockwall/CA2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571646977
git clone --depth 1 --no-tags https://github.com/thibaraujo/Calculadora-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571764548
git clone --depth 1 --no-tags https://github.com/ChisonChee/aes32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572007184
git clone --depth 1 --no-tags https://github.com/Jsmave/mips2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570860538
git clone --depth 1 --no-tags https://github.com/srishti-1903/Serial-to-Parallel-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572945552
git clone --depth 1 --no-tags https://github.com/debber1/FinalProject_DDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572686538
git clone --depth 1 --no-tags https://github.com/WanJuHuang/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572844240
git clone --depth 1 --no-tags https://github.com/Zarci/DESEncryption_ECE287.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572736422
git clone --depth 1 --no-tags https://github.com/arthurnamz/MUX-logic-gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571086679
git clone --depth 1 --no-tags https://github.com/jaykempis/engg123-proj3-cck.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571138821
git clone --depth 1 --no-tags https://github.com/Dedorou/DES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571442131
git clone --depth 1 --no-tags https://github.com/kvlg/FPGA_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573458463
git clone --depth 1 --no-tags https://github.com/learn-cocotb/accumulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574009227
git clone --depth 1 --no-tags https://github.com/shbz1998/Radix_2_Srt_Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573723553
git clone --depth 1 --no-tags https://github.com/SuitedIceZ/Hardware-Synthesis-Term-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574814777
git clone --depth 1 --no-tags https://github.com/MegaISari/CS3650Project1SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574832844
git clone --depth 1 --no-tags https://github.com/Aditya-Sangamnerkar/Convolution_Neural_Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574492320
git clone --depth 1 --no-tags https://github.com/susana180/modulador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574438800
git clone --depth 1 --no-tags https://github.com/whu-eis-zhuogong2021/DigitalCircuit-FinalHomework-2022.12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574719391
git clone --depth 1 --no-tags https://github.com/noemiabril/Archie_MiSTer-DE1-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574157416
git clone --depth 1 --no-tags https://github.com/asinghani/test1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574386716
git clone --depth 1 --no-tags https://github.com/JackyWu526/lab01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571902146
git clone --depth 1 --no-tags https://github.com/raykuo18/DCLAB-Object-Tracking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572782957
