library verilog;
use verilog.vl_types.all;
entity dff_syn_low_clr_set is
    port(
        clk             : in     vl_logic;
        d               : in     vl_logic_vector(1 downto 0);
        set             : in     vl_logic;
        clr             : in     vl_logic;
        q               : out    vl_logic_vector(1 downto 0)
    );
end dff_syn_low_clr_set;
