# ğŸ” ContextLock â€“ Multi-Layer Secure Digital Lock System

ContextLock is a **hardware-oriented digital security system** designed using **combinational and sequential logic principles**.  
Unlike traditional password-only digital locks, this system integrates **time-based access control, attempt speed monitoring, and attempt limitation** to provide enhanced multi-layer hardware security.

The system was designed and verified using **Logisim-Evolution simulation**.

---

## ğŸ“Œ Project Overview

* **Domain**: Digital Electronics / Hardware Security
* **Focus**: Context-Aware Access Control
* **Design Approach**: Combinational + Sequential Logic
* **Simulation Tool**: Logisim-Evolution
* **Security Layers**:
  - Password Verification
  - Time-Based Access Control
  - Attempt Speed Monitoring
  - Attempt Limitation & Lockout

---

## ğŸš€ Key Features

* ğŸ”‘ 4-bit Password Authentication
* â° 24-hour Time-Based Access Restriction
* âš¡ Attempt Speed Monitoring (anti-rapid entry protection)
* ğŸ” Maximum Attempt Limitation (â‰¤ 3 attempts)
* â›” Automatic Lockout Mechanism
* ğŸ”“ Unlock only when ALL conditions are satisfied
* ğŸ’¡ LED-based Output Verification
* ğŸ§ª Fully verified using simulation scenarios

---

## ğŸ› ï¸ Components Used

* 4-bit Comparators
* Magnitude Comparators
* 4-bit Counter (Attempt Counter)
* 5-bit Counter (Time Counter)
* Interval Counter (Speed Monitoring)
* Registers
* AND Gates
* NOT Gates
* LEDs
* Logic Probes

---

## ğŸ§  System Logic

The unlock signal is generated only when **all security conditions evaluate to TRUE simultaneously**.

```
UNLOCK = PasswdOK âˆ§ time_ok âˆ§ speed_ok âˆ§ attempts_ok
```

If any condition fails, access is denied.

---

## ğŸ—ï¸ System Architecture

```
START
   â†“
Password Verification â”€â”€â–º PasswdOK
Time-Based Access â”€â”€â”€â”€â”€â”€â”€â–º time_ok
Speed Monitoring â”€â”€â”€â”€â”€â”€â”€â”€â–º speed_ok
Attempt Counter â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º attempts_ok
                 â†“
            AND Gate
                 â†“
              UNLOCK
```

Each validation block operates independently and feeds its output into the final AND gate decision logic.

---

## ğŸ§ª Simulation & Testing

The system was tested under multiple conditions:

* âœ… Correct password & valid time â†’ Unlock
* âŒ Incorrect password â†’ Access denied
* â° Outside allowed time â†’ Access denied
* âš¡ Rapid attempts â†’ Rejected
* ğŸ” More than 3 attempts â†’ Lockout activated

LED indicators and logic probes were used to confirm signal behavior during simulation.

---

## ğŸ¯ Concepts Applied

* Combinational Logic Design
* Sequential Logic Design
* Counters & Registers
* Magnitude Comparators
* Multi-Factor Hardware Authentication
* Parallel Condition Evaluation
* AND-Gate Based Decision Logic

---

## ğŸ“œ Licence

This project was developed as part of a **ADLD Laboratory / SEE EL** to demonstrate practical implementation of multi-layer hardware security mechanisms.
