`timescale 1ns/100ps 

module tb_cal_output_logic;

	reg clk, reset_n;
	reg [63:0] multiplier, multiplicand;
	reg [6:0] count;
	reg [1:0] state;
	reg [127:0] cal_result;
	
	
	wire op_done;
	wire [6:0] next_count;
	wire [127:0] next_cal_result;
	
	//state encoding
   parameter IDLE = 2'b00;
   parameter EXEC = 2'b01;
   parameter DONE = 2'b10;

	
	
	cal_output_logic test_cal_output_logic (.clk(clk), . reset_n(reset_n), 
		.multiplier (multiplier), .multiplicand(multiplicand), .count(count),
		.state(state), .cal_result(cal_result), .op_done(op_done), .next_count(next_count),
		.next_cal_result (next_cal_result));
		
	
	always #5 clk = ~clk;	
	
	initial begin
		reset_n = 0;
	
	