# ESP32 CUDA VM - é›™æ ¸å¿ƒé€šè¨Šæ¶æ§‹æŒ‡å—

æœ¬æ–‡ä»¶è©³ç´°èªªæ˜ Micro-CUDA VM å¦‚ä½•åˆ©ç”¨ ESP32 çš„é›™æ ¸å¿ƒæ¶æ§‹ (Dual-Core Architecture) ä¾†å¯¦ç¾é«˜æ•ˆçš„ä¸¦è¡Œè™•ç†ï¼Œä»¥åŠå‰æ®µ (Front-End) èˆ‡å¾Œç«¯ (Back-End) ä¹‹é–“çš„é€šè¨Šå”å®šã€‚

---

## 1. ç³»çµ±æ¶æ§‹æ¦‚è¦½

ç³»çµ±æ¡ç”¨ **ç”Ÿç”¢è€…-æ¶ˆè²»è€… (Producer-Consumer)** æ¨¡å‹ï¼Œå°‡ä»»å‹™æ‹†åˆ†ç‚ºå…©å€‹ç¨ç«‹çš„ FreeRTOS Taskï¼Œåˆ†åˆ¥é‹è¡Œåœ¨ä¸åŒçš„å¯¦é«”æ ¸å¿ƒä¸Šã€‚

| è§’è‰²                     | æ ¸å¿ƒ       | Task åç¨±      | è·è²¬                                                         |
| :----------------------- | :--------- | :------------- | :----------------------------------------------------------- |
| **Front-End (Producer)** | **Core 0** | `frontEndTask` | æŒ‡ä»¤è®€å– (Fetch)ã€è§£ç¢¼ (Decode)ã€PC æ§åˆ¶ã€åˆ†æ”¯é æ¸¬ã€CLI äº’å‹• |
| **Back-End (Consumer)**  | **Core 1** | `backEndTask`  | SIMD åŸ·è¡Œ (Execute)ã€è¨˜æ†¶é«”å­˜å–ã€Trace ç”Ÿæˆ                  |

### é€šè¨Šç®¡é“ (Communication Channels)

å…©è€…ä¹‹é–“é€šéå…©å€‹ **FreeRTOS Queue** é€²è¡ŒéåŒæ­¥é€šè¨Šï¼š

1.  **`instrQueue` (æŒ‡ä»¤ä½‡åˆ—)**:

    - **æ–¹å‘**: Core 0 â” Core 1
    - **å…§å®¹**: `InstrPacket` (åŒ…å«è§£ç¢¼å¾Œçš„æŒ‡ä»¤ã€PCã€Cycle ç­‰)
    - **æ·±åº¦**: `VM_QUEUE_SIZE` (é è¨­ 16)
    - **ç”¨é€”**: å‚³éè¦åŸ·è¡Œçš„æŒ‡ä»¤çµ¦ SIMD å¼•æ“ã€‚

2.  **`feedbackQueue` (å›é¥‹ä½‡åˆ—)**:
    - **æ–¹å‘**: Core 1 â” Core 0
    - **å…§å®¹**: `uint32_t` (Predicate å€¼æˆ–ç‹€æ…‹ç¢¼)
    - **æ·±åº¦**: 1
    - **ç”¨é€”**: ç”¨æ–¼åŒæ­¥æ“ä½œï¼Œå¦‚æ¢ä»¶åˆ†æ”¯ (`BR.Z`) éœ€è¦ç­‰å¾…è¨ˆç®—çµæœï¼Œæˆ–ç¨‹å¼çµæŸ (`EXIT`) ä¿¡è™Ÿã€‚

---

## 2. é€šè¨Šå”å®š (Protocol)

### 2.1 è³‡æ–™å°åŒ…çµæ§‹ (`InstrPacket`)

Core 0 å‚³éçµ¦ Core 1 çš„åŸºæœ¬å–®ä½æ˜¯ `InstrPacket`ï¼š

```cpp
struct InstrPacket {
    uint32_t pc;        // Program Counter (Debug/Traceç”¨)
    uint32_t raw_word;  // åŸå§‹æŒ‡ä»¤ (Traceç”¨)
    Instruction decoded;// è§£ç¢¼å¾Œçš„æŒ‡ä»¤ç‰©ä»¶ (Opcode, Operands)
    uint64_t cycle;     // é‚è¼¯é€±æœŸ (Cycle Count)

    // æ§åˆ¶æ——æ¨™
    bool is_sync_req;   // åŒæ­¥è«‹æ±‚ (ä¾‹å¦‚éœ€è¦è®€å– Predicate)
    bool is_exit;       // ç¨‹å¼çµæŸä¿¡è™Ÿ
};
```

### 2.2 ä¸€èˆ¬æŒ‡ä»¤æµç¨‹ (Pipeline Flow)

å°æ–¼çµ•å¤§å¤šæ•¸æŒ‡ä»¤ (`IADD`, `MOV`, `LDG` ç­‰)ï¼ŒCore 0 åªè² è²¬å°‡æŒ‡ä»¤ã€Œå°„å¾Œä¸ç† (Fire-and-Forget)ã€æ”¾å…¥ Queueï¼ŒCore 1 æ­¤æ™‚å¯èƒ½æ­£åœ¨åŸ·è¡Œå‰ä¸€æ¢æŒ‡ä»¤ã€‚é€™æ¨£å¯ä»¥é”åˆ°ç®¡ç·šåŒ– (Pipelining) çš„æ•ˆæœï¼Œéš±è—è§£ç¢¼èˆ‡åŸ·è¡Œçš„å»¶é²ã€‚

```mermaid
sequenceDiagram
    participant C0 as Core 0 (Front-End)
    participant Q as instrQueue
    participant C1 as Core 1 (Back-End)

    Note over C0: Fetch & Decode Inst A
    C0->>Q: Send Packet (Inst A)
    Note over C0: Fetch & Decode Inst B
    C0->>Q: Send Packet (Inst B)

    Note over C1: Idle / Execute Previous
    Q->>C1: Receive Packet (Inst A)
    Note over C1: Execute Inst A (SIMD)

    Q->>C1: Receive Packet (Inst B)
    Note over C1: Execute Inst B (SIMD)
```

### 2.3 åˆ†æ”¯åŒæ­¥æµç¨‹ (`OP_BRZ`)

ç•¶é‡åˆ°æ¢ä»¶åˆ†æ”¯æŒ‡ä»¤ (`BR.Z`) æ™‚ï¼ŒCore 0 ç„¡æ³•æ±ºå®šä¸‹ä¸€æ¢æŒ‡ä»¤çš„ PCï¼Œå¿…é ˆç­‰å¾… Core 1 çš„é‹ç®—çµæœ (Predicate P0)ã€‚é€™æ™‚æœƒè§¸ç™¼ **åŒæ­¥ (Synchronization)**ï¼š

1.  Core 0 ç™¼é€å¸¶æœ‰ `is_sync_req = true` çš„å°åŒ…åˆ° `instrQueue`ã€‚
2.  Core 0 é€²å…¥ **é˜»å¡ (Blocking)** ç‹€æ…‹ï¼Œç­‰å¾… `feedbackQueue`ã€‚
3.  Core 1 æ”¶åˆ° `sync_req`ï¼Œæš«åœåŸ·è¡Œï¼Œè®€å–ç›®å‰çš„ Predicate (P0) ç‹€æ…‹ã€‚
4.  Core 1 å°‡çµæœå¯«å…¥ `feedbackQueue`ã€‚
5.  Core 0 æ”¶åˆ°çµæœï¼Œæ›´æ–° PC (è·³è½‰æˆ–ç¹¼çºŒ)ï¼Œæ¢å¾© Pipelineã€‚

```mermaid
sequenceDiagram
    participant C0 as Core 0 (Front-End)
    participant Q1 as instrQueue
    participant Q2 as feedbackQueue
    participant C1 as Core 1 (Back-End)

    Note over C0: Decode BR.Z (Branch if Zero)
    C0->>Q1: Send Sync Request (Check P0)
    Note over C0: ğŸ›‘ Blocked Waiting...

    Q1->>C1: Receive Sync Request
    Note over C1: Read Warp State (P0)
    C1->>Q2: Send P0 Value

    Q2->>C0: Receive P0
    Note over C0: â–¶ï¸ Resume: Update PC
```

### 2.4 ç¨‹å¼çµæŸæµç¨‹ (`OP_EXIT`)

ç•¶é‡åˆ° `EXIT` æŒ‡ä»¤æ™‚ï¼Œéœ€è¦ç¢ºä¿ Core 1 åŸ·è¡Œå®Œæ‰€æœ‰å…ˆå‰çš„æŒ‡ä»¤ä¸¦æ­£ç¢ºçµ‚æ­¢ï¼š

1.  Core 0 ç™¼é€ `is_exit = true` çš„å°åŒ…ã€‚
2.  Core 0 ç­‰å¾… `feedbackQueue` çš„ç¢ºèªä¿¡è™Ÿã€‚
3.  Core 1 åŸ·è¡Œå®Œæ‰€æœ‰æŒ‡ä»¤å¾Œï¼Œè™•ç† Exit å°åŒ…ï¼Œç™¼é€ `0xFFFFFFFF` åˆ° `feedbackQueue`ã€‚
4.  Core 0 æ”¶åˆ°ç¢ºèªï¼Œé‡ç½®ç‹€æ…‹ï¼Œå›åˆ° CLI äº’å‹•æ¨¡å¼ã€‚

---

## 3. æ•ˆèƒ½è€ƒé‡èˆ‡å„ªåŒ–

### é€šè¨Šç¨… (Communication Tax)

ç›®å‰çš„æ¶æ§‹å·²å¼•å…¥ **æŒ‡ä»¤æ‰¹æ¬¡åŒ– (Instruction Batching)**ï¼Œå°‡å¤šæ¢æŒ‡ä»¤æ‰“åŒ…æˆä¸€å€‹ `InstrBatch` ä¸€æ¬¡å‚³é€ï¼Œå¤§å¹…æ¸›å°‘ Queue çš„æ“ä½œé »ç‡ (Locking, Context Switch)ã€‚

### è¨˜æ†¶é«”ä¸€è‡´æ€§

ç”±æ–¼ VRAM æ˜¯å…±äº«è¨˜æ†¶é«”ï¼š

- **Data Hazard**: ç”±æ–¼æ˜¯å–®å‘ Pipelineï¼ŒCore 1 ç¸½æ˜¯ä¾åºåŸ·è¡Œï¼ŒæŒ‡ä»¤é–“çš„ä¾è³´ç”±é †åºä¿è­‰ã€‚
- **Host Access**: ç•¶ä½¿ç”¨ CLI (`dma_h2d`, `dma_d2h`) å­˜å– VRAM æ™‚ï¼Œæ‡‰ç¢ºä¿ VM è™•æ–¼ `Halted` ç‹€æ…‹ã€‚

---

## 4. ç¨‹å¼ç¢¼å°è®€

ç›¸é—œå¯¦ä½œä½æ–¼ `esp32_cuda_vm.ino`ï¼š

- **Front-End Task**: `frontEndTask` å‡½æ•¸ (Line ~320)
  - è² è²¬ `vm.fetch()`, `inst.decode()`, `xQueueSend()`ã€‚
- **Back-End Task**: `backEndTask` å‡½æ•¸ (Line ~65)
  - è² è²¬ `xQueueReceive()`, `simd_engine.execute()`ã€‚
- **Queue åˆå§‹åŒ–**: `setup()` å‡½æ•¸ (Line ~440)
