/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  wire [3:0] _02_;
  reg [9:0] _03_;
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  reg [2:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [15:0] celloutsig_0_17z;
  reg [3:0] celloutsig_0_19z;
  wire [11:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [10:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [15:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [2:0] _04_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_7z[3])
    if (!celloutsig_1_7z[3]) _04_ <= 3'h0;
    else _04_ <= { _01_[4:3], celloutsig_0_3z };
  assign _02_[3:1] = _04_;
  assign celloutsig_0_0z = !(in_data[61] ? in_data[41] : in_data[64]);
  assign celloutsig_0_45z = ~(in_data[94] | celloutsig_0_25z);
  assign celloutsig_1_0z = ~(in_data[141] | in_data[173]);
  assign celloutsig_0_25z = ~(celloutsig_0_19z[0] | celloutsig_0_7z);
  assign celloutsig_1_18z = ~celloutsig_1_7z[3];
  assign celloutsig_0_7z = ~celloutsig_0_5z[4];
  assign celloutsig_0_2z = ~((1'h0 | 1'h0) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_0_44z = celloutsig_0_34z[0] ^ celloutsig_0_6z;
  assign celloutsig_0_6z = celloutsig_0_2z ^ _00_;
  reg [4:0] _14_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_7z[3])
    if (!celloutsig_1_7z[3]) _14_ <= 5'h00;
    else _14_ <= { in_data[2:0], celloutsig_0_0z, celloutsig_0_2z };
  assign { _01_[4:2], _00_, _01_[0] } = _14_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_7z[3])
    if (celloutsig_1_7z[3]) _03_ <= 10'h000;
    else _03_ <= celloutsig_0_10z[11:2];
  assign celloutsig_1_4z = { in_data[182:175], celloutsig_1_1z } === in_data[147:139];
  assign celloutsig_1_1z = in_data[123:121] > in_data[112:110];
  assign celloutsig_0_16z = 1'h0 & ~(_01_[4]);
  assign celloutsig_0_34z = celloutsig_0_28z[6:3] % { 1'h1, celloutsig_0_5z[7:5] };
  assign celloutsig_0_17z = in_data[57:42] % { 1'h1, celloutsig_0_12z[6:4], celloutsig_0_11z[3], in_data[86], celloutsig_0_12z[6:4], celloutsig_0_11z[3], celloutsig_0_12z[2:0], celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z } * celloutsig_1_7z;
  assign celloutsig_0_11z = { celloutsig_0_3z, _02_[3:1], 1'h0, celloutsig_0_0z } * { celloutsig_0_5z[10:9], 1'h0, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_28z = { celloutsig_0_17z[7:0], celloutsig_0_13z } * { celloutsig_0_23z[9:2], celloutsig_0_13z };
  assign celloutsig_1_3z = - { celloutsig_1_2z[4:1], celloutsig_1_0z };
  assign celloutsig_0_3z = { in_data[23:17], celloutsig_0_0z } !== { in_data[78:72], 1'h0 };
  assign celloutsig_0_15z = in_data[21:18] !== { _02_[2], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z } | { in_data[108:107], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_10z = in_data[89:74] << { in_data[24:10], celloutsig_0_6z };
  assign celloutsig_0_23z = { celloutsig_0_15z, _03_, celloutsig_0_6z } << celloutsig_0_10z[11:0];
  assign celloutsig_1_2z = in_data[180:175] ~^ { in_data[121:119], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_9z = ~((in_data[47] & celloutsig_0_6z) | celloutsig_0_7z);
  always_latch
    if (!celloutsig_1_7z[3]) celloutsig_0_13z = 3'h0;
    else if (clkin_data[64]) celloutsig_0_13z = { _02_[2:1], celloutsig_0_7z };
  always_latch
    if (celloutsig_1_7z[3]) celloutsig_0_19z = 4'h0;
    else if (clkin_data[64]) celloutsig_0_19z = { _02_[1], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_1_19z = ~((celloutsig_1_8z[5] & celloutsig_1_2z[3]) | (celloutsig_1_18z & celloutsig_1_18z));
  assign { celloutsig_0_5z[13], celloutsig_0_5z[7], celloutsig_0_5z[12], celloutsig_0_5z[6], celloutsig_0_5z[11], celloutsig_0_5z[5], celloutsig_0_5z[10], celloutsig_0_5z[4], celloutsig_0_5z[9], celloutsig_0_5z[3], celloutsig_0_5z[15], celloutsig_0_5z[8], celloutsig_0_5z[2] } = { _01_[4], _01_[4:3], _01_[3:2], _01_[2], _00_, _00_, _01_[0], _01_[0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z } | { in_data[19], in_data[13], in_data[18], in_data[12], in_data[17], in_data[11], in_data[16], in_data[10], in_data[15], in_data[9], in_data[21], in_data[14], in_data[8] };
  assign { celloutsig_0_12z[6:4], celloutsig_0_12z[2:0] } = { _02_[3:1], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z } | { in_data[85], celloutsig_0_11z[5:4], celloutsig_0_11z[2:0] };
  assign _01_[1] = _00_;
  assign _02_[0] = 1'h0;
  assign { celloutsig_0_12z[7], celloutsig_0_12z[3] } = { in_data[86], celloutsig_0_11z[3] };
  assign { celloutsig_0_5z[14], celloutsig_0_5z[1:0] } = { in_data[20], in_data[7], celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
