$date
	Tue Jan 26 14:40:05 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$scope module CPU $end
$var wire 1 # PCSrc_branch_select $end
$var wire 1 ! clk_i $end
$var wire 32 $ imm_4 [31:0] $end
$var wire 1 " rst_i $end
$var wire 1 % zero $end
$var wire 32 & pc_o [31:0] $end
$var wire 32 ' pc_i [31:0] $end
$var wire 1 ( overflow $end
$var wire 7 ) opcode [6:0] $end
$var wire 32 * instr [31:0] $end
$var wire 3 + funct3 [2:0] $end
$var wire 32 , data_memory_o [31:0] $end
$var wire 1 - cout $end
$var wire 1 . RegWrite $end
$var wire 32 / RTdata_o [31:0] $end
$var wire 32 0 RSdata_o [31:0] $end
$var wire 32 1 RDdata_i [31:0] $end
$var wire 32 2 PCsrc_branch_o [31:0] $end
$var wire 32 3 PC_plus_4_o [31:0] $end
$var wire 32 4 Mux_memToReg_o [31:0] $end
$var wire 1 5 MemtoReg $end
$var wire 1 6 MemWrite $end
$var wire 1 7 MemRead $end
$var wire 2 8 Jump [1:0] $end
$var wire 32 9 Imm_Gen_o [31:0] $end
$var wire 32 : Branch_Adder_src2_i [31:0] $end
$var wire 32 ; Branch_Adder_o [31:0] $end
$var wire 1 < Branch $end
$var wire 32 = ALUresult [31:0] $end
$var wire 32 > ALU_src2_i [31:0] $end
$var wire 4 ? ALU_control [3:0] $end
$var wire 1 @ ALUSrc $end
$var wire 2 A ALUOp [1:0] $end
$scope module ALU_Ctrl $end
$var wire 4 B instr [3:0] $end
$var wire 3 C funct3 [2:0] $end
$var wire 2 D ALUOp [1:0] $end
$var reg 4 E ALU_Ctrl_o [3:0] $end
$upscope $end
$scope module Branch_Adder $end
$var wire 32 F sum_o [31:0] $end
$var wire 32 G src2_i [31:0] $end
$var wire 32 H src1_i [31:0] $end
$upscope $end
$scope module Data_Memory $end
$var wire 1 ! clk_i $end
$var wire 32 I data_o [31:0] $end
$var wire 32 J data_i [31:0] $end
$var wire 32 K addr_i [31:0] $end
$var wire 1 6 MemWrite_i $end
$var wire 1 7 MemRead_i $end
$var integer 32 L i [31:0] $end
$upscope $end
$scope module Decoder $end
$var wire 7 M opcode [6:0] $end
$var wire 32 N instr_i [31:0] $end
$var wire 3 O funct3 [2:0] $end
$var wire 1 . RegWrite $end
$var wire 1 5 MemtoReg $end
$var wire 1 6 MemWrite $end
$var wire 1 7 MemRead $end
$var wire 2 P Jump [1:0] $end
$var wire 3 Q Instr_field [2:0] $end
$var wire 10 R Ctrl_o [9:0] $end
$var wire 1 < Branch $end
$var wire 1 @ ALUSrc $end
$var wire 2 S ALUOp [1:0] $end
$upscope $end
$scope module IM $end
$var wire 32 T instr_o [31:0] $end
$var wire 32 U addr_i [31:0] $end
$var integer 32 V i [31:0] $end
$upscope $end
$scope module ImmGen $end
$var wire 32 W instr_i [31:0] $end
$var wire 7 X opcode [6:0] $end
$var wire 3 Y instr_field [2:0] $end
$var wire 3 Z funct3 [2:0] $end
$var wire 32 [ Imm_Gen_o [31:0] $end
$upscope $end
$scope module Mux_ALUSrc $end
$var wire 32 \ data1_i [31:0] $end
$var wire 1 @ select_i $end
$var wire 32 ] data_o [31:0] $end
$var wire 32 ^ data0_i [31:0] $end
$upscope $end
$scope module Mux_memToReg $end
$var wire 32 _ data1_i [31:0] $end
$var wire 1 5 select_i $end
$var wire 32 ` data_o [31:0] $end
$var wire 32 a data0_i [31:0] $end
$upscope $end
$scope module Mux_regWriteData $end
$var wire 32 b data0_i [31:0] $end
$var wire 32 c data2_i [31:0] $end
$var wire 2 d select_i [1:0] $end
$var wire 32 e data_o [31:0] $end
$var wire 32 f data1_i [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 32 g pc_i [31:0] $end
$var reg 32 h pc_o [31:0] $end
$upscope $end
$scope module PCSrc_branch $end
$var wire 32 i data1_i [31:0] $end
$var wire 1 # select_i $end
$var wire 32 j data_o [31:0] $end
$var wire 32 k data0_i [31:0] $end
$upscope $end
$scope module PCSrc_jump $end
$var wire 32 l data0_i [31:0] $end
$var wire 2 m select_i [1:0] $end
$var wire 32 n data_o [31:0] $end
$var wire 32 o data2_i [31:0] $end
$var wire 32 p data1_i [31:0] $end
$upscope $end
$scope module PC_plus_4_Adder $end
$var wire 32 q src1_i [31:0] $end
$var wire 32 r src2_i [31:0] $end
$var wire 32 s sum_o [31:0] $end
$upscope $end
$scope module RF $end
$var wire 5 t RDaddr_i [4:0] $end
$var wire 32 u RDdata_i [31:0] $end
$var wire 5 v RSaddr_i [4:0] $end
$var wire 32 w RSdata_o [31:0] $end
$var wire 5 x RTaddr_i [4:0] $end
$var wire 32 y RTdata_o [31:0] $end
$var wire 1 . RegWrite_i $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$upscope $end
$scope module SL1 $end
$var wire 32 z data_i [31:0] $end
$var wire 32 { data_o [31:0] $end
$upscope $end
$scope module alu $end
$var wire 4 | ALU_control [3:0] $end
$var wire 1 " rst_n $end
$var wire 32 } src1 [31:0] $end
$var wire 32 ~ src2 [31:0] $end
$var wire 2 !" operation [1:0] $end
$var wire 32 "" Wire_result [31:0] $end
$var wire 1 #" Binvert $end
$var wire 1 $" Ainvert $end
$var reg 1 - cout $end
$var reg 1 ( overflow $end
$var reg 32 %" result [31:0] $end
$var reg 1 % zero $end
$scope begin genblk1[1] $end
$upscope $end
$scope begin genblk1[2] $end
$upscope $end
$scope begin genblk1[3] $end
$upscope $end
$scope begin genblk1[4] $end
$upscope $end
$scope begin genblk1[5] $end
$upscope $end
$scope begin genblk1[6] $end
$upscope $end
$scope begin genblk1[7] $end
$upscope $end
$scope begin genblk1[8] $end
$upscope $end
$scope begin genblk1[9] $end
$upscope $end
$scope begin genblk1[10] $end
$upscope $end
$scope begin genblk1[11] $end
$upscope $end
$scope begin genblk1[12] $end
$upscope $end
$scope begin genblk1[13] $end
$upscope $end
$scope begin genblk1[14] $end
$upscope $end
$scope begin genblk1[15] $end
$upscope $end
$scope begin genblk1[16] $end
$upscope $end
$scope begin genblk1[17] $end
$upscope $end
$scope begin genblk1[18] $end
$upscope $end
$scope begin genblk1[19] $end
$upscope $end
$scope begin genblk1[20] $end
$upscope $end
$scope begin genblk1[21] $end
$upscope $end
$scope begin genblk1[22] $end
$upscope $end
$scope begin genblk1[23] $end
$upscope $end
$scope begin genblk1[24] $end
$upscope $end
$scope begin genblk1[25] $end
$upscope $end
$scope begin genblk1[26] $end
$upscope $end
$scope begin genblk1[27] $end
$upscope $end
$scope begin genblk1[28] $end
$upscope $end
$scope begin genblk1[29] $end
$upscope $end
$scope begin genblk1[30] $end
$upscope $end
$scope begin genblk1[31] $end
$upscope $end
$scope begin genblk2[0] $end
$scope module ALU_1bin_obj $end
$var event 1 &" _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 '" Cin $end
$var wire 1 (" aAndb $end
$var wire 1 )" aOrb $end
$var wire 2 *" operation [1:0] $end
$var wire 1 +" src1 $end
$var wire 1 ," src2 $end
$var wire 1 -" tmp_b $end
$var wire 1 ." tmp_a $end
$var wire 2 /" aAddb [1:0] $end
$var reg 1 0" cout $end
$var reg 1 1" result $end
$upscope $end
$upscope $end
$scope begin genblk2[1] $end
$scope module ALU_1bin_obj $end
$var event 1 2" _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 3" Cin $end
$var wire 1 4" aAndb $end
$var wire 1 5" aOrb $end
$var wire 2 6" operation [1:0] $end
$var wire 1 7" src1 $end
$var wire 1 8" src2 $end
$var wire 1 9" tmp_b $end
$var wire 1 :" tmp_a $end
$var wire 2 ;" aAddb [1:0] $end
$var reg 1 <" cout $end
$var reg 1 =" result $end
$upscope $end
$upscope $end
$scope begin genblk2[2] $end
$scope module ALU_1bin_obj $end
$var event 1 >" _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 ?" Cin $end
$var wire 1 @" aAndb $end
$var wire 1 A" aOrb $end
$var wire 2 B" operation [1:0] $end
$var wire 1 C" src1 $end
$var wire 1 D" src2 $end
$var wire 1 E" tmp_b $end
$var wire 1 F" tmp_a $end
$var wire 2 G" aAddb [1:0] $end
$var reg 1 H" cout $end
$var reg 1 I" result $end
$upscope $end
$upscope $end
$scope begin genblk2[3] $end
$scope module ALU_1bin_obj $end
$var event 1 J" _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 K" Cin $end
$var wire 1 L" aAndb $end
$var wire 1 M" aOrb $end
$var wire 2 N" operation [1:0] $end
$var wire 1 O" src1 $end
$var wire 1 P" src2 $end
$var wire 1 Q" tmp_b $end
$var wire 1 R" tmp_a $end
$var wire 2 S" aAddb [1:0] $end
$var reg 1 T" cout $end
$var reg 1 U" result $end
$upscope $end
$upscope $end
$scope begin genblk2[4] $end
$scope module ALU_1bin_obj $end
$var event 1 V" _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 W" Cin $end
$var wire 1 X" aAndb $end
$var wire 1 Y" aOrb $end
$var wire 2 Z" operation [1:0] $end
$var wire 1 [" src1 $end
$var wire 1 \" src2 $end
$var wire 1 ]" tmp_b $end
$var wire 1 ^" tmp_a $end
$var wire 2 _" aAddb [1:0] $end
$var reg 1 `" cout $end
$var reg 1 a" result $end
$upscope $end
$upscope $end
$scope begin genblk2[5] $end
$scope module ALU_1bin_obj $end
$var event 1 b" _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 c" Cin $end
$var wire 1 d" aAndb $end
$var wire 1 e" aOrb $end
$var wire 2 f" operation [1:0] $end
$var wire 1 g" src1 $end
$var wire 1 h" src2 $end
$var wire 1 i" tmp_b $end
$var wire 1 j" tmp_a $end
$var wire 2 k" aAddb [1:0] $end
$var reg 1 l" cout $end
$var reg 1 m" result $end
$upscope $end
$upscope $end
$scope begin genblk2[6] $end
$scope module ALU_1bin_obj $end
$var event 1 n" _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 o" Cin $end
$var wire 1 p" aAndb $end
$var wire 1 q" aOrb $end
$var wire 2 r" operation [1:0] $end
$var wire 1 s" src1 $end
$var wire 1 t" src2 $end
$var wire 1 u" tmp_b $end
$var wire 1 v" tmp_a $end
$var wire 2 w" aAddb [1:0] $end
$var reg 1 x" cout $end
$var reg 1 y" result $end
$upscope $end
$upscope $end
$scope begin genblk2[7] $end
$scope module ALU_1bin_obj $end
$var event 1 z" _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 {" Cin $end
$var wire 1 |" aAndb $end
$var wire 1 }" aOrb $end
$var wire 2 ~" operation [1:0] $end
$var wire 1 !# src1 $end
$var wire 1 "# src2 $end
$var wire 1 ## tmp_b $end
$var wire 1 $# tmp_a $end
$var wire 2 %# aAddb [1:0] $end
$var reg 1 &# cout $end
$var reg 1 '# result $end
$upscope $end
$upscope $end
$scope begin genblk2[8] $end
$scope module ALU_1bin_obj $end
$var event 1 (# _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 )# Cin $end
$var wire 1 *# aAndb $end
$var wire 1 +# aOrb $end
$var wire 2 ,# operation [1:0] $end
$var wire 1 -# src1 $end
$var wire 1 .# src2 $end
$var wire 1 /# tmp_b $end
$var wire 1 0# tmp_a $end
$var wire 2 1# aAddb [1:0] $end
$var reg 1 2# cout $end
$var reg 1 3# result $end
$upscope $end
$upscope $end
$scope begin genblk2[9] $end
$scope module ALU_1bin_obj $end
$var event 1 4# _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 5# Cin $end
$var wire 1 6# aAndb $end
$var wire 1 7# aOrb $end
$var wire 2 8# operation [1:0] $end
$var wire 1 9# src1 $end
$var wire 1 :# src2 $end
$var wire 1 ;# tmp_b $end
$var wire 1 <# tmp_a $end
$var wire 2 =# aAddb [1:0] $end
$var reg 1 ># cout $end
$var reg 1 ?# result $end
$upscope $end
$upscope $end
$scope begin genblk2[10] $end
$scope module ALU_1bin_obj $end
$var event 1 @# _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 A# Cin $end
$var wire 1 B# aAndb $end
$var wire 1 C# aOrb $end
$var wire 2 D# operation [1:0] $end
$var wire 1 E# src1 $end
$var wire 1 F# src2 $end
$var wire 1 G# tmp_b $end
$var wire 1 H# tmp_a $end
$var wire 2 I# aAddb [1:0] $end
$var reg 1 J# cout $end
$var reg 1 K# result $end
$upscope $end
$upscope $end
$scope begin genblk2[11] $end
$scope module ALU_1bin_obj $end
$var event 1 L# _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 M# Cin $end
$var wire 1 N# aAndb $end
$var wire 1 O# aOrb $end
$var wire 2 P# operation [1:0] $end
$var wire 1 Q# src1 $end
$var wire 1 R# src2 $end
$var wire 1 S# tmp_b $end
$var wire 1 T# tmp_a $end
$var wire 2 U# aAddb [1:0] $end
$var reg 1 V# cout $end
$var reg 1 W# result $end
$upscope $end
$upscope $end
$scope begin genblk2[12] $end
$scope module ALU_1bin_obj $end
$var event 1 X# _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 Y# Cin $end
$var wire 1 Z# aAndb $end
$var wire 1 [# aOrb $end
$var wire 2 \# operation [1:0] $end
$var wire 1 ]# src1 $end
$var wire 1 ^# src2 $end
$var wire 1 _# tmp_b $end
$var wire 1 `# tmp_a $end
$var wire 2 a# aAddb [1:0] $end
$var reg 1 b# cout $end
$var reg 1 c# result $end
$upscope $end
$upscope $end
$scope begin genblk2[13] $end
$scope module ALU_1bin_obj $end
$var event 1 d# _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 e# Cin $end
$var wire 1 f# aAndb $end
$var wire 1 g# aOrb $end
$var wire 2 h# operation [1:0] $end
$var wire 1 i# src1 $end
$var wire 1 j# src2 $end
$var wire 1 k# tmp_b $end
$var wire 1 l# tmp_a $end
$var wire 2 m# aAddb [1:0] $end
$var reg 1 n# cout $end
$var reg 1 o# result $end
$upscope $end
$upscope $end
$scope begin genblk2[14] $end
$scope module ALU_1bin_obj $end
$var event 1 p# _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 q# Cin $end
$var wire 1 r# aAndb $end
$var wire 1 s# aOrb $end
$var wire 2 t# operation [1:0] $end
$var wire 1 u# src1 $end
$var wire 1 v# src2 $end
$var wire 1 w# tmp_b $end
$var wire 1 x# tmp_a $end
$var wire 2 y# aAddb [1:0] $end
$var reg 1 z# cout $end
$var reg 1 {# result $end
$upscope $end
$upscope $end
$scope begin genblk2[15] $end
$scope module ALU_1bin_obj $end
$var event 1 |# _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 }# Cin $end
$var wire 1 ~# aAndb $end
$var wire 1 !$ aOrb $end
$var wire 2 "$ operation [1:0] $end
$var wire 1 #$ src1 $end
$var wire 1 $$ src2 $end
$var wire 1 %$ tmp_b $end
$var wire 1 &$ tmp_a $end
$var wire 2 '$ aAddb [1:0] $end
$var reg 1 ($ cout $end
$var reg 1 )$ result $end
$upscope $end
$upscope $end
$scope begin genblk2[16] $end
$scope module ALU_1bin_obj $end
$var event 1 *$ _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 +$ Cin $end
$var wire 1 ,$ aAndb $end
$var wire 1 -$ aOrb $end
$var wire 2 .$ operation [1:0] $end
$var wire 1 /$ src1 $end
$var wire 1 0$ src2 $end
$var wire 1 1$ tmp_b $end
$var wire 1 2$ tmp_a $end
$var wire 2 3$ aAddb [1:0] $end
$var reg 1 4$ cout $end
$var reg 1 5$ result $end
$upscope $end
$upscope $end
$scope begin genblk2[17] $end
$scope module ALU_1bin_obj $end
$var event 1 6$ _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 7$ Cin $end
$var wire 1 8$ aAndb $end
$var wire 1 9$ aOrb $end
$var wire 2 :$ operation [1:0] $end
$var wire 1 ;$ src1 $end
$var wire 1 <$ src2 $end
$var wire 1 =$ tmp_b $end
$var wire 1 >$ tmp_a $end
$var wire 2 ?$ aAddb [1:0] $end
$var reg 1 @$ cout $end
$var reg 1 A$ result $end
$upscope $end
$upscope $end
$scope begin genblk2[18] $end
$scope module ALU_1bin_obj $end
$var event 1 B$ _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 C$ Cin $end
$var wire 1 D$ aAndb $end
$var wire 1 E$ aOrb $end
$var wire 2 F$ operation [1:0] $end
$var wire 1 G$ src1 $end
$var wire 1 H$ src2 $end
$var wire 1 I$ tmp_b $end
$var wire 1 J$ tmp_a $end
$var wire 2 K$ aAddb [1:0] $end
$var reg 1 L$ cout $end
$var reg 1 M$ result $end
$upscope $end
$upscope $end
$scope begin genblk2[19] $end
$scope module ALU_1bin_obj $end
$var event 1 N$ _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 O$ Cin $end
$var wire 1 P$ aAndb $end
$var wire 1 Q$ aOrb $end
$var wire 2 R$ operation [1:0] $end
$var wire 1 S$ src1 $end
$var wire 1 T$ src2 $end
$var wire 1 U$ tmp_b $end
$var wire 1 V$ tmp_a $end
$var wire 2 W$ aAddb [1:0] $end
$var reg 1 X$ cout $end
$var reg 1 Y$ result $end
$upscope $end
$upscope $end
$scope begin genblk2[20] $end
$scope module ALU_1bin_obj $end
$var event 1 Z$ _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 [$ Cin $end
$var wire 1 \$ aAndb $end
$var wire 1 ]$ aOrb $end
$var wire 2 ^$ operation [1:0] $end
$var wire 1 _$ src1 $end
$var wire 1 `$ src2 $end
$var wire 1 a$ tmp_b $end
$var wire 1 b$ tmp_a $end
$var wire 2 c$ aAddb [1:0] $end
$var reg 1 d$ cout $end
$var reg 1 e$ result $end
$upscope $end
$upscope $end
$scope begin genblk2[21] $end
$scope module ALU_1bin_obj $end
$var event 1 f$ _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 g$ Cin $end
$var wire 1 h$ aAndb $end
$var wire 1 i$ aOrb $end
$var wire 2 j$ operation [1:0] $end
$var wire 1 k$ src1 $end
$var wire 1 l$ src2 $end
$var wire 1 m$ tmp_b $end
$var wire 1 n$ tmp_a $end
$var wire 2 o$ aAddb [1:0] $end
$var reg 1 p$ cout $end
$var reg 1 q$ result $end
$upscope $end
$upscope $end
$scope begin genblk2[22] $end
$scope module ALU_1bin_obj $end
$var event 1 r$ _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 s$ Cin $end
$var wire 1 t$ aAndb $end
$var wire 1 u$ aOrb $end
$var wire 2 v$ operation [1:0] $end
$var wire 1 w$ src1 $end
$var wire 1 x$ src2 $end
$var wire 1 y$ tmp_b $end
$var wire 1 z$ tmp_a $end
$var wire 2 {$ aAddb [1:0] $end
$var reg 1 |$ cout $end
$var reg 1 }$ result $end
$upscope $end
$upscope $end
$scope begin genblk2[23] $end
$scope module ALU_1bin_obj $end
$var event 1 ~$ _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 !% Cin $end
$var wire 1 "% aAndb $end
$var wire 1 #% aOrb $end
$var wire 2 $% operation [1:0] $end
$var wire 1 %% src1 $end
$var wire 1 &% src2 $end
$var wire 1 '% tmp_b $end
$var wire 1 (% tmp_a $end
$var wire 2 )% aAddb [1:0] $end
$var reg 1 *% cout $end
$var reg 1 +% result $end
$upscope $end
$upscope $end
$scope begin genblk2[24] $end
$scope module ALU_1bin_obj $end
$var event 1 ,% _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 -% Cin $end
$var wire 1 .% aAndb $end
$var wire 1 /% aOrb $end
$var wire 2 0% operation [1:0] $end
$var wire 1 1% src1 $end
$var wire 1 2% src2 $end
$var wire 1 3% tmp_b $end
$var wire 1 4% tmp_a $end
$var wire 2 5% aAddb [1:0] $end
$var reg 1 6% cout $end
$var reg 1 7% result $end
$upscope $end
$upscope $end
$scope begin genblk2[25] $end
$scope module ALU_1bin_obj $end
$var event 1 8% _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 9% Cin $end
$var wire 1 :% aAndb $end
$var wire 1 ;% aOrb $end
$var wire 2 <% operation [1:0] $end
$var wire 1 =% src1 $end
$var wire 1 >% src2 $end
$var wire 1 ?% tmp_b $end
$var wire 1 @% tmp_a $end
$var wire 2 A% aAddb [1:0] $end
$var reg 1 B% cout $end
$var reg 1 C% result $end
$upscope $end
$upscope $end
$scope begin genblk2[26] $end
$scope module ALU_1bin_obj $end
$var event 1 D% _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 E% Cin $end
$var wire 1 F% aAndb $end
$var wire 1 G% aOrb $end
$var wire 2 H% operation [1:0] $end
$var wire 1 I% src1 $end
$var wire 1 J% src2 $end
$var wire 1 K% tmp_b $end
$var wire 1 L% tmp_a $end
$var wire 2 M% aAddb [1:0] $end
$var reg 1 N% cout $end
$var reg 1 O% result $end
$upscope $end
$upscope $end
$scope begin genblk2[27] $end
$scope module ALU_1bin_obj $end
$var event 1 P% _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 Q% Cin $end
$var wire 1 R% aAndb $end
$var wire 1 S% aOrb $end
$var wire 2 T% operation [1:0] $end
$var wire 1 U% src1 $end
$var wire 1 V% src2 $end
$var wire 1 W% tmp_b $end
$var wire 1 X% tmp_a $end
$var wire 2 Y% aAddb [1:0] $end
$var reg 1 Z% cout $end
$var reg 1 [% result $end
$upscope $end
$upscope $end
$scope begin genblk2[28] $end
$scope module ALU_1bin_obj $end
$var event 1 \% _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 ]% Cin $end
$var wire 1 ^% aAndb $end
$var wire 1 _% aOrb $end
$var wire 2 `% operation [1:0] $end
$var wire 1 a% src1 $end
$var wire 1 b% src2 $end
$var wire 1 c% tmp_b $end
$var wire 1 d% tmp_a $end
$var wire 2 e% aAddb [1:0] $end
$var reg 1 f% cout $end
$var reg 1 g% result $end
$upscope $end
$upscope $end
$scope begin genblk2[29] $end
$scope module ALU_1bin_obj $end
$var event 1 h% _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 i% Cin $end
$var wire 1 j% aAndb $end
$var wire 1 k% aOrb $end
$var wire 2 l% operation [1:0] $end
$var wire 1 m% src1 $end
$var wire 1 n% src2 $end
$var wire 1 o% tmp_b $end
$var wire 1 p% tmp_a $end
$var wire 2 q% aAddb [1:0] $end
$var reg 1 r% cout $end
$var reg 1 s% result $end
$upscope $end
$upscope $end
$scope begin genblk2[30] $end
$scope module ALU_1bin_obj $end
$var event 1 t% _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 u% Cin $end
$var wire 1 v% aAndb $end
$var wire 1 w% aOrb $end
$var wire 2 x% operation [1:0] $end
$var wire 1 y% src1 $end
$var wire 1 z% src2 $end
$var wire 1 {% tmp_b $end
$var wire 1 |% tmp_a $end
$var wire 2 }% aAddb [1:0] $end
$var reg 1 ~% cout $end
$var reg 1 !& result $end
$upscope $end
$upscope $end
$scope begin genblk2[31] $end
$scope module ALU_1bin_obj $end
$var event 1 "& _s28 $end
$var wire 1 $" Ainvert $end
$var wire 1 #" Binvert $end
$var wire 1 #& Cin $end
$var wire 1 $& aAndb $end
$var wire 1 %& aOrb $end
$var wire 2 && operation [1:0] $end
$var wire 1 '& src1 $end
$var wire 1 (& src2 $end
$var wire 1 )& tmp_b $end
$var wire 1 *& tmp_a $end
$var wire 2 +& aAddb [1:0] $end
$var reg 1 ,& cout $end
$var reg 1 -& result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-&
x,&
bx +&
x*&
x)&
x(&
x'&
bx &&
x%&
x$&
x#&
1"&
x!&
x~%
bx }%
x|%
x{%
xz%
xy%
bx x%
xw%
xv%
xu%
1t%
xs%
xr%
bx q%
xp%
xo%
xn%
xm%
bx l%
xk%
xj%
xi%
1h%
xg%
xf%
bx e%
xd%
xc%
xb%
xa%
bx `%
x_%
x^%
x]%
1\%
x[%
xZ%
bx Y%
xX%
xW%
xV%
xU%
bx T%
xS%
xR%
xQ%
1P%
xO%
xN%
bx M%
xL%
xK%
xJ%
xI%
bx H%
xG%
xF%
xE%
1D%
xC%
xB%
bx A%
x@%
x?%
x>%
x=%
bx <%
x;%
x:%
x9%
18%
x7%
x6%
bx 5%
x4%
x3%
x2%
x1%
bx 0%
x/%
x.%
x-%
1,%
x+%
x*%
bx )%
x(%
x'%
x&%
x%%
bx $%
x#%
x"%
x!%
1~$
x}$
x|$
bx {$
xz$
xy$
xx$
xw$
bx v$
xu$
xt$
xs$
1r$
xq$
xp$
bx o$
xn$
xm$
xl$
xk$
bx j$
xi$
xh$
xg$
1f$
xe$
xd$
bx c$
xb$
xa$
x`$
x_$
bx ^$
x]$
x\$
x[$
1Z$
xY$
xX$
bx W$
xV$
xU$
xT$
xS$
bx R$
xQ$
xP$
xO$
1N$
xM$
xL$
bx K$
xJ$
xI$
xH$
xG$
bx F$
xE$
xD$
xC$
1B$
xA$
x@$
bx ?$
x>$
x=$
x<$
x;$
bx :$
x9$
x8$
x7$
16$
x5$
x4$
bx 3$
x2$
x1$
x0$
x/$
bx .$
x-$
x,$
x+$
1*$
x)$
x($
bx '$
x&$
x%$
x$$
x#$
bx "$
x!$
x~#
x}#
1|#
x{#
xz#
bx y#
xx#
xw#
xv#
xu#
bx t#
xs#
xr#
xq#
1p#
xo#
xn#
bx m#
xl#
xk#
xj#
xi#
bx h#
xg#
xf#
xe#
1d#
xc#
xb#
bx a#
x`#
x_#
x^#
x]#
bx \#
x[#
xZ#
xY#
1X#
xW#
xV#
bx U#
xT#
xS#
xR#
xQ#
bx P#
xO#
xN#
xM#
1L#
xK#
xJ#
bx I#
xH#
xG#
xF#
xE#
bx D#
xC#
xB#
xA#
1@#
x?#
x>#
bx =#
x<#
x;#
x:#
x9#
bx 8#
x7#
x6#
x5#
14#
x3#
x2#
bx 1#
x0#
x/#
x.#
x-#
bx ,#
x+#
x*#
x)#
1(#
x'#
x&#
bx %#
x$#
x##
x"#
x!#
bx ~"
x}"
x|"
x{"
1z"
xy"
xx"
bx w"
xv"
xu"
xt"
xs"
bx r"
xq"
xp"
xo"
1n"
xm"
xl"
bx k"
xj"
xi"
xh"
xg"
bx f"
xe"
xd"
xc"
1b"
xa"
x`"
bx _"
x^"
x]"
x\"
x["
bx Z"
xY"
xX"
xW"
1V"
xU"
xT"
bx S"
xR"
xQ"
xP"
xO"
bx N"
xM"
xL"
xK"
1J"
xI"
xH"
bx G"
xF"
xE"
xD"
xC"
bx B"
xA"
x@"
x?"
1>"
x="
x<"
bx ;"
x:"
x9"
x8"
x7"
bx 6"
x5"
x4"
x3"
12"
x1"
x0"
bx /"
x."
x-"
x,"
x+"
bx *"
x)"
x("
x'"
1&"
b0 %"
x$"
x#"
bx ""
bx !"
bx ~
bx }
bx |
bx0 {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
b100 r
bx q
bx0 p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
b0 c
b0 b
b0 a
b0 `
b0 _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
b100000 V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
b10000000 L
b0 K
bx J
b0 I
bx H
bx0 G
bx F
bx E
bx D
bx C
bx B
bx A
x@
bx ?
bx >
b0 =
x<
bx ;
bx0 :
bx 9
bx 8
x7
x6
x5
b0 4
bx 3
bx 2
bx 1
bx 0
bx /
x.
0-
b0 ,
bx +
bx *
bx )
0(
bx '
bx &
1%
b100 $
x#
0"
0!
$end
#25000
0-&
0,&
0!&
b0 +&
0#&
0~%
0s%
b0 }%
0u%
0r%
0g%
b0 q%
0i%
0f%
0[%
b0 e%
0]%
0Z%
0O%
b0 Y%
0Q%
0N%
0C%
b0 M%
0E%
0B%
07%
b0 A%
09%
06%
0+%
b0 5%
0-%
0*%
0}$
b0 )%
0!%
0|$
0q$
b0 {$
0s$
0p$
0e$
b0 o$
0g$
0d$
0Y$
b0 c$
0[$
0X$
0M$
b0 W$
0O$
0L$
0A$
b0 K$
0C$
0@$
05$
b0 ?$
07$
04$
0)$
b0 3$
0+$
0($
0{#
b0 '$
0}#
0z#
0o#
b0 y#
0q#
0n#
0c#
b0 m#
0e#
0b#
0W#
b0 a#
0Y#
0V#
0K#
b0 U#
0M#
0J#
0?#
b0 I#
0A#
0>#
03#
b0 =#
05#
02#
0'#
b0 1#
0)#
0&#
0y"
b0 %#
0{"
0x"
0m"
b0 w"
0o"
0l"
0a"
b0 k"
0c"
0`"
0U"
b0 _"
0W"
0T"
0I"
b0 S"
0K"
0H"
0="
b0 G"
0?"
0<"
0(
0-
b1 ""
11"
b0 ;"
03"
00"
1)"
0("
05"
04"
0A"
0@"
0M"
0L"
0Y"
0X"
0e"
0d"
0q"
0p"
0}"
0|"
0+#
0*#
07#
06#
0C#
0B#
0O#
0N#
0[#
0Z#
0g#
0f#
0s#
0r#
0!$
0~#
0-$
0,$
09$
08$
0E$
0D$
0Q$
0P$
0]$
0\$
0i$
0h$
0u$
0t$
0#%
0"%
0/%
0.%
0;%
0:%
0G%
0F%
0S%
0R%
0_%
0^%
0k%
0j%
0w%
0v%
0%&
0$&
b1 /"
0."
0:"
0F"
0R"
0^"
0j"
0v"
0$#
00#
0<#
0H#
0T#
0`#
0l#
0x#
0&$
02$
0>$
0J$
0V$
0b$
0n$
0z$
0(%
04%
0@%
0L%
0X%
0d%
0p%
0|%
0*&
1-"
09"
0E"
0Q"
0]"
0i"
0u"
0##
0/#
0;#
0G#
0S#
0_#
0k#
0w#
0%$
01$
0=$
0I$
0U$
0a$
0m$
0y$
0'%
03%
0?%
0K%
0W%
0c%
0o%
0{%
0)&
1,"
0$"
0'"
0#"
b10 !"
b10 *"
b10 6"
b10 B"
b10 N"
b10 Z"
b10 f"
b10 r"
b10 ~"
b10 ,#
b10 8#
b10 D#
b10 P#
b10 \#
b10 h#
b10 t#
b10 "$
b10 .$
b10 :$
b10 F$
b10 R$
b10 ^$
b10 j$
b10 v$
b10 $%
b10 0%
b10 <%
b10 H%
b10 T%
b10 `%
b10 l%
b10 x%
b10 &&
b10 ?
b10 E
b10 |
1@
1.
b11 A
b11 D
b11 S
06
0<
b10 ;
b10 F
b10 i
08"
0D"
0F#
b0 8
b0 P
b0 d
b0 m
05
07
b10100011 R
0P"
0\"
0h"
0t"
0"#
0.#
0:#
0R#
0^#
0j#
0v#
0$$
00$
0<$
0H$
0T$
0`$
0l$
0x$
0&%
02%
0>%
0J%
0V%
0b%
0n%
0z%
0(&
b100 '
b100 g
b100 n
b100 2
b100 j
b100 l
b1 Y
b1 >
b1 ]
b1 ~
b10 :
b10 G
b10 p
b10 {
b1 Q
0#
b1 4
b1 `
b1 b
b0 ,
b0 I
b0 _
b1 1
b1 e
b1 u
b1 9
b1 [
b1 \
b1 z
b0 C
0+"
07"
0C"
0O"
0["
0g"
0s"
0!#
0-#
09#
0E#
0Q#
0]#
0i#
0u#
0#$
0/$
0;$
0G$
0S$
0_$
0k$
0w$
0%%
01%
0=%
0I%
0U%
0a%
0m%
0y%
0'&
0%
b1 =
b1 K
b1 a
b1 %"
b10011 X
b0 Z
b0 O
b10011 M
b0 B
b101 t
b0 /
b0 J
b0 ^
b0 y
b1 x
b0 0
b0 o
b0 w
b0 }
b0 v
b0 +
b10011 )
b100 3
b100 f
b100 k
b100 s
b100000000001010010011 *
b100000000001010010011 N
b100000000001010010011 T
b100000000001010010011 W
b0 &
b0 H
b0 U
b0 h
b0 q
1!
#50000
0!
1"
#75000
b10 1
b10 e
b10 u
b10 4
b10 `
b10 b
b10 =
b10 K
b10 a
b10 %"
01"
b10 ""
1="
0)"
15"
b0 /"
0-"
b1 ;"
19"
0,"
18"
b10 >
b10 ]
b10 ~
b100 :
b100 G
b100 p
b100 {
b1000 '
b1000 g
b1000 n
b10 9
b10 [
b10 \
b10 z
b1000 2
b1000 j
b1000 l
b110 t
b10000000 /
b10000000 J
b10000000 ^
b10000000 y
b10 x
b1000 3
b1000 f
b1000 k
b1000 s
b1000000000001100010011 *
b1000000000001100010011 N
b1000000000001100010011 T
b1000000000001100010011 W
b1000 ;
b1000 F
b1000 i
b100 &
b100 H
b100 U
b100 h
b100 q
1!
#100000
0!
#125000
b11 1
b11 e
b11 u
b11 4
b11 `
b11 b
b11 =
b11 K
b11 a
b11 %"
b11 ""
11"
1)"
b1 /"
1-"
1,"
b11 >
b11 ]
b11 ~
b110 :
b110 G
b110 p
b110 {
b1100 '
b1100 g
b1100 n
b11 9
b11 [
b11 \
b11 z
b1100 2
b1100 j
b1100 l
b111 t
b0 /
b0 J
b0 ^
b0 y
b11 x
b1100 3
b1100 f
b1100 k
b1100 s
b1100000000001110010011 *
b1100000000001110010011 N
b1100000000001110010011 T
b1100000000001110010011 W
b1110 ;
b1110 F
b1110 i
b1000 &
b1000 H
b1000 U
b1000 h
b1000 q
1!
#150000
0!
#175000
b0 4
b0 `
b0 b
1%
b0 =
b0 K
b0 a
b0 %"
0I"
01"
0="
0U"
b0 ""
0a"
b10000 1
b10000 e
b10000 u
b1 8
b1 P
b1 d
b1 m
0A"
b0 G"
0E"
0D"
0@
1.
b0 A
b0 D
b0 S
b100100000 R
0)"
05"
0M"
0Y"
b0 /"
0-"
b0 ;"
09"
b0 S"
0Q"
b0 _"
0]"
0,"
08"
0P"
0\"
b100 Y
b0 >
b0 ]
b0 ~
b11000 :
b11000 G
b11000 p
b11000 {
b100 Q
b11000 '
b11000 g
b11000 n
b1100 9
b1100 [
b1100 \
b1100 z
b10000 2
b10000 j
b10000 l
b1101111 X
b1101111 M
b1 t
b11000 x
b1101111 )
b10000 3
b10000 f
b10000 k
b10000 s
b1100000000000000011101111 *
b1100000000000000011101111 N
b1100000000000000011101111 T
b1100000000000000011101111 W
b100100 ;
b100100 F
b100100 i
b1100 &
b1100 H
b1100 U
b1100 h
b1100 q
1!
#200000
0!
#225000
1-
1,&
0(
1#&
1~%
1u%
1r%
1i%
1f%
1]%
1Z%
1Q%
1N%
1E%
1B%
19%
16%
1-%
1*%
1!%
1|$
1s$
1p$
1g$
1d$
1[$
1X$
1O$
1L$
1C$
1@$
17$
14$
1+$
1($
1}#
1z#
1q#
1n#
1e#
1b#
1Y#
1V#
1M#
1J#
1A#
1>#
15#
12#
b1110100 4
b1110100 `
b1110100 b
0%
b1110100 =
b1110100 K
b1110100 a
b1110100 %"
1I"
1a"
1m"
1y"
1)#
1&#
03#
0?#
0K#
0W#
0c#
0o#
0{#
0)$
05$
0A$
0M$
0Y$
0e$
0q$
0}$
0+%
07%
0C%
0O%
0[%
0g%
0s%
0!&
0-&
b1110100 ""
0'#
1A"
1Y"
1e"
1q"
1|"
1+#
17#
1C#
1O#
1[#
1g#
1s#
1!$
1-$
19$
1E$
1Q$
1]$
1i$
1u$
1#%
1/%
1;%
1G%
1S%
1_%
1k%
1w%
1%&
b1 G"
1E"
b1 _"
1]"
b1 k"
1i"
b1 w"
1u"
1##
b10 1#
1/#
b10 =#
1;#
b10 I#
1G#
b10 U#
1S#
b10 a#
1_#
b10 m#
1k#
b10 y#
1w#
b10 '$
1%$
b10 3$
11$
b10 ?$
1=$
b10 K$
1I$
b10 W$
1U$
b10 c$
1a$
b10 o$
1m$
b10 {$
1y$
b10 )%
1'%
b10 5%
13%
b10 A%
1?%
b10 M%
1K%
b10 Y%
1W%
b10 e%
1c%
b10 q%
1o%
b10 }%
1{%
b10 +&
1)&
1D"
1\"
1h"
1t"
1"#
1.#
1:#
1F#
1R#
1^#
1j#
1v#
1$$
10$
1<$
1H$
1T$
1`$
1l$
1x$
1&%
12%
1>%
1J%
1V%
1b%
1n%
1z%
1(&
b11111111111111111111111111110100 >
b11111111111111111111111111110100 ]
b11111111111111111111111111110100 ~
b0 8
b0 P
b0 d
b0 m
1@
b11 A
b11 D
b11 S
b10100011 R
b11100 '
b11100 g
b11100 n
b11111111111111111111111111101000 :
b11111111111111111111111111101000 G
b11111111111111111111111111101000 p
b11111111111111111111111111101000 {
b11111111111111111111111111110100 9
b11111111111111111111111111110100 [
b11111111111111111111111111110100 \
b11111111111111111111111111110100 z
1}"
b1 Y
b1 Q
b10 %#
1$#
b1110100 1
b1110100 e
b1110100 u
1!#
b11100 2
b11100 j
b11100 l
b10011 X
b10011 M
b1000 B
b10 t
b10100 x
b10000000 0
b10000000 o
b10000000 w
b10000000 }
b10 v
b10011 )
b11100 3
b11100 f
b11100 k
b11100 s
b11111111010000010000000100010011 *
b11111111010000010000000100010011 N
b11111111010000010000000100010011 T
b11111111010000010000000100010011 W
b0 ;
b0 F
b0 i
b11000 &
b11000 H
b11000 U
b11000 h
b11000 q
1!
#250000
0!
#275000
0-
03"
00"
0="
0U"
03#
05#
02#
0?#
0A#
0>#
0K#
0M#
0J#
0W#
0Y#
0V#
0c#
0e#
0b#
0o#
0q#
0n#
0{#
0}#
0z#
0)$
0+$
0($
05$
07$
04$
0A$
0C$
0@$
0M$
0O$
0L$
0Y$
0[$
0X$
0e$
0g$
0d$
0q$
0s$
0p$
0}$
0!%
0|$
0+%
0-%
0*%
07%
09%
06%
0C%
0E%
0B%
0O%
0Q%
0N%
0[%
0]%
0Z%
0g%
0i%
0f%
0s%
0u%
0r%
0!&
0#&
0~%
0-&
0,&
01"
1I"
0K"
0H"
1a"
0c"
0`"
1m"
0o"
0l"
1y"
0{"
0x"
b1110100 ""
0'#
0)#
0&#
0.
16
b0 A
b0 D
b0 S
b10001000 R
0D"
b1110100 1
b1110100 e
b1110100 u
0)"
05"
0M"
0}"
0+#
07#
0C#
0O#
0[#
0g#
0s#
0!$
0-$
09$
0E$
0Q$
0]$
0i$
0u$
0#%
0/%
0;%
0G%
0S%
0_%
0k%
0w%
0%&
b10 Y
b10 Q
b1110100 4
b1110100 `
b1110100 b
0-"
b0 ;"
09"
0E"
b0 S"
0Q"
0]"
0i"
0u"
0##
b0 1#
0/#
b0 =#
0;#
b0 I#
0G#
b0 U#
0S#
b0 a#
0_#
b0 m#
0k#
b0 y#
0w#
b0 '$
0%$
b0 3$
01$
b0 ?$
0=$
b0 K$
0I$
b0 W$
0U$
b0 c$
0a$
b0 o$
0m$
b0 {$
0y$
b0 )%
0'%
b0 5%
03%
b0 A%
0?%
b0 M%
0K%
b0 Y%
0W%
b0 e%
0c%
b0 q%
0o%
b0 }%
0{%
b0 +&
0)&
0,"
0\"
0h"
0t"
0"#
0.#
0:#
0F#
0R#
0^#
0j#
0v#
0$$
00$
0<$
0H$
0T$
0`$
0l$
0x$
0&%
02%
0>%
0J%
0V%
0b%
0n%
0z%
0(&
0%
b1110100 =
b1110100 K
b1110100 a
b1110100 %"
b0 /"
0'"
0#"
b10 !"
b10 *"
b10 6"
b10 B"
b10 N"
b10 Z"
b10 f"
b10 r"
b10 ~"
b10 ,#
b10 8#
b10 D#
b10 P#
b10 \#
b10 h#
b10 t#
b10 "$
b10 .$
b10 :$
b10 F$
b10 R$
b10 ^$
b10 j$
b10 v$
b10 $%
b10 0%
b10 <%
b10 H%
b10 T%
b10 `%
b10 l%
b10 x%
b10 &&
0@"
0X"
0d"
0p"
0|"
b0 >
b0 ]
b0 ~
b0 :
b0 G
b0 p
b0 {
b10 ?
b10 E
b10 |
b1 G"
1F"
b1 _"
1^"
b1 k"
1j"
b1 w"
1v"
b0 %#
0$#
b100000 '
b100000 g
b100000 n
b0 9
b0 [
b0 \
b0 z
b10 C
1C"
1["
1g"
1s"
0!#
b100000 2
b100000 j
b100000 l
b100011 X
b10 Z
b10 O
b100011 M
b10 B
b0 t
b1 /
b1 J
b1 ^
b1 y
b101 x
b10 +
b100011 )
b1110100 0
b1110100 o
b1110100 w
b1110100 }
b100000 3
b100000 f
b100000 k
b100000 s
b10100010010000000100011 *
b10100010010000000100011 N
b10100010010000000100011 T
b10100010010000000100011 W
b11100 ;
b11100 F
b11100 i
b11100 &
b11100 H
b11100 U
b11100 h
b11100 q
1!
#300000
0!
#325000
1U"
b1111000 1
b1111000 e
b1111000 u
b1111000 4
b1111000 `
b1111000 b
b1111000 =
b1111000 K
b1111000 a
b1111000 %"
b1111000 ""
0I"
b1 S"
1K"
1H"
1@"
b10 G"
1E"
1D"
b100 >
b100 ]
b100 ~
b1000 :
b1000 G
b1000 p
b1000 {
b100 9
b100 [
b100 \
b100 z
b100100 '
b100100 g
b100100 n
b100100 2
b100100 j
b100100 l
b100 t
b10 /
b10 J
b10 ^
b10 y
b110 x
b100100 3
b100100 f
b100100 k
b100100 s
b11000010010001000100011 *
b11000010010001000100011 N
b11000010010001000100011 T
b11000010010001000100011 W
b101000 ;
b101000 F
b101000 i
b100000 &
b100000 H
b100000 U
b100000 h
b100000 q
1!
#350000
0!
#375000
0'#
1y"
b0 %#
0{"
0x"
1m"
b1 w"
0o"
0l"
1a"
b1 k"
0c"
0`"
b1111100 1
b1111100 e
b1111100 u
b1111100 4
b1111100 `
b1111100 b
b1111100 =
b1111100 K
b1111100 a
b1111100 %"
1I"
0K"
0H"
b1111100 ""
1U"
b1 _"
0W"
0T"
0@"
1M"
b1 G"
0E"
b1 S"
1Q"
0D"
1P"
b1000 >
b1000 ]
b1000 ~
b10000 :
b10000 G
b10000 p
b10000 {
b1000 9
b1000 [
b1000 \
b1000 z
b101000 '
b101000 g
b101000 n
b101000 2
b101000 j
b101000 l
b1000 t
b11 /
b11 J
b11 ^
b11 y
b111 x
b101000 3
b101000 f
b101000 k
b101000 s
b11100010010010000100011 *
b11100010010010000100011 N
b11100010010010000100011 T
b11100010010010000100011 W
b110100 ;
b110100 F
b110100 i
b100100 &
b100100 H
b100100 U
b100100 h
b100100 q
1!
#400000
0!
#425000
0%
1?"
1<"
b100 1
b100 e
b100 u
b100 4
b100 `
b100 b
b100 =
b100 K
b100 a
b100 %"
0="
13"
10"
0U"
01"
1I"
0a"
0m"
b100 ""
0y"
1.
06
b11 A
b11 D
b11 S
15"
b10100011 R
b10 ;"
19"
18"
1("
0M"
1-"
0E"
b0 S"
0Q"
b1 Y
1,"
0D"
0P"
b1 Q
b11 >
b11 ]
b11 ~
b110 :
b110 G
b110 p
b110 {
1)"
0A"
0Y"
0e"
0q"
b11 9
b11 [
b11 \
b11 z
b10 /"
1."
b1 G"
0F"
b0 _"
0^"
b0 k"
0j"
b0 w"
0v"
b101100 '
b101100 g
b101100 n
b0 C
1+"
0C"
0["
0g"
0s"
b101100 2
b101100 j
b101100 l
b10011 X
b0 Z
b0 O
b10011 M
b0 B
b101 t
b0 /
b0 J
b0 ^
b0 y
b11 x
b1 0
b1 o
b1 w
b1 }
b101 v
b0 +
b10011 )
b101100 3
b101100 f
b101100 k
b101100 s
b1100101000001010010011 *
b1100101000001010010011 N
b1100101000001010010011 T
b1100101000001010010011 W
b101110 ;
b101110 F
b101110 i
b101000 &
b101000 H
b101000 U
b101000 h
b101000 q
1!
#450000
0!
#475000
b101 1
b101 e
b101 u
b101 4
b101 `
b101 b
b101 =
b101 K
b101 a
b101 %"
0="
b101 ""
11"
03"
00"
14"
0("
b10 ;"
1:"
b1 /"
0."
b110000 '
b110000 g
b110000 n
17"
0+"
b110000 2
b110000 j
b110000 l
b110 t
b110 v
b10 0
b10 o
b10 w
b10 }
b110000 3
b110000 f
b110000 k
b110000 s
b1100110000001100010011 *
b1100110000001100010011 N
b1100110000001100010011 T
b1100110000001100010011 W
b110010 ;
b110010 F
b110010 i
b101100 &
b101100 H
b101100 U
b101100 h
b101100 q
1!
#500000
0!
#525000
b110 1
b110 e
b110 u
b110 4
b110 `
b110 b
b110 =
b110 K
b110 a
b110 %"
01"
13"
10"
1="
1?"
1<"
b110 ""
1I"
b0 S"
0K"
0H"
1("
14"
0A"
b110100 '
b110100 g
b110100 n
b10 /"
1."
b11 ;"
1:"
b1 G"
0F"
b110100 2
b110100 j
b110100 l
b111 t
b111 v
1+"
17"
0C"
b110100 3
b110100 f
b110100 k
b110100 s
b1100111000001110010011 *
b1100111000001110010011 N
b1100111000001110010011 T
b1100111000001110010011 W
b110110 ;
b110110 F
b110110 i
b110000 &
b110000 H
b110000 U
b110000 h
b110000 q
b11 0
b11 o
b11 w
b11 }
1!
#550000
0!
#575000
1-
1c"
1`"
13"
10"
1W"
1T"
1a"
1o"
1l"
1{"
1x"
1)#
1&#
15#
12#
1A#
1>#
1M#
1J#
1Y#
1V#
1e#
1b#
1q#
1n#
1}#
1z#
1+$
1($
17$
14$
1C$
1@$
1O$
1L$
1[$
1X$
1g$
1d$
1s$
1p$
1!%
1|$
1-%
1*%
19%
16%
1E%
1B%
1Q%
1N%
1]%
1Z%
1i%
1f%
1u%
1r%
1#&
1~%
1,&
0U"
1m"
1y"
1'#
13#
1?#
1K#
1W#
1c#
1o#
1{#
1)$
15$
1A$
1M$
1Y$
1e$
1q$
1}$
1+%
17%
1C%
1O%
1[%
1g%
1s%
1!&
1-&
01"
0="
b11111111111111111111111111110100 ""
1I"
0K"
0H"
1X"
1#
1]"
0@"
1%
1'"
1#"
1<
1L"
1d"
1Q"
1i"
0@
0.
b1 A
b1 D
b1 S
1)"
0P"
0h"
b101 R
1-"
09"
0,"
18"
b11111111111111111111111111110100 1
b11111111111111111111111111110100 e
b11111111111111111111111111110100 u
0("
1M"
1Y"
1e"
1q"
1p"
1}"
1|"
1+#
1*#
17#
16#
1C#
1B#
1O#
1N#
1[#
1Z#
1g#
1f#
1s#
1r#
1!$
1~#
1-$
1,$
19$
18$
1E$
1D$
1Q$
1P$
1]$
1\$
1i$
1h$
1u$
1t$
1#%
1"%
1/%
1.%
1;%
1:%
1G%
1F%
1S%
1R%
1_%
1^%
1k%
1j%
1w%
1v%
1%&
1$&
0E"
1u"
1##
1/#
1;#
1G#
1S#
1_#
1k#
1w#
1%$
11$
1=$
1I$
1U$
1a$
1m$
1y$
1'%
13%
1?%
1K%
1W%
1c%
1o%
1{%
1)&
b11111111111111111111111111110100 4
b11111111111111111111111111110100 `
b11111111111111111111111111110100 b
b10 /"
0."
b10 S"
1R"
b11 _"
1^"
b11 k"
1j"
b11 w"
1v"
b11 %#
1$#
b11 1#
10#
b11 =#
1<#
b11 I#
1H#
b11 U#
1T#
b11 a#
1`#
b11 m#
1l#
b11 y#
1x#
b11 '$
1&$
b11 3$
12$
b11 ?$
1>$
b11 K$
1J$
b11 W$
1V$
b11 c$
1b$
b11 o$
1n$
b11 {$
1z$
b11 )%
1(%
b11 5%
14%
b11 A%
1@%
b11 M%
1L%
b11 Y%
1X%
b11 e%
1d%
b11 q%
1p%
b11 }%
1|%
b11 +&
1*&
b11 Y
1D"
0t"
0"#
0.#
0:#
0F#
0R#
0^#
0j#
0v#
0$$
00$
0<$
0H$
0T$
0`$
0l$
0x$
0&%
02%
0>%
0J%
0V%
0b%
0n%
0z%
0(&
b11 Q
b11111111111111111111111111110100 =
b11111111111111111111111111110100 K
b11111111111111111111111111110100 a
b11111111111111111111111111110100 %"
1$"
b10 !"
b10 *"
b10 6"
b10 B"
b10 N"
b10 Z"
b10 f"
b10 r"
b10 ~"
b10 ,#
b10 8#
b10 D#
b10 P#
b10 \#
b10 h#
b10 t#
b10 "$
b10 .$
b10 :$
b10 F$
b10 R$
b10 ^$
b10 j$
b10 v$
b10 $%
b10 0%
b10 <%
b10 H%
b10 T%
b10 `%
b10 l%
b10 x%
b10 &&
04"
0A"
b110 >
b110 ]
b110 ~
b11111111111111111111111111011100 :
b11111111111111111111111111011100 G
b11111111111111111111111111011100 p
b11111111111111111111111111011100 {
b1110 ?
b1110 E
b1110 |
b10 ;"
1:"
b1 G"
0F"
b10000 '
b10000 g
b10000 n
b11111111111111111111111111101110 9
b11111111111111111111111111101110 [
b11111111111111111111111111101110 \
b11111111111111111111111111101110 z
b100 C
07"
1C"
b10000 2
b10000 j
b10000 l
b1100011 X
b100 Z
b100 O
b1100011 M
b1100 B
b11101 t
b110 /
b110 J
b110 ^
b110 y
b111 x
b110 v
b100 +
b1100011 )
b101 0
b101 o
b101 w
b101 }
b111000 3
b111000 f
b111000 k
b111000 s
b11111100011100110100111011100011 *
b11111100011100110100111011100011 N
b11111100011100110100111011100011 T
b11111100011100110100111011100011 W
b10000 ;
b10000 F
b10000 i
b110100 &
b110100 H
b110100 U
b110100 h
b110100 q
1!
#600000
0!
#625000
11"
b11111111111111111111111111110101 ""
0="
b1 G"
1?"
1<"
b1 1
b1 e
b1 u
b101100 :
b101100 G
b101100 p
b101100 {
b1 4
b1 `
b1 b
19"
1("
15"
b10110 9
b10110 [
b10110 \
b10110 z
b1 =
b1 K
b1 a
b1 %"
b11 !"
b11 *"
b11 6"
b11 B"
b11 N"
b11 Z"
b11 f"
b11 r"
b11 ~"
b11 ,#
b11 8#
b11 D#
b11 P#
b11 \#
b11 h#
b11 t#
b11 "$
b11 .$
b11 :$
b11 F$
b11 R$
b11 ^$
b11 j$
b11 v$
b11 $%
b11 0%
b11 <%
b11 H%
b11 T%
b11 `%
b11 l%
b11 x%
b11 &&
b11 /"
1."
b10 ;"
0:"
b1111 ?
b1111 E
b1111 |
08"
1#
b101 C
b100 >
b100 ]
b100 ~
0+"
17"
1%
b111100 '
b111100 g
b111100 n
b101 Z
b101 O
b101 B
b1100 t
b100 /
b100 J
b100 ^
b100 y
b101 x
b110 0
b110 o
b110 w
b110 }
b111 v
b101 +
b111100 2
b111100 j
b111100 l
b10100 3
b10100 f
b10100 k
b10100 s
b10010100111101011001100011 *
b10010100111101011001100011 N
b10010100111101011001100011 T
b10010100111101011001100011 W
b111100 ;
b111100 F
b111100 i
b10000 &
b10000 H
b10000 U
b10000 h
b10000 q
1!
#650000
0!
#675000
0{"
0x"
0o"
0l"
0c"
0`"
0-
0="
0?"
0<"
1I"
1a"
1m"
1y"
0)#
0&#
05#
02#
0A#
0>#
0M#
0J#
0Y#
0V#
0e#
0b#
0q#
0n#
0}#
0z#
0+$
0($
07$
04$
0C$
0@$
0O$
0L$
0[$
0X$
0g$
0d$
0s$
0p$
0!%
0|$
0-%
0*%
09%
06%
0E%
0B%
0Q%
0N%
0]%
0Z%
0i%
0f%
0u%
0r%
0#&
0~%
0,&
03"
00"
01"
0K"
0H"
0U"
0W"
0T"
0'#
03#
0?#
0K#
0W#
0c#
0o#
0{#
0)$
05$
0A$
0M$
0Y$
0e$
0q$
0}$
0+%
07%
0C%
0O%
0[%
0g%
0s%
0!&
b1110100 ""
0-&
0)"
05"
0M"
0X"
0d"
0p"
0}"
0+#
07#
0C#
0O#
0[#
0g#
0s#
0!$
0-$
09$
0E$
0Q$
0]$
0i$
0u$
0#%
0/%
0;%
0G%
0S%
0_%
0k%
0w%
0%&
0-"
b0 ;"
09"
0Q"
b1 _"
0]"
b1 k"
0i"
b1 w"
0u"
0##
0/#
0;#
0G#
0S#
0_#
0k#
0w#
0%$
01$
0=$
0I$
0U$
0a$
0m$
0y$
0'%
03%
0?%
0K%
0W%
0c%
0o%
0{%
0)&
0'"
0#"
b1 ,
b1 I
b1 _
1@
15
1.
17
0<
b0 A
b0 D
b0 S
b11110000 R
b1 1
b1 e
b1 u
b0 :
b0 G
b0 p
b0 {
0("
1A"
0@"
0L"
0|"
0*#
06#
0B#
0N#
0Z#
0f#
0r#
0~#
0,$
08$
0D$
0P$
0\$
0h$
0t$
0"%
0.%
0:%
0F%
0R%
0^%
0j%
0v%
0$&
b1 4
b1 `
b1 b
0E"
b1 Y
b0 9
b0 [
b0 \
b0 z
b1 Q
b0 /"
0."
b1 G"
1F"
b0 S"
0R"
b0 %#
0$#
b0 1#
00#
b0 =#
0<#
b0 I#
0H#
b0 U#
0T#
b0 a#
0`#
b0 m#
0l#
b0 y#
0x#
b0 '$
0&$
b0 3$
02$
b0 ?$
0>$
b0 K$
0J$
b0 W$
0V$
b0 c$
0b$
b0 o$
0n$
b0 {$
0z$
b0 )%
0(%
b0 5%
04%
b0 A%
0@%
b0 M%
0L%
b0 Y%
0X%
b0 e%
0d%
b0 q%
0p%
b0 }%
0|%
b0 +&
0*&
b1110100 =
b1110100 K
b1110100 a
b1110100 %"
0#
0$"
b10 !"
b10 *"
b10 6"
b10 B"
b10 N"
b10 Z"
b10 f"
b10 r"
b10 ~"
b10 ,#
b10 8#
b10 D#
b10 P#
b10 \#
b10 h#
b10 t#
b10 "$
b10 .$
b10 :$
b10 F$
b10 R$
b10 ^$
b10 j$
b10 v$
b10 $%
b10 0%
b10 <%
b10 H%
b10 T%
b10 `%
b10 l%
b10 x%
b10 &&
0D"
0%
b10 ?
b10 E
b10 |
b10 C
b0 >
b0 ]
b0 ~
07"
1["
1g"
1s"
b1000000 '
b1000000 g
b1000000 n
b11 X
b10 Z
b10 O
b11 M
b10 B
b1000 t
b0 /
b0 J
b0 ^
b0 y
b0 x
b1110100 0
b1110100 o
b1110100 w
b1110100 }
b10 v
b10 +
b11 )
b1000000 2
b1000000 j
b1000000 l
b1000000 3
b1000000 f
b1000000 k
b1000000 s
b10010010000000011 *
b10010010000000011 N
b10010010000000011 T
b10010010000000011 W
b111100 ;
b111100 F
b111100 i
b111100 &
b111100 H
b111100 U
b111100 h
b111100 q
1!
#700000
0!
#725000
1U"
b10 1
b10 e
b10 u
b10 4
b10 `
b10 b
b10 ,
b10 I
b10 _
b1111000 =
b1111000 K
b1111000 a
b1111000 %"
b1111000 ""
0I"
b1 S"
1K"
1H"
1@"
b10 G"
1E"
1D"
b100 >
b100 ]
b100 ~
b1000 :
b1000 G
b1000 p
b1000 {
b1000100 '
b1000100 g
b1000100 n
b100 9
b100 [
b100 \
b100 z
b1000100 2
b1000100 j
b1000100 l
b1001 t
b100 x
b1000100 3
b1000100 f
b1000100 k
b1000100 s
b10000010010010010000011 *
b10000010010010010000011 N
b10000010010010010000011 T
b10000010010010010000011 W
b1001000 ;
b1001000 F
b1001000 i
b1000000 &
b1000000 H
b1000000 U
b1000000 h
b1000000 q
1!
#750000
0!
#775000
0'#
1y"
b0 %#
0{"
0x"
1m"
b1 w"
0o"
0l"
1a"
b1 k"
0c"
0`"
b11 1
b11 e
b11 u
b11 4
b11 `
b11 b
b11 ,
b11 I
b11 _
b1111100 =
b1111100 K
b1111100 a
b1111100 %"
1I"
0K"
0H"
b1111100 ""
1U"
b1 _"
0W"
0T"
0@"
1M"
b1 G"
0E"
b1 S"
1Q"
0D"
1P"
b1000 >
b1000 ]
b1000 ~
b10000 :
b10000 G
b10000 p
b10000 {
b1001000 '
b1001000 g
b1001000 n
b1000 9
b1000 [
b1000 \
b1000 z
b1001000 2
b1001000 j
b1001000 l
b1010 t
b1 /
b1 J
b1 ^
b1 y
b1000 x
b1001000 3
b1001000 f
b1001000 k
b1001000 s
b100000010010010100000011 *
b100000010010010100000011 N
b100000010010010100000011 T
b100000010010010100000011 W
b1010100 ;
b1010100 F
b1010100 i
b1000100 &
b1000100 H
b1000100 U
b1000100 h
b1000100 q
1!
#800000
0!
#825000
1'#
0%
0y"
b1 %#
1{"
1x"
0m"
b10 w"
1o"
1l"
0a"
b10 k"
1c"
1`"
0U"
b10 _"
1W"
1T"
b10000000 =
b10000000 K
b10000000 a
b10000000 %"
b10000000 ""
0I"
b10 S"
1K"
1H"
b10000000 1
b10000000 e
b10000000 u
b10000000 4
b10000000 `
b10000000 b
b0 ,
b0 I
b0 _
05
07
b11 A
b11 D
b11 S
1@"
b10100011 R
b10 G"
1E"
1D"
b1100 >
b1100 ]
b1100 ~
b11000 :
b11000 G
b11000 p
b11000 {
b1001100 '
b1001100 g
b1001100 n
b1100 9
b1100 [
b1100 \
b1100 z
b0 C
b1001100 2
b1001100 j
b1001100 l
b10011 X
b0 Z
b0 O
b10011 M
b0 B
b10 t
b0 /
b0 J
b0 ^
b0 y
b1100 x
b0 +
b10011 )
b1001100 3
b1001100 f
b1001100 k
b1001100 s
b110000010000000100010011 *
b110000010000000100010011 N
b110000010000000100010011 T
b110000010000000100010011 W
b1100000 ;
b1100000 F
b1100000 i
b1001000 &
b1001000 H
b1001000 U
b1001000 h
b1001000 q
1!
#850000
0!
#875000
1%
0'#
b0 1
b0 e
b0 u
b0 4
b0 `
b0 b
b0 =
b0 K
b0 a
b0 %"
0U"
0W"
0T"
0I"
0K"
0H"
0a"
0c"
0`"
0m"
0o"
0l"
b0 ""
0y"
b0 %#
0{"
0x"
0A"
0M"
0E"
b0 S"
0Q"
0D"
0P"
0@"
0Y"
0e"
0q"
b0 >
b0 ]
b0 ~
b0 :
b0 G
b0 p
b0 {
b0 G"
0F"
b0 _"
0^"
b0 k"
0j"
b0 w"
0v"
b1010000 '
b1010000 g
b1010000 n
b0 9
b0 [
b0 \
b0 z
0C"
0["
0g"
0s"
b1010000 2
b1010000 j
b1010000 l
b0 X
b0 M
b0 t
b0 x
b0 v
b0 )
b0 0
b0 o
b0 w
b0 }
b1010000 3
b1010000 f
b1010000 k
b1010000 s
b0 *
b0 N
b0 T
b0 W
b1001100 ;
b1001100 F
b1001100 i
b1001100 &
b1001100 H
b1001100 U
b1001100 h
b1001100 q
1!
#900000
0!
#925000
b1010100 '
b1010100 g
b1010100 n
b1010100 2
b1010100 j
b1010100 l
b1010100 3
b1010100 f
b1010100 k
b1010100 s
b1010000 ;
b1010000 F
b1010000 i
b1010000 &
b1010000 H
b1010000 U
b1010000 h
b1010000 q
1!
#950000
0!
#975000
b1011000 '
b1011000 g
b1011000 n
b1011000 2
b1011000 j
b1011000 l
b1011000 3
b1011000 f
b1011000 k
b1011000 s
b1010100 ;
b1010100 F
b1010100 i
b1010100 &
b1010100 H
b1010100 U
b1010100 h
b1010100 q
1!
#1000000
0!
#1025000
b1011100 '
b1011100 g
b1011100 n
b1011100 2
b1011100 j
b1011100 l
b1011100 3
b1011100 f
b1011100 k
b1011100 s
b1011000 ;
b1011000 F
b1011000 i
b1011000 &
b1011000 H
b1011000 U
b1011000 h
b1011000 q
1!
#1050000
0!
#1075000
b1100000 '
b1100000 g
b1100000 n
b1100000 2
b1100000 j
b1100000 l
b1100000 3
b1100000 f
b1100000 k
b1100000 s
b1011100 ;
b1011100 F
b1011100 i
b1011100 &
b1011100 H
b1011100 U
b1011100 h
b1011100 q
1!
#1100000
0!
#1125000
b1100100 '
b1100100 g
b1100100 n
b1100100 2
b1100100 j
b1100100 l
b1100100 3
b1100100 f
b1100100 k
b1100100 s
b1100000 ;
b1100000 F
b1100000 i
b1100000 &
b1100000 H
b1100000 U
b1100000 h
b1100000 q
1!
#1150000
0!
#1175000
b1101000 '
b1101000 g
b1101000 n
b1101000 2
b1101000 j
b1101000 l
b1101000 3
b1101000 f
b1101000 k
b1101000 s
b1100100 ;
b1100100 F
b1100100 i
b1100100 &
b1100100 H
b1100100 U
b1100100 h
b1100100 q
1!
#1200000
0!
#1225000
b1101100 '
b1101100 g
b1101100 n
b1101100 2
b1101100 j
b1101100 l
b1101100 3
b1101100 f
b1101100 k
b1101100 s
b1101000 ;
b1101000 F
b1101000 i
b1101000 &
b1101000 H
b1101000 U
b1101000 h
b1101000 q
1!
#1250000
0!
#1275000
b1110000 '
b1110000 g
b1110000 n
b1110000 2
b1110000 j
b1110000 l
b1110000 3
b1110000 f
b1110000 k
b1110000 s
b1101100 ;
b1101100 F
b1101100 i
b1101100 &
b1101100 H
b1101100 U
b1101100 h
b1101100 q
1!
#1300000
0!
#1325000
b1110100 '
b1110100 g
b1110100 n
b1110100 2
b1110100 j
b1110100 l
b1110100 3
b1110100 f
b1110100 k
b1110100 s
b1110000 ;
b1110000 F
b1110000 i
b1110000 &
b1110000 H
b1110000 U
b1110000 h
b1110000 q
1!
#1350000
0!
#1375000
b1111000 '
b1111000 g
b1111000 n
b1111000 2
b1111000 j
b1111000 l
b1111000 3
b1111000 f
b1111000 k
b1111000 s
b1110100 ;
b1110100 F
b1110100 i
b1110100 &
b1110100 H
b1110100 U
b1110100 h
b1110100 q
1!
#1400000
0!
#1425000
b1111100 '
b1111100 g
b1111100 n
b1111100 2
b1111100 j
b1111100 l
b1111100 3
b1111100 f
b1111100 k
b1111100 s
b1111000 ;
b1111000 F
b1111000 i
b1111000 &
b1111000 H
b1111000 U
b1111000 h
b1111000 q
1!
#1450000
0!
#1475000
b10000000 '
b10000000 g
b10000000 n
b10000000 2
b10000000 j
b10000000 l
b10000000 3
b10000000 f
b10000000 k
b10000000 s
b1111100 ;
b1111100 F
b1111100 i
b1111100 &
b1111100 H
b1111100 U
b1111100 h
b1111100 q
1!
#1500000
0!
#1525000
bx 4
bx `
bx b
bx ,
bx I
bx _
0%
bx =
bx K
bx a
bx %"
x(
x-
x1"
x3"
x0"
x="
x?"
x<"
xI"
xK"
xH"
xU"
xW"
xT"
xa"
xc"
x`"
xm"
xo"
xl"
xy"
x{"
xx"
x'#
x)#
x&#
x3#
x5#
x2#
x?#
xA#
x>#
xK#
xM#
xJ#
xW#
xY#
xV#
xc#
xe#
xb#
xo#
xq#
xn#
x{#
x}#
xz#
x)$
x+$
x($
x5$
x7$
x4$
xA$
xC$
x@$
xM$
xO$
xL$
xY$
x[$
xX$
xe$
xg$
xd$
xq$
xs$
xp$
x}$
x!%
x|$
x+%
x-%
x*%
x7%
x9%
x6%
xC%
xE%
xB%
xO%
xQ%
xN%
x[%
x]%
xZ%
xg%
xi%
xf%
xs%
xu%
xr%
x!&
x#&
x~%
bx ""
x-&
x,&
bx 1
bx e
bx u
0#
x.
x6
x<
x("
x4"
x@"
xL"
xX"
xd"
xp"
x|"
x*#
x6#
xB#
xN#
xZ#
xf#
xr#
x~#
x,$
x8$
xD$
xP$
x\$
xh$
xt$
x"%
x.%
x:%
xF%
xR%
x^%
xj%
xv%
x$&
bx 8
bx P
bx d
bx m
x@
x5
x7
bx A
bx D
bx S
x-"
x9"
xE"
xQ"
x]"
xi"
xu"
x##
x/#
x;#
xG#
xS#
x_#
xk#
xw#
x%$
x1$
x=$
xI$
xU$
xa$
xm$
xy$
x'%
x3%
x?%
xK%
xW%
xc%
xo%
x{%
x)&
bx R
x,"
x8"
xD"
xP"
x\"
xh"
xt"
x"#
x.#
x:#
xF#
xR#
x^#
xj#
xv#
x$$
x0$
x<$
xH$
xT$
x`$
xl$
xx$
x&%
x2%
x>%
xJ%
xV%
xb%
xn%
xz%
x(&
x)"
x5"
xA"
xM"
xY"
xe"
xq"
x}"
x+#
x7#
xC#
xO#
x[#
xg#
xs#
x!$
x-$
x9$
xE$
xQ$
x]$
xi$
xu$
x#%
x/%
x;%
xG%
xS%
x_%
xk%
xw%
x%&
bx Y
bx >
bx ]
bx ~
bx0 :
bx0 G
bx0 p
bx0 {
bx Q
bx /"
x."
bx ;"
x:"
bx G"
xF"
bx S"
xR"
bx _"
x^"
bx k"
xj"
bx w"
xv"
bx %#
x$#
bx 1#
x0#
bx =#
x<#
bx I#
xH#
bx U#
xT#
bx a#
x`#
bx m#
xl#
bx y#
xx#
bx '$
x&$
bx 3$
x2$
bx ?$
x>$
bx K$
xJ$
bx W$
xV$
bx c$
xb$
bx o$
xn$
bx {$
xz$
bx )%
x(%
bx 5%
x4%
bx A%
x@%
bx M%
xL%
bx Y%
xX%
bx e%
xd%
bx q%
xp%
bx }%
x|%
bx +&
x*&
bx '
bx g
bx n
bx 9
bx [
bx \
bx z
bx C
x+"
x7"
xC"
xO"
x["
xg"
xs"
x!#
x-#
x9#
xE#
xQ#
x]#
xi#
xu#
x#$
x/$
x;$
xG$
xS$
x_$
xk$
xw$
x%%
x1%
x=%
xI%
xU%
xa%
xm%
xy%
x'&
b10000100 2
b10000100 j
b10000100 l
bx X
bx Z
bx O
bx M
bx B
bx t
bx /
bx J
bx ^
bx y
bx x
bx 0
bx o
bx w
bx }
bx v
bx +
bx )
b10000100 3
b10000100 f
b10000100 k
b10000100 s
bx *
bx N
bx T
bx W
bx ;
bx F
bx i
b10000000 &
b10000000 H
b10000000 U
b10000000 h
b10000000 q
1!
#1550000
0!
