{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 20 16:22:23 2022 " "Info: Processing started: Sun Mar 20 16:22:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter_with_set_256 -c counter_with_set_256 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter_with_set_256 -c counter_with_set_256 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_16:inst\|inst4~latch " "Warning: Node \"counter_with_set_16:inst\|inst4~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_16:inst\|inst6~latch " "Warning: Node \"counter_with_set_16:inst\|inst6~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_16:inst\|inst2~latch " "Warning: Node \"counter_with_set_16:inst\|inst2~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_16:inst\|inst~latch " "Warning: Node \"counter_with_set_16:inst\|inst~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_16:inst1\|inst6~latch " "Warning: Node \"counter_with_set_16:inst1\|inst6~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_16:inst1\|inst4~latch " "Warning: Node \"counter_with_set_16:inst1\|inst4~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_16:inst1\|inst2~latch " "Warning: Node \"counter_with_set_16:inst1\|inst2~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_16:inst1\|inst~latch " "Warning: Node \"counter_with_set_16:inst1\|inst~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "DFF " "Info: Assuming node \"DFF\" is an undefined clock" {  } { { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 392 64 232 408 "DFF" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "DFF" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I6 " "Info: Assuming node \"I6\" is an undefined clock" {  } { { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 88 56 224 104 "I6" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I2 " "Info: Assuming node \"I2\" is an undefined clock" {  } { { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 248 56 224 264 "I2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLRN " "Info: Assuming node \"CLRN\" is an undefined clock" {  } { { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 408 64 232 424 "CLRN" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLRN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 424 64 232 440 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I0 " "Info: Assuming node \"I0\" is an undefined clock" {  } { { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 280 56 224 296 "I0" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I1 " "Info: Assuming node \"I1\" is an undefined clock" {  } { { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 264 56 224 280 "I1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I3 " "Info: Assuming node \"I3\" is an undefined clock" {  } { { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 232 56 224 248 "I3" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I4 " "Info: Assuming node \"I4\" is an undefined clock" {  } { { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 120 56 224 136 "I4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I5 " "Info: Assuming node \"I5\" is an undefined clock" {  } { { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 104 56 224 120 "I5" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "28 " "Warning: Found 28 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_16:inst1\|inst~latch " "Info: Detected ripple clock \"counter_with_set_16:inst1\|inst~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst1\|inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_16:inst1\|inst2~latch " "Info: Detected ripple clock \"counter_with_set_16:inst1\|inst2~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst1\|inst2~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_16:inst1\|inst4~latch " "Info: Detected ripple clock \"counter_with_set_16:inst1\|inst4~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst1\|inst4~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_16:inst1\|inst6~latch " "Info: Detected ripple clock \"counter_with_set_16:inst1\|inst6~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst1\|inst6~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_16:inst\|inst~latch " "Info: Detected ripple clock \"counter_with_set_16:inst\|inst~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst\|inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_16:inst\|inst2~latch " "Info: Detected ripple clock \"counter_with_set_16:inst\|inst2~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst\|inst2~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_16:inst\|inst4~latch " "Info: Detected ripple clock \"counter_with_set_16:inst\|inst4~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst\|inst4~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_16:inst1\|inst~_emulated " "Info: Detected ripple clock \"counter_with_set_16:inst1\|inst~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst1\|inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_16:inst1\|inst13 " "Info: Detected gated clock \"counter_with_set_16:inst1\|inst13\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 272 320 200 "inst13" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst1\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_16:inst1\|inst~head_lut " "Info: Detected gated clock \"counter_with_set_16:inst1\|inst~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst1\|inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_16:inst1\|inst2~_emulated " "Info: Detected ripple clock \"counter_with_set_16:inst1\|inst2~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst1\|inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_16:inst1\|inst14 " "Info: Detected gated clock \"counter_with_set_16:inst1\|inst14\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 520 568 200 "inst14" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst1\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_16:inst1\|inst2~head_lut " "Info: Detected gated clock \"counter_with_set_16:inst1\|inst2~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst1\|inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_16:inst1\|inst15 " "Info: Detected gated clock \"counter_with_set_16:inst1\|inst15\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 736 784 200 "inst15" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst1\|inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_16:inst1\|inst4~_emulated " "Info: Detected ripple clock \"counter_with_set_16:inst1\|inst4~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst1\|inst4~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_16:inst1\|inst4~head_lut " "Info: Detected gated clock \"counter_with_set_16:inst1\|inst4~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst1\|inst4~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_16:inst1\|inst6~_emulated " "Info: Detected ripple clock \"counter_with_set_16:inst1\|inst6~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst1\|inst6~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_16:inst1\|inst16 " "Info: Detected gated clock \"counter_with_set_16:inst1\|inst16\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 984 1032 200 "inst16" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst1\|inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_16:inst1\|inst6~head_lut " "Info: Detected gated clock \"counter_with_set_16:inst1\|inst6~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst1\|inst6~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_16:inst\|inst~_emulated " "Info: Detected ripple clock \"counter_with_set_16:inst\|inst~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst\|inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_16:inst\|inst13 " "Info: Detected gated clock \"counter_with_set_16:inst\|inst13\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 272 320 200 "inst13" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_16:inst\|inst~head_lut " "Info: Detected gated clock \"counter_with_set_16:inst\|inst~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst\|inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_16:inst\|inst2~_emulated " "Info: Detected ripple clock \"counter_with_set_16:inst\|inst2~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst\|inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_16:inst\|inst14 " "Info: Detected gated clock \"counter_with_set_16:inst\|inst14\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 520 568 200 "inst14" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_16:inst\|inst2~head_lut " "Info: Detected gated clock \"counter_with_set_16:inst\|inst2~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst\|inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_16:inst\|inst15 " "Info: Detected gated clock \"counter_with_set_16:inst\|inst15\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 736 784 200 "inst15" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst\|inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_16:inst\|inst4~_emulated " "Info: Detected ripple clock \"counter_with_set_16:inst\|inst4~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst\|inst4~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_16:inst\|inst4~head_lut " "Info: Detected gated clock \"counter_with_set_16:inst\|inst4~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_16:inst\|inst4~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "DFF register counter_with_set_16:inst\|inst6~_emulated register counter_with_set_16:inst\|inst6~_emulated 51.1 MHz 19.569 ns Internal " "Info: Clock \"DFF\" has Internal fmax of 51.1 MHz between source register \"counter_with_set_16:inst\|inst6~_emulated\" and destination register \"counter_with_set_16:inst\|inst6~_emulated\" (period= 19.569 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.327 ns + Longest register register " "Info: + Longest register to register delay is 1.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X1_Y16_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 0.638 ns counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X1_Y16_N2 2 " "Info: 2: + IC(0.432 ns) + CELL(0.206 ns) = 0.638 ns; Loc. = LCCOMB_X1_Y16_N2; Fanout = 2; COMB Node = 'counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { counter_with_set_16:inst|inst6~_emulated counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 1.219 ns counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X1_Y16_N0 1 " "Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 1.219 ns; Loc. = LCCOMB_X1_Y16_N0; Fanout = 1; COMB Node = 'counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { counter_with_set_16:inst|inst6~head_lut counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.327 ns counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X1_Y16_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.327 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_16:inst|inst6~data_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.19 % ) " "Info: Total cell delay = 0.520 ns ( 39.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 60.81 % ) " "Info: Total interconnect delay = 0.807 ns ( 60.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_16:inst|inst6~_emulated counter_with_set_16:inst|inst6~head_lut counter_with_set_16:inst|inst6~data_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.327 ns" { counter_with_set_16:inst|inst6~_emulated {} counter_with_set_16:inst|inst6~head_lut {} counter_with_set_16:inst|inst6~data_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.432ns 0.375ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-17.978 ns - Smallest " "Info: - Smallest clock skew is -17.978 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF destination 4.117 ns + Shortest register " "Info: + Shortest clock path from clock \"DFF\" to destination register is 4.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns DFF 1 CLK PIN_10 8 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_10; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 392 64 232 408 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.206 ns) 2.517 ns counter_with_set_16:inst\|inst15 2 COMB LCCOMB_X1_Y16_N26 3 " "Info: 2: + IC(1.336 ns) + CELL(0.206 ns) = 2.517 ns; Loc. = LCCOMB_X1_Y16_N26; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst15'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { DFF counter_with_set_16:inst|inst15 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 736 784 200 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 3.105 ns counter_with_set_16:inst\|inst4~head_lut 3 COMB LCCOMB_X1_Y16_N30 3 " "Info: 3: + IC(0.382 ns) + CELL(0.206 ns) = 3.105 ns; Loc. = LCCOMB_X1_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { counter_with_set_16:inst|inst15 counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.666 ns) 4.117 ns counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X1_Y16_N1 1 " "Info: 4: + IC(0.346 ns) + CELL(0.666 ns) = 4.117 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.053 ns ( 49.87 % ) " "Info: Total cell delay = 2.053 ns ( 49.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.064 ns ( 50.13 % ) " "Info: Total interconnect delay = 2.064 ns ( 50.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.117 ns" { DFF counter_with_set_16:inst|inst15 counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.117 ns" { DFF {} DFF~combout {} counter_with_set_16:inst|inst15 {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.336ns 0.382ns 0.346ns } { 0.000ns 0.975ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF source 22.095 ns - Longest register " "Info: - Longest clock path from clock \"DFF\" to source register is 22.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns DFF 1 CLK PIN_10 8 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_10; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 392 64 232 408 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.926 ns) + CELL(0.206 ns) 3.107 ns counter_with_set_16:inst1\|inst13 2 COMB LCCOMB_X7_Y13_N14 3 " "Info: 2: + IC(1.926 ns) + CELL(0.206 ns) = 3.107 ns; Loc. = LCCOMB_X7_Y13_N14; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst13'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.132 ns" { DFF counter_with_set_16:inst1|inst13 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 272 320 200 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.624 ns) 4.105 ns counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X7_Y13_N10 3 " "Info: 3: + IC(0.374 ns) + CELL(0.624 ns) = 4.105 ns; Loc. = LCCOMB_X7_Y13_N10; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { counter_with_set_16:inst1|inst13 counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 5.422 ns counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X7_Y13_N29 1 " "Info: 4: + IC(0.347 ns) + CELL(0.970 ns) = 5.422 ns; Loc. = LCFF_X7_Y13_N29; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.206 ns) 6.064 ns counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X7_Y13_N6 3 " "Info: 5: + IC(0.436 ns) + CELL(0.206 ns) = 6.064 ns; Loc. = LCCOMB_X7_Y13_N6; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.970 ns) 7.664 ns counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X8_Y13_N11 1 " "Info: 6: + IC(0.630 ns) + CELL(0.970 ns) = 7.664 ns; Loc. = LCFF_X8_Y13_N11; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.370 ns) 8.774 ns counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X7_Y13_N2 3 " "Info: 7: + IC(0.740 ns) + CELL(0.370 ns) = 8.774 ns; Loc. = LCCOMB_X7_Y13_N2; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.970 ns) 10.379 ns counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X8_Y13_N25 1 " "Info: 8: + IC(0.635 ns) + CELL(0.970 ns) = 10.379 ns; Loc. = LCFF_X8_Y13_N25; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.206 ns) 11.323 ns counter_with_set_16:inst1\|inst6~head_lut 9 COMB LCCOMB_X7_Y13_N24 3 " "Info: 9: + IC(0.738 ns) + CELL(0.206 ns) = 11.323 ns; Loc. = LCCOMB_X7_Y13_N24; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.970 ns) 13.675 ns counter_with_set_16:inst\|inst~_emulated 10 REG LCFF_X4_Y15_N3 1 " "Info: 10: + IC(1.382 ns) + CELL(0.970 ns) = 13.675 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.206 ns) 15.338 ns counter_with_set_16:inst\|inst~head_lut 11 COMB LCCOMB_X1_Y16_N18 3 " "Info: 11: + IC(1.457 ns) + CELL(0.206 ns) = 15.338 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.970 ns) 17.686 ns counter_with_set_16:inst\|inst2~_emulated 12 REG LCFF_X4_Y15_N1 1 " "Info: 12: + IC(1.378 ns) + CELL(0.970 ns) = 17.686 ns; Loc. = LCFF_X4_Y15_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.206 ns) 18.949 ns counter_with_set_16:inst\|inst2~head_lut 13 COMB LCCOMB_X1_Y16_N16 3 " "Info: 13: + IC(1.057 ns) + CELL(0.206 ns) = 18.949 ns; Loc. = LCCOMB_X1_Y16_N16; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.970 ns) 20.272 ns counter_with_set_16:inst\|inst4~_emulated 14 REG LCFF_X1_Y16_N5 1 " "Info: 14: + IC(0.353 ns) + CELL(0.970 ns) = 20.272 ns; Loc. = LCFF_X1_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 21.083 ns counter_with_set_16:inst\|inst4~head_lut 15 COMB LCCOMB_X1_Y16_N30 3 " "Info: 15: + IC(0.441 ns) + CELL(0.370 ns) = 21.083 ns; Loc. = LCCOMB_X1_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.666 ns) 22.095 ns counter_with_set_16:inst\|inst6~_emulated 16 REG LCFF_X1_Y16_N1 1 " "Info: 16: + IC(0.346 ns) + CELL(0.666 ns) = 22.095 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.855 ns ( 44.60 % ) " "Info: Total cell delay = 9.855 ns ( 44.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.240 ns ( 55.40 % ) " "Info: Total interconnect delay = 12.240 ns ( 55.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.095 ns" { DFF counter_with_set_16:inst1|inst13 counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.095 ns" { DFF {} DFF~combout {} counter_with_set_16:inst1|inst13 {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst2~_emulated {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst4~_emulated {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.926ns 0.374ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns 1.457ns 1.378ns 1.057ns 0.353ns 0.441ns 0.346ns } { 0.000ns 0.975ns 0.206ns 0.624ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.117 ns" { DFF counter_with_set_16:inst|inst15 counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.117 ns" { DFF {} DFF~combout {} counter_with_set_16:inst|inst15 {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.336ns 0.382ns 0.346ns } { 0.000ns 0.975ns 0.206ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.095 ns" { DFF counter_with_set_16:inst1|inst13 counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.095 ns" { DFF {} DFF~combout {} counter_with_set_16:inst1|inst13 {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst2~_emulated {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst4~_emulated {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.926ns 0.374ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns 1.457ns 1.378ns 1.057ns 0.353ns 0.441ns 0.346ns } { 0.000ns 0.975ns 0.206ns 0.624ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_16:inst|inst6~_emulated counter_with_set_16:inst|inst6~head_lut counter_with_set_16:inst|inst6~data_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.327 ns" { counter_with_set_16:inst|inst6~_emulated {} counter_with_set_16:inst|inst6~head_lut {} counter_with_set_16:inst|inst6~data_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.432ns 0.375ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.117 ns" { DFF counter_with_set_16:inst|inst15 counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.117 ns" { DFF {} DFF~combout {} counter_with_set_16:inst|inst15 {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.336ns 0.382ns 0.346ns } { 0.000ns 0.975ns 0.206ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.095 ns" { DFF counter_with_set_16:inst1|inst13 counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.095 ns" { DFF {} DFF~combout {} counter_with_set_16:inst1|inst13 {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst2~_emulated {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst4~_emulated {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.926ns 0.374ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns 1.457ns 1.378ns 1.057ns 0.353ns 0.441ns 0.346ns } { 0.000ns 0.975ns 0.206ns 0.624ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "I6 register register counter_with_set_16:inst\|inst6~_emulated counter_with_set_16:inst\|inst6~_emulated 360.1 MHz Internal " "Info: Clock \"I6\" Internal fmax is restricted to 360.1 MHz between source register \"counter_with_set_16:inst\|inst6~_emulated\" and destination register \"counter_with_set_16:inst\|inst6~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.327 ns + Longest register register " "Info: + Longest register to register delay is 1.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X1_Y16_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 0.638 ns counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X1_Y16_N2 2 " "Info: 2: + IC(0.432 ns) + CELL(0.206 ns) = 0.638 ns; Loc. = LCCOMB_X1_Y16_N2; Fanout = 2; COMB Node = 'counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { counter_with_set_16:inst|inst6~_emulated counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 1.219 ns counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X1_Y16_N0 1 " "Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 1.219 ns; Loc. = LCCOMB_X1_Y16_N0; Fanout = 1; COMB Node = 'counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { counter_with_set_16:inst|inst6~head_lut counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.327 ns counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X1_Y16_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.327 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_16:inst|inst6~data_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.19 % ) " "Info: Total cell delay = 0.520 ns ( 39.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 60.81 % ) " "Info: Total interconnect delay = 0.807 ns ( 60.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_16:inst|inst6~_emulated counter_with_set_16:inst|inst6~head_lut counter_with_set_16:inst|inst6~data_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.327 ns" { counter_with_set_16:inst|inst6~_emulated {} counter_with_set_16:inst|inst6~head_lut {} counter_with_set_16:inst|inst6~data_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.432ns 0.375ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I6 destination 3.897 ns + Shortest register " "Info: + Shortest clock path from clock \"I6\" to destination register is 3.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns I6 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'I6'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6 } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 88 56 224 104 "I6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.319 ns) 2.297 ns counter_with_set_16:inst\|inst15 2 COMB LCCOMB_X1_Y16_N26 3 " "Info: 2: + IC(0.983 ns) + CELL(0.319 ns) = 2.297 ns; Loc. = LCCOMB_X1_Y16_N26; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst15'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { I6 counter_with_set_16:inst|inst15 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 736 784 200 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 2.885 ns counter_with_set_16:inst\|inst4~head_lut 3 COMB LCCOMB_X1_Y16_N30 3 " "Info: 3: + IC(0.382 ns) + CELL(0.206 ns) = 2.885 ns; Loc. = LCCOMB_X1_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { counter_with_set_16:inst|inst15 counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.666 ns) 3.897 ns counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X1_Y16_N1 1 " "Info: 4: + IC(0.346 ns) + CELL(0.666 ns) = 3.897 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 56.09 % ) " "Info: Total cell delay = 2.186 ns ( 56.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.711 ns ( 43.91 % ) " "Info: Total interconnect delay = 1.711 ns ( 43.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { I6 counter_with_set_16:inst|inst15 counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { I6 {} I6~combout {} counter_with_set_16:inst|inst15 {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 0.983ns 0.382ns 0.346ns } { 0.000ns 0.995ns 0.319ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I6 source 3.897 ns - Longest register " "Info: - Longest clock path from clock \"I6\" to source register is 3.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns I6 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'I6'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6 } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 88 56 224 104 "I6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.319 ns) 2.297 ns counter_with_set_16:inst\|inst15 2 COMB LCCOMB_X1_Y16_N26 3 " "Info: 2: + IC(0.983 ns) + CELL(0.319 ns) = 2.297 ns; Loc. = LCCOMB_X1_Y16_N26; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst15'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { I6 counter_with_set_16:inst|inst15 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 736 784 200 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 2.885 ns counter_with_set_16:inst\|inst4~head_lut 3 COMB LCCOMB_X1_Y16_N30 3 " "Info: 3: + IC(0.382 ns) + CELL(0.206 ns) = 2.885 ns; Loc. = LCCOMB_X1_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { counter_with_set_16:inst|inst15 counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.666 ns) 3.897 ns counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X1_Y16_N1 1 " "Info: 4: + IC(0.346 ns) + CELL(0.666 ns) = 3.897 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 56.09 % ) " "Info: Total cell delay = 2.186 ns ( 56.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.711 ns ( 43.91 % ) " "Info: Total interconnect delay = 1.711 ns ( 43.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { I6 counter_with_set_16:inst|inst15 counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { I6 {} I6~combout {} counter_with_set_16:inst|inst15 {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 0.983ns 0.382ns 0.346ns } { 0.000ns 0.995ns 0.319ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { I6 counter_with_set_16:inst|inst15 counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { I6 {} I6~combout {} counter_with_set_16:inst|inst15 {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 0.983ns 0.382ns 0.346ns } { 0.000ns 0.995ns 0.319ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_16:inst|inst6~_emulated counter_with_set_16:inst|inst6~head_lut counter_with_set_16:inst|inst6~data_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.327 ns" { counter_with_set_16:inst|inst6~_emulated {} counter_with_set_16:inst|inst6~head_lut {} counter_with_set_16:inst|inst6~data_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.432ns 0.375ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { I6 counter_with_set_16:inst|inst15 counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { I6 {} I6~combout {} counter_with_set_16:inst|inst15 {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 0.983ns 0.382ns 0.346ns } { 0.000ns 0.995ns 0.319ns 0.206ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { counter_with_set_16:inst|inst6~_emulated {} } {  } {  } "" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I2 register counter_with_set_16:inst\|inst~_emulated register counter_with_set_16:inst\|inst~_emulated 273.07 MHz 3.662 ns Internal " "Info: Clock \"I2\" has Internal fmax of 273.07 MHz between source register \"counter_with_set_16:inst\|inst~_emulated\" and destination register \"counter_with_set_16:inst\|inst~_emulated\" (period= 3.662 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.398 ns + Longest register register " "Info: + Longest register to register delay is 3.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_16:inst\|inst~_emulated 1 REG LCFF_X4_Y15_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.206 ns) 1.663 ns counter_with_set_16:inst\|inst~head_lut 2 COMB LCCOMB_X1_Y16_N18 3 " "Info: 2: + IC(1.457 ns) + CELL(0.206 ns) = 1.663 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.206 ns) 3.290 ns counter_with_set_16:inst\|inst~data_lut 3 COMB LCCOMB_X4_Y15_N2 1 " "Info: 3: + IC(1.421 ns) + CELL(0.206 ns) = 3.290 ns; Loc. = LCCOMB_X4_Y15_N2; Fanout = 1; COMB Node = 'counter_with_set_16:inst\|inst~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.398 ns counter_with_set_16:inst\|inst~_emulated 4 REG LCFF_X4_Y15_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.398 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_16:inst|inst~data_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 15.30 % ) " "Info: Total cell delay = 0.520 ns ( 15.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.878 ns ( 84.70 % ) " "Info: Total interconnect delay = 2.878 ns ( 84.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.398 ns" { counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst~data_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.398 ns" { counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst~data_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 1.457ns 1.421ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I2 destination 8.332 ns + Shortest register " "Info: + Shortest clock path from clock \"I2\" to destination register is 8.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns I2 1 CLK PIN_27 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 1; CLK Node = 'I2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2 } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 248 56 224 264 "I2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.206 ns) 2.839 ns counter_with_set_16:inst1\|inst15 2 COMB LCCOMB_X8_Y13_N18 3 " "Info: 2: + IC(1.503 ns) + CELL(0.206 ns) = 2.839 ns; Loc. = LCCOMB_X8_Y13_N18; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst15'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { I2 counter_with_set_16:inst1|inst15 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 736 784 200 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.206 ns) 3.735 ns counter_with_set_16:inst1\|inst4~head_lut 3 COMB LCCOMB_X7_Y13_N2 3 " "Info: 3: + IC(0.690 ns) + CELL(0.206 ns) = 3.735 ns; Loc. = LCCOMB_X7_Y13_N2; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { counter_with_set_16:inst1|inst15 counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.970 ns) 5.340 ns counter_with_set_16:inst1\|inst6~_emulated 4 REG LCFF_X8_Y13_N25 1 " "Info: 4: + IC(0.635 ns) + CELL(0.970 ns) = 5.340 ns; Loc. = LCFF_X8_Y13_N25; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.206 ns) 6.284 ns counter_with_set_16:inst1\|inst6~head_lut 5 COMB LCCOMB_X7_Y13_N24 3 " "Info: 5: + IC(0.738 ns) + CELL(0.206 ns) = 6.284 ns; Loc. = LCCOMB_X7_Y13_N24; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.666 ns) 8.332 ns counter_with_set_16:inst\|inst~_emulated 6 REG LCFF_X4_Y15_N3 1 " "Info: 6: + IC(1.382 ns) + CELL(0.666 ns) = 8.332 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.384 ns ( 40.61 % ) " "Info: Total cell delay = 3.384 ns ( 40.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.948 ns ( 59.39 % ) " "Info: Total interconnect delay = 4.948 ns ( 59.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.332 ns" { I2 counter_with_set_16:inst1|inst15 counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.332 ns" { I2 {} I2~combout {} counter_with_set_16:inst1|inst15 {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 1.503ns 0.690ns 0.635ns 0.738ns 1.382ns } { 0.000ns 1.130ns 0.206ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I2 source 8.332 ns - Longest register " "Info: - Longest clock path from clock \"I2\" to source register is 8.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns I2 1 CLK PIN_27 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 1; CLK Node = 'I2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2 } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 248 56 224 264 "I2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.206 ns) 2.839 ns counter_with_set_16:inst1\|inst15 2 COMB LCCOMB_X8_Y13_N18 3 " "Info: 2: + IC(1.503 ns) + CELL(0.206 ns) = 2.839 ns; Loc. = LCCOMB_X8_Y13_N18; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst15'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { I2 counter_with_set_16:inst1|inst15 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 736 784 200 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.206 ns) 3.735 ns counter_with_set_16:inst1\|inst4~head_lut 3 COMB LCCOMB_X7_Y13_N2 3 " "Info: 3: + IC(0.690 ns) + CELL(0.206 ns) = 3.735 ns; Loc. = LCCOMB_X7_Y13_N2; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { counter_with_set_16:inst1|inst15 counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.970 ns) 5.340 ns counter_with_set_16:inst1\|inst6~_emulated 4 REG LCFF_X8_Y13_N25 1 " "Info: 4: + IC(0.635 ns) + CELL(0.970 ns) = 5.340 ns; Loc. = LCFF_X8_Y13_N25; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.206 ns) 6.284 ns counter_with_set_16:inst1\|inst6~head_lut 5 COMB LCCOMB_X7_Y13_N24 3 " "Info: 5: + IC(0.738 ns) + CELL(0.206 ns) = 6.284 ns; Loc. = LCCOMB_X7_Y13_N24; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.666 ns) 8.332 ns counter_with_set_16:inst\|inst~_emulated 6 REG LCFF_X4_Y15_N3 1 " "Info: 6: + IC(1.382 ns) + CELL(0.666 ns) = 8.332 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.384 ns ( 40.61 % ) " "Info: Total cell delay = 3.384 ns ( 40.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.948 ns ( 59.39 % ) " "Info: Total interconnect delay = 4.948 ns ( 59.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.332 ns" { I2 counter_with_set_16:inst1|inst15 counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.332 ns" { I2 {} I2~combout {} counter_with_set_16:inst1|inst15 {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 1.503ns 0.690ns 0.635ns 0.738ns 1.382ns } { 0.000ns 1.130ns 0.206ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.332 ns" { I2 counter_with_set_16:inst1|inst15 counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.332 ns" { I2 {} I2~combout {} counter_with_set_16:inst1|inst15 {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 1.503ns 0.690ns 0.635ns 0.738ns 1.382ns } { 0.000ns 1.130ns 0.206ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.398 ns" { counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst~data_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.398 ns" { counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst~data_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 1.457ns 1.421ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.332 ns" { I2 counter_with_set_16:inst1|inst15 counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.332 ns" { I2 {} I2~combout {} counter_with_set_16:inst1|inst15 {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 1.503ns 0.690ns 0.635ns 0.738ns 1.382ns } { 0.000ns 1.130ns 0.206ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLRN register counter_with_set_16:inst\|inst6~_emulated register counter_with_set_16:inst\|inst6~_emulated 52.63 MHz 19.0 ns Internal " "Info: Clock \"CLRN\" has Internal fmax of 52.63 MHz between source register \"counter_with_set_16:inst\|inst6~_emulated\" and destination register \"counter_with_set_16:inst\|inst6~_emulated\" (period= 19.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.327 ns + Longest register register " "Info: + Longest register to register delay is 1.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X1_Y16_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 0.638 ns counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X1_Y16_N2 2 " "Info: 2: + IC(0.432 ns) + CELL(0.206 ns) = 0.638 ns; Loc. = LCCOMB_X1_Y16_N2; Fanout = 2; COMB Node = 'counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { counter_with_set_16:inst|inst6~_emulated counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 1.219 ns counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X1_Y16_N0 1 " "Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 1.219 ns; Loc. = LCCOMB_X1_Y16_N0; Fanout = 1; COMB Node = 'counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { counter_with_set_16:inst|inst6~head_lut counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.327 ns counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X1_Y16_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.327 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_16:inst|inst6~data_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.19 % ) " "Info: Total cell delay = 0.520 ns ( 39.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 60.81 % ) " "Info: Total interconnect delay = 0.807 ns ( 60.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_16:inst|inst6~_emulated counter_with_set_16:inst|inst6~head_lut counter_with_set_16:inst|inst6~data_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.327 ns" { counter_with_set_16:inst|inst6~_emulated {} counter_with_set_16:inst|inst6~head_lut {} counter_with_set_16:inst|inst6~data_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.432ns 0.375ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-17.409 ns - Smallest " "Info: - Smallest clock skew is -17.409 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 3.663 ns + Shortest register " "Info: + Shortest clock path from clock \"CLRN\" to destination register is 3.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CLRN 1 CLK PIN_11 24 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_11; Fanout = 24; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 408 64 232 424 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.624 ns) 2.651 ns counter_with_set_16:inst\|inst4~head_lut 2 COMB LCCOMB_X1_Y16_N30 3 " "Info: 2: + IC(1.042 ns) + CELL(0.624 ns) = 2.651 ns; Loc. = LCCOMB_X1_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { CLRN counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.666 ns) 3.663 ns counter_with_set_16:inst\|inst6~_emulated 3 REG LCFF_X1_Y16_N1 1 " "Info: 3: + IC(0.346 ns) + CELL(0.666 ns) = 3.663 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.275 ns ( 62.11 % ) " "Info: Total cell delay = 2.275 ns ( 62.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.388 ns ( 37.89 % ) " "Info: Total interconnect delay = 1.388 ns ( 37.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.663 ns" { CLRN counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.663 ns" { CLRN {} CLRN~combout {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.042ns 0.346ns } { 0.000ns 0.985ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN source 21.072 ns - Longest register " "Info: - Longest clock path from clock \"CLRN\" to source register is 21.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CLRN 1 CLK PIN_11 24 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_11; Fanout = 24; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 408 64 232 424 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.206 ns) 3.082 ns counter_with_set_16:inst1\|inst~head_lut 2 COMB LCCOMB_X7_Y13_N10 3 " "Info: 2: + IC(1.891 ns) + CELL(0.206 ns) = 3.082 ns; Loc. = LCCOMB_X7_Y13_N10; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { CLRN counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 4.399 ns counter_with_set_16:inst1\|inst2~_emulated 3 REG LCFF_X7_Y13_N29 1 " "Info: 3: + IC(0.347 ns) + CELL(0.970 ns) = 4.399 ns; Loc. = LCFF_X7_Y13_N29; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.206 ns) 5.041 ns counter_with_set_16:inst1\|inst2~head_lut 4 COMB LCCOMB_X7_Y13_N6 3 " "Info: 4: + IC(0.436 ns) + CELL(0.206 ns) = 5.041 ns; Loc. = LCCOMB_X7_Y13_N6; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.970 ns) 6.641 ns counter_with_set_16:inst1\|inst4~_emulated 5 REG LCFF_X8_Y13_N11 1 " "Info: 5: + IC(0.630 ns) + CELL(0.970 ns) = 6.641 ns; Loc. = LCFF_X8_Y13_N11; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.370 ns) 7.751 ns counter_with_set_16:inst1\|inst4~head_lut 6 COMB LCCOMB_X7_Y13_N2 3 " "Info: 6: + IC(0.740 ns) + CELL(0.370 ns) = 7.751 ns; Loc. = LCCOMB_X7_Y13_N2; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.970 ns) 9.356 ns counter_with_set_16:inst1\|inst6~_emulated 7 REG LCFF_X8_Y13_N25 1 " "Info: 7: + IC(0.635 ns) + CELL(0.970 ns) = 9.356 ns; Loc. = LCFF_X8_Y13_N25; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.206 ns) 10.300 ns counter_with_set_16:inst1\|inst6~head_lut 8 COMB LCCOMB_X7_Y13_N24 3 " "Info: 8: + IC(0.738 ns) + CELL(0.206 ns) = 10.300 ns; Loc. = LCCOMB_X7_Y13_N24; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.970 ns) 12.652 ns counter_with_set_16:inst\|inst~_emulated 9 REG LCFF_X4_Y15_N3 1 " "Info: 9: + IC(1.382 ns) + CELL(0.970 ns) = 12.652 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.206 ns) 14.315 ns counter_with_set_16:inst\|inst~head_lut 10 COMB LCCOMB_X1_Y16_N18 3 " "Info: 10: + IC(1.457 ns) + CELL(0.206 ns) = 14.315 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.970 ns) 16.663 ns counter_with_set_16:inst\|inst2~_emulated 11 REG LCFF_X4_Y15_N1 1 " "Info: 11: + IC(1.378 ns) + CELL(0.970 ns) = 16.663 ns; Loc. = LCFF_X4_Y15_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.206 ns) 17.926 ns counter_with_set_16:inst\|inst2~head_lut 12 COMB LCCOMB_X1_Y16_N16 3 " "Info: 12: + IC(1.057 ns) + CELL(0.206 ns) = 17.926 ns; Loc. = LCCOMB_X1_Y16_N16; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.970 ns) 19.249 ns counter_with_set_16:inst\|inst4~_emulated 13 REG LCFF_X1_Y16_N5 1 " "Info: 13: + IC(0.353 ns) + CELL(0.970 ns) = 19.249 ns; Loc. = LCFF_X1_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 20.060 ns counter_with_set_16:inst\|inst4~head_lut 14 COMB LCCOMB_X1_Y16_N30 3 " "Info: 14: + IC(0.441 ns) + CELL(0.370 ns) = 20.060 ns; Loc. = LCCOMB_X1_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.666 ns) 21.072 ns counter_with_set_16:inst\|inst6~_emulated 15 REG LCFF_X1_Y16_N1 1 " "Info: 15: + IC(0.346 ns) + CELL(0.666 ns) = 21.072 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.241 ns ( 43.85 % ) " "Info: Total cell delay = 9.241 ns ( 43.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.831 ns ( 56.15 % ) " "Info: Total interconnect delay = 11.831 ns ( 56.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "21.072 ns" { CLRN counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "21.072 ns" { CLRN {} CLRN~combout {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst2~_emulated {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst4~_emulated {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.891ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns 1.457ns 1.378ns 1.057ns 0.353ns 0.441ns 0.346ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.663 ns" { CLRN counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.663 ns" { CLRN {} CLRN~combout {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.042ns 0.346ns } { 0.000ns 0.985ns 0.624ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "21.072 ns" { CLRN counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "21.072 ns" { CLRN {} CLRN~combout {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst2~_emulated {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst4~_emulated {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.891ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns 1.457ns 1.378ns 1.057ns 0.353ns 0.441ns 0.346ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_16:inst|inst6~_emulated counter_with_set_16:inst|inst6~head_lut counter_with_set_16:inst|inst6~data_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.327 ns" { counter_with_set_16:inst|inst6~_emulated {} counter_with_set_16:inst|inst6~head_lut {} counter_with_set_16:inst|inst6~data_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.432ns 0.375ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.663 ns" { CLRN counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.663 ns" { CLRN {} CLRN~combout {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.042ns 0.346ns } { 0.000ns 0.985ns 0.624ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "21.072 ns" { CLRN counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "21.072 ns" { CLRN {} CLRN~combout {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst2~_emulated {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst4~_emulated {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.891ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns 1.457ns 1.378ns 1.057ns 0.353ns 0.441ns 0.346ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register counter_with_set_16:inst\|inst~_emulated register counter_with_set_16:inst\|inst~_emulated 273.07 MHz 3.662 ns Internal " "Info: Clock \"CP\" has Internal fmax of 273.07 MHz between source register \"counter_with_set_16:inst\|inst~_emulated\" and destination register \"counter_with_set_16:inst\|inst~_emulated\" (period= 3.662 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.398 ns + Longest register register " "Info: + Longest register to register delay is 3.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_16:inst\|inst~_emulated 1 REG LCFF_X4_Y15_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.206 ns) 1.663 ns counter_with_set_16:inst\|inst~head_lut 2 COMB LCCOMB_X1_Y16_N18 3 " "Info: 2: + IC(1.457 ns) + CELL(0.206 ns) = 1.663 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.206 ns) 3.290 ns counter_with_set_16:inst\|inst~data_lut 3 COMB LCCOMB_X4_Y15_N2 1 " "Info: 3: + IC(1.421 ns) + CELL(0.206 ns) = 3.290 ns; Loc. = LCCOMB_X4_Y15_N2; Fanout = 1; COMB Node = 'counter_with_set_16:inst\|inst~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.398 ns counter_with_set_16:inst\|inst~_emulated 4 REG LCFF_X4_Y15_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.398 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_16:inst|inst~data_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 15.30 % ) " "Info: Total cell delay = 0.520 ns ( 15.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.878 ns ( 84.70 % ) " "Info: Total interconnect delay = 2.878 ns ( 84.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.398 ns" { counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst~data_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.398 ns" { counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst~data_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 1.457ns 1.421ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 14.354 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 14.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 424 64 232 440 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.324 ns) + CELL(0.970 ns) 4.279 ns counter_with_set_16:inst1\|inst~_emulated 2 REG LCFF_X7_Y13_N9 1 " "Info: 2: + IC(2.324 ns) + CELL(0.970 ns) = 4.279 ns; Loc. = LCFF_X7_Y13_N9; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.294 ns" { CP counter_with_set_16:inst1|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.370 ns) 5.088 ns counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X7_Y13_N10 3 " "Info: 3: + IC(0.439 ns) + CELL(0.370 ns) = 5.088 ns; Loc. = LCCOMB_X7_Y13_N10; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { counter_with_set_16:inst1|inst~_emulated counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 6.405 ns counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X7_Y13_N29 1 " "Info: 4: + IC(0.347 ns) + CELL(0.970 ns) = 6.405 ns; Loc. = LCFF_X7_Y13_N29; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.206 ns) 7.047 ns counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X7_Y13_N6 3 " "Info: 5: + IC(0.436 ns) + CELL(0.206 ns) = 7.047 ns; Loc. = LCCOMB_X7_Y13_N6; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.970 ns) 8.647 ns counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X8_Y13_N11 1 " "Info: 6: + IC(0.630 ns) + CELL(0.970 ns) = 8.647 ns; Loc. = LCFF_X8_Y13_N11; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.370 ns) 9.757 ns counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X7_Y13_N2 3 " "Info: 7: + IC(0.740 ns) + CELL(0.370 ns) = 9.757 ns; Loc. = LCCOMB_X7_Y13_N2; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.970 ns) 11.362 ns counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X8_Y13_N25 1 " "Info: 8: + IC(0.635 ns) + CELL(0.970 ns) = 11.362 ns; Loc. = LCFF_X8_Y13_N25; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.206 ns) 12.306 ns counter_with_set_16:inst1\|inst6~head_lut 9 COMB LCCOMB_X7_Y13_N24 3 " "Info: 9: + IC(0.738 ns) + CELL(0.206 ns) = 12.306 ns; Loc. = LCCOMB_X7_Y13_N24; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.666 ns) 14.354 ns counter_with_set_16:inst\|inst~_emulated 10 REG LCFF_X4_Y15_N3 1 " "Info: 10: + IC(1.382 ns) + CELL(0.666 ns) = 14.354 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.683 ns ( 46.56 % ) " "Info: Total cell delay = 6.683 ns ( 46.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.671 ns ( 53.44 % ) " "Info: Total interconnect delay = 7.671 ns ( 53.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "14.354 ns" { CP counter_with_set_16:inst1|inst~_emulated counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "14.354 ns" { CP {} CP~combout {} counter_with_set_16:inst1|inst~_emulated {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 2.324ns 0.439ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 14.354 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 14.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 424 64 232 440 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.324 ns) + CELL(0.970 ns) 4.279 ns counter_with_set_16:inst1\|inst~_emulated 2 REG LCFF_X7_Y13_N9 1 " "Info: 2: + IC(2.324 ns) + CELL(0.970 ns) = 4.279 ns; Loc. = LCFF_X7_Y13_N9; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.294 ns" { CP counter_with_set_16:inst1|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.370 ns) 5.088 ns counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X7_Y13_N10 3 " "Info: 3: + IC(0.439 ns) + CELL(0.370 ns) = 5.088 ns; Loc. = LCCOMB_X7_Y13_N10; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { counter_with_set_16:inst1|inst~_emulated counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 6.405 ns counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X7_Y13_N29 1 " "Info: 4: + IC(0.347 ns) + CELL(0.970 ns) = 6.405 ns; Loc. = LCFF_X7_Y13_N29; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.206 ns) 7.047 ns counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X7_Y13_N6 3 " "Info: 5: + IC(0.436 ns) + CELL(0.206 ns) = 7.047 ns; Loc. = LCCOMB_X7_Y13_N6; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.970 ns) 8.647 ns counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X8_Y13_N11 1 " "Info: 6: + IC(0.630 ns) + CELL(0.970 ns) = 8.647 ns; Loc. = LCFF_X8_Y13_N11; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.370 ns) 9.757 ns counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X7_Y13_N2 3 " "Info: 7: + IC(0.740 ns) + CELL(0.370 ns) = 9.757 ns; Loc. = LCCOMB_X7_Y13_N2; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.970 ns) 11.362 ns counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X8_Y13_N25 1 " "Info: 8: + IC(0.635 ns) + CELL(0.970 ns) = 11.362 ns; Loc. = LCFF_X8_Y13_N25; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.206 ns) 12.306 ns counter_with_set_16:inst1\|inst6~head_lut 9 COMB LCCOMB_X7_Y13_N24 3 " "Info: 9: + IC(0.738 ns) + CELL(0.206 ns) = 12.306 ns; Loc. = LCCOMB_X7_Y13_N24; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.666 ns) 14.354 ns counter_with_set_16:inst\|inst~_emulated 10 REG LCFF_X4_Y15_N3 1 " "Info: 10: + IC(1.382 ns) + CELL(0.666 ns) = 14.354 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.683 ns ( 46.56 % ) " "Info: Total cell delay = 6.683 ns ( 46.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.671 ns ( 53.44 % ) " "Info: Total interconnect delay = 7.671 ns ( 53.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "14.354 ns" { CP counter_with_set_16:inst1|inst~_emulated counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "14.354 ns" { CP {} CP~combout {} counter_with_set_16:inst1|inst~_emulated {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 2.324ns 0.439ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "14.354 ns" { CP counter_with_set_16:inst1|inst~_emulated counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "14.354 ns" { CP {} CP~combout {} counter_with_set_16:inst1|inst~_emulated {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 2.324ns 0.439ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.398 ns" { counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst~data_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.398 ns" { counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst~data_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 1.457ns 1.421ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "14.354 ns" { CP counter_with_set_16:inst1|inst~_emulated counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "14.354 ns" { CP {} CP~combout {} counter_with_set_16:inst1|inst~_emulated {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 2.324ns 0.439ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I0 register counter_with_set_16:inst\|inst~_emulated register counter_with_set_16:inst\|inst~_emulated 273.07 MHz 3.662 ns Internal " "Info: Clock \"I0\" has Internal fmax of 273.07 MHz between source register \"counter_with_set_16:inst\|inst~_emulated\" and destination register \"counter_with_set_16:inst\|inst~_emulated\" (period= 3.662 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.398 ns + Longest register register " "Info: + Longest register to register delay is 3.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_16:inst\|inst~_emulated 1 REG LCFF_X4_Y15_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.206 ns) 1.663 ns counter_with_set_16:inst\|inst~head_lut 2 COMB LCCOMB_X1_Y16_N18 3 " "Info: 2: + IC(1.457 ns) + CELL(0.206 ns) = 1.663 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.206 ns) 3.290 ns counter_with_set_16:inst\|inst~data_lut 3 COMB LCCOMB_X4_Y15_N2 1 " "Info: 3: + IC(1.421 ns) + CELL(0.206 ns) = 3.290 ns; Loc. = LCCOMB_X4_Y15_N2; Fanout = 1; COMB Node = 'counter_with_set_16:inst\|inst~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.398 ns counter_with_set_16:inst\|inst~_emulated 4 REG LCFF_X4_Y15_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.398 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_16:inst|inst~data_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 15.30 % ) " "Info: Total cell delay = 0.520 ns ( 15.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.878 ns ( 84.70 % ) " "Info: Total interconnect delay = 2.878 ns ( 84.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.398 ns" { counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst~data_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.398 ns" { counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst~data_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 1.457ns 1.421ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I0 destination 13.447 ns + Shortest register " "Info: + Shortest clock path from clock \"I0\" to destination register is 13.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns I0 1 CLK PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'I0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I0 } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 280 56 224 296 "I0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.869 ns) + CELL(0.319 ns) 3.183 ns counter_with_set_16:inst1\|inst13 2 COMB LCCOMB_X7_Y13_N14 3 " "Info: 2: + IC(1.869 ns) + CELL(0.319 ns) = 3.183 ns; Loc. = LCCOMB_X7_Y13_N14; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst13'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { I0 counter_with_set_16:inst1|inst13 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 272 320 200 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.624 ns) 4.181 ns counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X7_Y13_N10 3 " "Info: 3: + IC(0.374 ns) + CELL(0.624 ns) = 4.181 ns; Loc. = LCCOMB_X7_Y13_N10; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { counter_with_set_16:inst1|inst13 counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 5.498 ns counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X7_Y13_N29 1 " "Info: 4: + IC(0.347 ns) + CELL(0.970 ns) = 5.498 ns; Loc. = LCFF_X7_Y13_N29; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.206 ns) 6.140 ns counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X7_Y13_N6 3 " "Info: 5: + IC(0.436 ns) + CELL(0.206 ns) = 6.140 ns; Loc. = LCCOMB_X7_Y13_N6; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.970 ns) 7.740 ns counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X8_Y13_N11 1 " "Info: 6: + IC(0.630 ns) + CELL(0.970 ns) = 7.740 ns; Loc. = LCFF_X8_Y13_N11; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.370 ns) 8.850 ns counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X7_Y13_N2 3 " "Info: 7: + IC(0.740 ns) + CELL(0.370 ns) = 8.850 ns; Loc. = LCCOMB_X7_Y13_N2; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.970 ns) 10.455 ns counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X8_Y13_N25 1 " "Info: 8: + IC(0.635 ns) + CELL(0.970 ns) = 10.455 ns; Loc. = LCFF_X8_Y13_N25; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.206 ns) 11.399 ns counter_with_set_16:inst1\|inst6~head_lut 9 COMB LCCOMB_X7_Y13_N24 3 " "Info: 9: + IC(0.738 ns) + CELL(0.206 ns) = 11.399 ns; Loc. = LCCOMB_X7_Y13_N24; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.666 ns) 13.447 ns counter_with_set_16:inst\|inst~_emulated 10 REG LCFF_X4_Y15_N3 1 " "Info: 10: + IC(1.382 ns) + CELL(0.666 ns) = 13.447 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.296 ns ( 46.82 % ) " "Info: Total cell delay = 6.296 ns ( 46.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.151 ns ( 53.18 % ) " "Info: Total interconnect delay = 7.151 ns ( 53.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "13.447 ns" { I0 counter_with_set_16:inst1|inst13 counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "13.447 ns" { I0 {} I0~combout {} counter_with_set_16:inst1|inst13 {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 1.869ns 0.374ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns } { 0.000ns 0.995ns 0.319ns 0.624ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I0 source 13.447 ns - Longest register " "Info: - Longest clock path from clock \"I0\" to source register is 13.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns I0 1 CLK PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'I0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I0 } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 280 56 224 296 "I0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.869 ns) + CELL(0.319 ns) 3.183 ns counter_with_set_16:inst1\|inst13 2 COMB LCCOMB_X7_Y13_N14 3 " "Info: 2: + IC(1.869 ns) + CELL(0.319 ns) = 3.183 ns; Loc. = LCCOMB_X7_Y13_N14; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst13'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { I0 counter_with_set_16:inst1|inst13 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 272 320 200 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.624 ns) 4.181 ns counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X7_Y13_N10 3 " "Info: 3: + IC(0.374 ns) + CELL(0.624 ns) = 4.181 ns; Loc. = LCCOMB_X7_Y13_N10; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { counter_with_set_16:inst1|inst13 counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 5.498 ns counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X7_Y13_N29 1 " "Info: 4: + IC(0.347 ns) + CELL(0.970 ns) = 5.498 ns; Loc. = LCFF_X7_Y13_N29; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.206 ns) 6.140 ns counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X7_Y13_N6 3 " "Info: 5: + IC(0.436 ns) + CELL(0.206 ns) = 6.140 ns; Loc. = LCCOMB_X7_Y13_N6; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.970 ns) 7.740 ns counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X8_Y13_N11 1 " "Info: 6: + IC(0.630 ns) + CELL(0.970 ns) = 7.740 ns; Loc. = LCFF_X8_Y13_N11; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.370 ns) 8.850 ns counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X7_Y13_N2 3 " "Info: 7: + IC(0.740 ns) + CELL(0.370 ns) = 8.850 ns; Loc. = LCCOMB_X7_Y13_N2; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.970 ns) 10.455 ns counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X8_Y13_N25 1 " "Info: 8: + IC(0.635 ns) + CELL(0.970 ns) = 10.455 ns; Loc. = LCFF_X8_Y13_N25; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.206 ns) 11.399 ns counter_with_set_16:inst1\|inst6~head_lut 9 COMB LCCOMB_X7_Y13_N24 3 " "Info: 9: + IC(0.738 ns) + CELL(0.206 ns) = 11.399 ns; Loc. = LCCOMB_X7_Y13_N24; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.666 ns) 13.447 ns counter_with_set_16:inst\|inst~_emulated 10 REG LCFF_X4_Y15_N3 1 " "Info: 10: + IC(1.382 ns) + CELL(0.666 ns) = 13.447 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.296 ns ( 46.82 % ) " "Info: Total cell delay = 6.296 ns ( 46.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.151 ns ( 53.18 % ) " "Info: Total interconnect delay = 7.151 ns ( 53.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "13.447 ns" { I0 counter_with_set_16:inst1|inst13 counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "13.447 ns" { I0 {} I0~combout {} counter_with_set_16:inst1|inst13 {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 1.869ns 0.374ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns } { 0.000ns 0.995ns 0.319ns 0.624ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "13.447 ns" { I0 counter_with_set_16:inst1|inst13 counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "13.447 ns" { I0 {} I0~combout {} counter_with_set_16:inst1|inst13 {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 1.869ns 0.374ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns } { 0.000ns 0.995ns 0.319ns 0.624ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.398 ns" { counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst~data_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.398 ns" { counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst~data_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 1.457ns 1.421ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "13.447 ns" { I0 counter_with_set_16:inst1|inst13 counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "13.447 ns" { I0 {} I0~combout {} counter_with_set_16:inst1|inst13 {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 1.869ns 0.374ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns } { 0.000ns 0.995ns 0.319ns 0.624ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I1 register counter_with_set_16:inst\|inst~_emulated register counter_with_set_16:inst\|inst~_emulated 273.07 MHz 3.662 ns Internal " "Info: Clock \"I1\" has Internal fmax of 273.07 MHz between source register \"counter_with_set_16:inst\|inst~_emulated\" and destination register \"counter_with_set_16:inst\|inst~_emulated\" (period= 3.662 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.398 ns + Longest register register " "Info: + Longest register to register delay is 3.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_16:inst\|inst~_emulated 1 REG LCFF_X4_Y15_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.206 ns) 1.663 ns counter_with_set_16:inst\|inst~head_lut 2 COMB LCCOMB_X1_Y16_N18 3 " "Info: 2: + IC(1.457 ns) + CELL(0.206 ns) = 1.663 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.206 ns) 3.290 ns counter_with_set_16:inst\|inst~data_lut 3 COMB LCCOMB_X4_Y15_N2 1 " "Info: 3: + IC(1.421 ns) + CELL(0.206 ns) = 3.290 ns; Loc. = LCCOMB_X4_Y15_N2; Fanout = 1; COMB Node = 'counter_with_set_16:inst\|inst~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.398 ns counter_with_set_16:inst\|inst~_emulated 4 REG LCFF_X4_Y15_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.398 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_16:inst|inst~data_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 15.30 % ) " "Info: Total cell delay = 0.520 ns ( 15.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.878 ns ( 84.70 % ) " "Info: Total interconnect delay = 2.878 ns ( 84.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.398 ns" { counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst~data_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.398 ns" { counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst~data_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 1.457ns 1.421ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I1 destination 11.594 ns + Shortest register " "Info: + Shortest clock path from clock \"I1\" to destination register is 11.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns I1 1 CLK PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 1; CLK Node = 'I1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1 } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 264 56 224 280 "I1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.624 ns) 3.290 ns counter_with_set_16:inst1\|inst14 2 COMB LCCOMB_X7_Y13_N26 3 " "Info: 2: + IC(1.526 ns) + CELL(0.624 ns) = 3.290 ns; Loc. = LCCOMB_X7_Y13_N26; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { I1 counter_with_set_16:inst1|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 520 568 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.616 ns) 4.287 ns counter_with_set_16:inst1\|inst2~head_lut 3 COMB LCCOMB_X7_Y13_N6 3 " "Info: 3: + IC(0.381 ns) + CELL(0.616 ns) = 4.287 ns; Loc. = LCCOMB_X7_Y13_N6; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { counter_with_set_16:inst1|inst14 counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.970 ns) 5.887 ns counter_with_set_16:inst1\|inst4~_emulated 4 REG LCFF_X8_Y13_N11 1 " "Info: 4: + IC(0.630 ns) + CELL(0.970 ns) = 5.887 ns; Loc. = LCFF_X8_Y13_N11; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.370 ns) 6.997 ns counter_with_set_16:inst1\|inst4~head_lut 5 COMB LCCOMB_X7_Y13_N2 3 " "Info: 5: + IC(0.740 ns) + CELL(0.370 ns) = 6.997 ns; Loc. = LCCOMB_X7_Y13_N2; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.970 ns) 8.602 ns counter_with_set_16:inst1\|inst6~_emulated 6 REG LCFF_X8_Y13_N25 1 " "Info: 6: + IC(0.635 ns) + CELL(0.970 ns) = 8.602 ns; Loc. = LCFF_X8_Y13_N25; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.206 ns) 9.546 ns counter_with_set_16:inst1\|inst6~head_lut 7 COMB LCCOMB_X7_Y13_N24 3 " "Info: 7: + IC(0.738 ns) + CELL(0.206 ns) = 9.546 ns; Loc. = LCCOMB_X7_Y13_N24; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.666 ns) 11.594 ns counter_with_set_16:inst\|inst~_emulated 8 REG LCFF_X4_Y15_N3 1 " "Info: 8: + IC(1.382 ns) + CELL(0.666 ns) = 11.594 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.562 ns ( 47.97 % ) " "Info: Total cell delay = 5.562 ns ( 47.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.032 ns ( 52.03 % ) " "Info: Total interconnect delay = 6.032 ns ( 52.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.594 ns" { I1 counter_with_set_16:inst1|inst14 counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "11.594 ns" { I1 {} I1~combout {} counter_with_set_16:inst1|inst14 {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 1.526ns 0.381ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns } { 0.000ns 1.140ns 0.624ns 0.616ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I1 source 11.594 ns - Longest register " "Info: - Longest clock path from clock \"I1\" to source register is 11.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns I1 1 CLK PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 1; CLK Node = 'I1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1 } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 264 56 224 280 "I1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.624 ns) 3.290 ns counter_with_set_16:inst1\|inst14 2 COMB LCCOMB_X7_Y13_N26 3 " "Info: 2: + IC(1.526 ns) + CELL(0.624 ns) = 3.290 ns; Loc. = LCCOMB_X7_Y13_N26; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { I1 counter_with_set_16:inst1|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 520 568 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.616 ns) 4.287 ns counter_with_set_16:inst1\|inst2~head_lut 3 COMB LCCOMB_X7_Y13_N6 3 " "Info: 3: + IC(0.381 ns) + CELL(0.616 ns) = 4.287 ns; Loc. = LCCOMB_X7_Y13_N6; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { counter_with_set_16:inst1|inst14 counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.970 ns) 5.887 ns counter_with_set_16:inst1\|inst4~_emulated 4 REG LCFF_X8_Y13_N11 1 " "Info: 4: + IC(0.630 ns) + CELL(0.970 ns) = 5.887 ns; Loc. = LCFF_X8_Y13_N11; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.370 ns) 6.997 ns counter_with_set_16:inst1\|inst4~head_lut 5 COMB LCCOMB_X7_Y13_N2 3 " "Info: 5: + IC(0.740 ns) + CELL(0.370 ns) = 6.997 ns; Loc. = LCCOMB_X7_Y13_N2; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.970 ns) 8.602 ns counter_with_set_16:inst1\|inst6~_emulated 6 REG LCFF_X8_Y13_N25 1 " "Info: 6: + IC(0.635 ns) + CELL(0.970 ns) = 8.602 ns; Loc. = LCFF_X8_Y13_N25; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.206 ns) 9.546 ns counter_with_set_16:inst1\|inst6~head_lut 7 COMB LCCOMB_X7_Y13_N24 3 " "Info: 7: + IC(0.738 ns) + CELL(0.206 ns) = 9.546 ns; Loc. = LCCOMB_X7_Y13_N24; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.666 ns) 11.594 ns counter_with_set_16:inst\|inst~_emulated 8 REG LCFF_X4_Y15_N3 1 " "Info: 8: + IC(1.382 ns) + CELL(0.666 ns) = 11.594 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.562 ns ( 47.97 % ) " "Info: Total cell delay = 5.562 ns ( 47.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.032 ns ( 52.03 % ) " "Info: Total interconnect delay = 6.032 ns ( 52.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.594 ns" { I1 counter_with_set_16:inst1|inst14 counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "11.594 ns" { I1 {} I1~combout {} counter_with_set_16:inst1|inst14 {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 1.526ns 0.381ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns } { 0.000ns 1.140ns 0.624ns 0.616ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.594 ns" { I1 counter_with_set_16:inst1|inst14 counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "11.594 ns" { I1 {} I1~combout {} counter_with_set_16:inst1|inst14 {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 1.526ns 0.381ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns } { 0.000ns 1.140ns 0.624ns 0.616ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.398 ns" { counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst~data_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.398 ns" { counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst~data_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 1.457ns 1.421ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.594 ns" { I1 counter_with_set_16:inst1|inst14 counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "11.594 ns" { I1 {} I1~combout {} counter_with_set_16:inst1|inst14 {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 1.526ns 0.381ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns } { 0.000ns 1.140ns 0.624ns 0.616ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I3 register counter_with_set_16:inst\|inst~_emulated register counter_with_set_16:inst\|inst~_emulated 273.07 MHz 3.662 ns Internal " "Info: Clock \"I3\" has Internal fmax of 273.07 MHz between source register \"counter_with_set_16:inst\|inst~_emulated\" and destination register \"counter_with_set_16:inst\|inst~_emulated\" (period= 3.662 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.398 ns + Longest register register " "Info: + Longest register to register delay is 3.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_16:inst\|inst~_emulated 1 REG LCFF_X4_Y15_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.206 ns) 1.663 ns counter_with_set_16:inst\|inst~head_lut 2 COMB LCCOMB_X1_Y16_N18 3 " "Info: 2: + IC(1.457 ns) + CELL(0.206 ns) = 1.663 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.206 ns) 3.290 ns counter_with_set_16:inst\|inst~data_lut 3 COMB LCCOMB_X4_Y15_N2 1 " "Info: 3: + IC(1.421 ns) + CELL(0.206 ns) = 3.290 ns; Loc. = LCCOMB_X4_Y15_N2; Fanout = 1; COMB Node = 'counter_with_set_16:inst\|inst~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.398 ns counter_with_set_16:inst\|inst~_emulated 4 REG LCFF_X4_Y15_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.398 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_16:inst|inst~data_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 15.30 % ) " "Info: Total cell delay = 0.520 ns ( 15.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.878 ns ( 84.70 % ) " "Info: Total interconnect delay = 2.878 ns ( 84.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.398 ns" { counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst~data_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.398 ns" { counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst~data_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 1.457ns 1.421ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I3 destination 6.259 ns + Shortest register " "Info: + Shortest clock path from clock \"I3\" to destination register is 6.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns I3 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'I3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3 } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 232 56 224 248 "I3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.624 ns) 3.216 ns counter_with_set_16:inst1\|inst16 2 COMB LCCOMB_X7_Y13_N30 3 " "Info: 2: + IC(1.462 ns) + CELL(0.624 ns) = 3.216 ns; Loc. = LCCOMB_X7_Y13_N30; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst16'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { I3 counter_with_set_16:inst1|inst16 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 984 1032 200 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.616 ns) 4.211 ns counter_with_set_16:inst1\|inst6~head_lut 3 COMB LCCOMB_X7_Y13_N24 3 " "Info: 3: + IC(0.379 ns) + CELL(0.616 ns) = 4.211 ns; Loc. = LCCOMB_X7_Y13_N24; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { counter_with_set_16:inst1|inst16 counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.666 ns) 6.259 ns counter_with_set_16:inst\|inst~_emulated 4 REG LCFF_X4_Y15_N3 1 " "Info: 4: + IC(1.382 ns) + CELL(0.666 ns) = 6.259 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.036 ns ( 48.51 % ) " "Info: Total cell delay = 3.036 ns ( 48.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.223 ns ( 51.49 % ) " "Info: Total interconnect delay = 3.223 ns ( 51.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.259 ns" { I3 counter_with_set_16:inst1|inst16 counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.259 ns" { I3 {} I3~combout {} counter_with_set_16:inst1|inst16 {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 1.462ns 0.379ns 1.382ns } { 0.000ns 1.130ns 0.624ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I3 source 6.259 ns - Longest register " "Info: - Longest clock path from clock \"I3\" to source register is 6.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns I3 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'I3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3 } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 232 56 224 248 "I3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.624 ns) 3.216 ns counter_with_set_16:inst1\|inst16 2 COMB LCCOMB_X7_Y13_N30 3 " "Info: 2: + IC(1.462 ns) + CELL(0.624 ns) = 3.216 ns; Loc. = LCCOMB_X7_Y13_N30; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst16'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { I3 counter_with_set_16:inst1|inst16 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 984 1032 200 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.616 ns) 4.211 ns counter_with_set_16:inst1\|inst6~head_lut 3 COMB LCCOMB_X7_Y13_N24 3 " "Info: 3: + IC(0.379 ns) + CELL(0.616 ns) = 4.211 ns; Loc. = LCCOMB_X7_Y13_N24; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { counter_with_set_16:inst1|inst16 counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.666 ns) 6.259 ns counter_with_set_16:inst\|inst~_emulated 4 REG LCFF_X4_Y15_N3 1 " "Info: 4: + IC(1.382 ns) + CELL(0.666 ns) = 6.259 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.036 ns ( 48.51 % ) " "Info: Total cell delay = 3.036 ns ( 48.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.223 ns ( 51.49 % ) " "Info: Total interconnect delay = 3.223 ns ( 51.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.259 ns" { I3 counter_with_set_16:inst1|inst16 counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.259 ns" { I3 {} I3~combout {} counter_with_set_16:inst1|inst16 {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 1.462ns 0.379ns 1.382ns } { 0.000ns 1.130ns 0.624ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.259 ns" { I3 counter_with_set_16:inst1|inst16 counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.259 ns" { I3 {} I3~combout {} counter_with_set_16:inst1|inst16 {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 1.462ns 0.379ns 1.382ns } { 0.000ns 1.130ns 0.624ns 0.616ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.398 ns" { counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst~data_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.398 ns" { counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst~data_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 1.457ns 1.421ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.259 ns" { I3 counter_with_set_16:inst1|inst16 counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.259 ns" { I3 {} I3~combout {} counter_with_set_16:inst1|inst16 {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 1.462ns 0.379ns 1.382ns } { 0.000ns 1.130ns 0.624ns 0.616ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I4 register counter_with_set_16:inst\|inst2~_emulated register counter_with_set_16:inst\|inst2~_emulated 330.91 MHz 3.022 ns Internal " "Info: Clock \"I4\" has Internal fmax of 330.91 MHz between source register \"counter_with_set_16:inst\|inst2~_emulated\" and destination register \"counter_with_set_16:inst\|inst2~_emulated\" (period= 3.022 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.758 ns + Longest register register " "Info: + Longest register to register delay is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_16:inst\|inst2~_emulated 1 REG LCFF_X4_Y15_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y15_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.206 ns) 1.263 ns counter_with_set_16:inst\|inst2~head_lut 2 COMB LCCOMB_X1_Y16_N16 3 " "Info: 2: + IC(1.057 ns) + CELL(0.206 ns) = 1.263 ns; Loc. = LCCOMB_X1_Y16_N16; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.370 ns) 2.650 ns counter_with_set_16:inst\|inst2~data_lut 3 COMB LCCOMB_X4_Y15_N0 1 " "Info: 3: + IC(1.017 ns) + CELL(0.370 ns) = 2.650 ns; Loc. = LCCOMB_X4_Y15_N0; Fanout = 1; COMB Node = 'counter_with_set_16:inst\|inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst2~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.758 ns counter_with_set_16:inst\|inst2~_emulated 4 REG LCFF_X4_Y15_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.758 ns; Loc. = LCFF_X4_Y15_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_16:inst|inst2~data_lut counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 24.80 % ) " "Info: Total cell delay = 0.684 ns ( 24.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.074 ns ( 75.20 % ) " "Info: Total interconnect delay = 2.074 ns ( 75.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst2~data_lut counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { counter_with_set_16:inst|inst2~_emulated {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst2~data_lut {} counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 1.057ns 1.017ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I4 destination 7.273 ns + Shortest register " "Info: + Shortest clock path from clock \"I4\" to destination register is 7.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns I4 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'I4'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4 } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 120 56 224 136 "I4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.206 ns) 2.806 ns counter_with_set_16:inst\|inst13 2 COMB LCCOMB_X8_Y13_N6 3 " "Info: 2: + IC(1.460 ns) + CELL(0.206 ns) = 2.806 ns; Loc. = LCCOMB_X8_Y13_N6; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst13'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { I4 counter_with_set_16:inst|inst13 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 272 320 200 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.623 ns) 5.229 ns counter_with_set_16:inst\|inst~head_lut 3 COMB LCCOMB_X1_Y16_N18 3 " "Info: 3: + IC(1.800 ns) + CELL(0.623 ns) = 5.229 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.423 ns" { counter_with_set_16:inst|inst13 counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.666 ns) 7.273 ns counter_with_set_16:inst\|inst2~_emulated 4 REG LCFF_X4_Y15_N1 1 " "Info: 4: + IC(1.378 ns) + CELL(0.666 ns) = 7.273 ns; Loc. = LCFF_X4_Y15_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.044 ns" { counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.635 ns ( 36.23 % ) " "Info: Total cell delay = 2.635 ns ( 36.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.638 ns ( 63.77 % ) " "Info: Total interconnect delay = 4.638 ns ( 63.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.273 ns" { I4 counter_with_set_16:inst|inst13 counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.273 ns" { I4 {} I4~combout {} counter_with_set_16:inst|inst13 {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 1.460ns 1.800ns 1.378ns } { 0.000ns 1.140ns 0.206ns 0.623ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I4 source 7.273 ns - Longest register " "Info: - Longest clock path from clock \"I4\" to source register is 7.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns I4 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'I4'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4 } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 120 56 224 136 "I4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.206 ns) 2.806 ns counter_with_set_16:inst\|inst13 2 COMB LCCOMB_X8_Y13_N6 3 " "Info: 2: + IC(1.460 ns) + CELL(0.206 ns) = 2.806 ns; Loc. = LCCOMB_X8_Y13_N6; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst13'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { I4 counter_with_set_16:inst|inst13 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 272 320 200 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.623 ns) 5.229 ns counter_with_set_16:inst\|inst~head_lut 3 COMB LCCOMB_X1_Y16_N18 3 " "Info: 3: + IC(1.800 ns) + CELL(0.623 ns) = 5.229 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.423 ns" { counter_with_set_16:inst|inst13 counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.666 ns) 7.273 ns counter_with_set_16:inst\|inst2~_emulated 4 REG LCFF_X4_Y15_N1 1 " "Info: 4: + IC(1.378 ns) + CELL(0.666 ns) = 7.273 ns; Loc. = LCFF_X4_Y15_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.044 ns" { counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.635 ns ( 36.23 % ) " "Info: Total cell delay = 2.635 ns ( 36.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.638 ns ( 63.77 % ) " "Info: Total interconnect delay = 4.638 ns ( 63.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.273 ns" { I4 counter_with_set_16:inst|inst13 counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.273 ns" { I4 {} I4~combout {} counter_with_set_16:inst|inst13 {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 1.460ns 1.800ns 1.378ns } { 0.000ns 1.140ns 0.206ns 0.623ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.273 ns" { I4 counter_with_set_16:inst|inst13 counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.273 ns" { I4 {} I4~combout {} counter_with_set_16:inst|inst13 {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 1.460ns 1.800ns 1.378ns } { 0.000ns 1.140ns 0.206ns 0.623ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst2~data_lut counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { counter_with_set_16:inst|inst2~_emulated {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst2~data_lut {} counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 1.057ns 1.017ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.273 ns" { I4 counter_with_set_16:inst|inst13 counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.273 ns" { I4 {} I4~combout {} counter_with_set_16:inst|inst13 {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 1.460ns 1.800ns 1.378ns } { 0.000ns 1.140ns 0.206ns 0.623ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "I5 register register counter_with_set_16:inst\|inst4~_emulated counter_with_set_16:inst\|inst4~_emulated 360.1 MHz Internal " "Info: Clock \"I5\" Internal fmax is restricted to 360.1 MHz between source register \"counter_with_set_16:inst\|inst4~_emulated\" and destination register \"counter_with_set_16:inst\|inst4~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.514 ns + Longest register register " "Info: + Longest register to register delay is 1.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_16:inst\|inst4~_emulated 1 REG LCFF_X1_Y16_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 0.811 ns counter_with_set_16:inst\|inst4~head_lut 2 COMB LCCOMB_X1_Y16_N30 3 " "Info: 2: + IC(0.441 ns) + CELL(0.370 ns) = 0.811 ns; Loc. = LCCOMB_X1_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 1.406 ns counter_with_set_16:inst\|inst4~data_lut 3 COMB LCCOMB_X1_Y16_N4 1 " "Info: 3: + IC(0.389 ns) + CELL(0.206 ns) = 1.406 ns; Loc. = LCCOMB_X1_Y16_N4; Fanout = 1; COMB Node = 'counter_with_set_16:inst\|inst4~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst4~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.514 ns counter_with_set_16:inst\|inst4~_emulated 4 REG LCFF_X1_Y16_N5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.514 ns; Loc. = LCFF_X1_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_16:inst|inst4~data_lut counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 45.18 % ) " "Info: Total cell delay = 0.684 ns ( 45.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.830 ns ( 54.82 % ) " "Info: Total interconnect delay = 0.830 ns ( 54.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst4~data_lut counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.514 ns" { counter_with_set_16:inst|inst4~_emulated {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst4~data_lut {} counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.441ns 0.389ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I5 destination 4.369 ns + Shortest register " "Info: + Shortest clock path from clock \"I5\" to destination register is 4.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns I5 1 CLK PIN_13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_13; Fanout = 1; CLK Node = 'I5'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5 } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 104 56 224 120 "I5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.624 ns) 2.600 ns counter_with_set_16:inst\|inst14 2 COMB LCCOMB_X1_Y16_N14 3 " "Info: 2: + IC(0.981 ns) + CELL(0.624 ns) = 2.600 ns; Loc. = LCCOMB_X1_Y16_N14; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { I5 counter_with_set_16:inst|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 520 568 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.370 ns) 3.350 ns counter_with_set_16:inst\|inst2~head_lut 3 COMB LCCOMB_X1_Y16_N16 3 " "Info: 3: + IC(0.380 ns) + CELL(0.370 ns) = 3.350 ns; Loc. = LCCOMB_X1_Y16_N16; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { counter_with_set_16:inst|inst14 counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.666 ns) 4.369 ns counter_with_set_16:inst\|inst4~_emulated 4 REG LCFF_X1_Y16_N5 1 " "Info: 4: + IC(0.353 ns) + CELL(0.666 ns) = 4.369 ns; Loc. = LCFF_X1_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.655 ns ( 60.77 % ) " "Info: Total cell delay = 2.655 ns ( 60.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.714 ns ( 39.23 % ) " "Info: Total interconnect delay = 1.714 ns ( 39.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.369 ns" { I5 counter_with_set_16:inst|inst14 counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.369 ns" { I5 {} I5~combout {} counter_with_set_16:inst|inst14 {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 0.981ns 0.380ns 0.353ns } { 0.000ns 0.995ns 0.624ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I5 source 4.369 ns - Longest register " "Info: - Longest clock path from clock \"I5\" to source register is 4.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns I5 1 CLK PIN_13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_13; Fanout = 1; CLK Node = 'I5'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5 } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 104 56 224 120 "I5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.624 ns) 2.600 ns counter_with_set_16:inst\|inst14 2 COMB LCCOMB_X1_Y16_N14 3 " "Info: 2: + IC(0.981 ns) + CELL(0.624 ns) = 2.600 ns; Loc. = LCCOMB_X1_Y16_N14; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { I5 counter_with_set_16:inst|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 520 568 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.370 ns) 3.350 ns counter_with_set_16:inst\|inst2~head_lut 3 COMB LCCOMB_X1_Y16_N16 3 " "Info: 3: + IC(0.380 ns) + CELL(0.370 ns) = 3.350 ns; Loc. = LCCOMB_X1_Y16_N16; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { counter_with_set_16:inst|inst14 counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.666 ns) 4.369 ns counter_with_set_16:inst\|inst4~_emulated 4 REG LCFF_X1_Y16_N5 1 " "Info: 4: + IC(0.353 ns) + CELL(0.666 ns) = 4.369 ns; Loc. = LCFF_X1_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.655 ns ( 60.77 % ) " "Info: Total cell delay = 2.655 ns ( 60.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.714 ns ( 39.23 % ) " "Info: Total interconnect delay = 1.714 ns ( 39.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.369 ns" { I5 counter_with_set_16:inst|inst14 counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.369 ns" { I5 {} I5~combout {} counter_with_set_16:inst|inst14 {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 0.981ns 0.380ns 0.353ns } { 0.000ns 0.995ns 0.624ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.369 ns" { I5 counter_with_set_16:inst|inst14 counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.369 ns" { I5 {} I5~combout {} counter_with_set_16:inst|inst14 {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 0.981ns 0.380ns 0.353ns } { 0.000ns 0.995ns 0.624ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst4~data_lut counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.514 ns" { counter_with_set_16:inst|inst4~_emulated {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst4~data_lut {} counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.441ns 0.389ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.369 ns" { I5 counter_with_set_16:inst|inst14 counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.369 ns" { I5 {} I5~combout {} counter_with_set_16:inst|inst14 {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 0.981ns 0.380ns 0.353ns } { 0.000ns 0.995ns 0.624ns 0.370ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { counter_with_set_16:inst|inst4~_emulated {} } {  } {  } "" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "DFF 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"DFF\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter_with_set_16:inst\|inst6~_emulated counter_with_set_16:inst\|inst6~_emulated DFF 16.653 ns " "Info: Found hold time violation between source  pin or register \"counter_with_set_16:inst\|inst6~_emulated\" and destination pin or register \"counter_with_set_16:inst\|inst6~_emulated\" for clock \"DFF\" (Hold time is 16.653 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "17.978 ns + Largest " "Info: + Largest clock skew is 17.978 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF destination 22.095 ns + Longest register " "Info: + Longest clock path from clock \"DFF\" to destination register is 22.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns DFF 1 CLK PIN_10 8 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_10; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 392 64 232 408 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.926 ns) + CELL(0.206 ns) 3.107 ns counter_with_set_16:inst1\|inst13 2 COMB LCCOMB_X7_Y13_N14 3 " "Info: 2: + IC(1.926 ns) + CELL(0.206 ns) = 3.107 ns; Loc. = LCCOMB_X7_Y13_N14; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst13'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.132 ns" { DFF counter_with_set_16:inst1|inst13 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 272 320 200 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.624 ns) 4.105 ns counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X7_Y13_N10 3 " "Info: 3: + IC(0.374 ns) + CELL(0.624 ns) = 4.105 ns; Loc. = LCCOMB_X7_Y13_N10; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { counter_with_set_16:inst1|inst13 counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 5.422 ns counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X7_Y13_N29 1 " "Info: 4: + IC(0.347 ns) + CELL(0.970 ns) = 5.422 ns; Loc. = LCFF_X7_Y13_N29; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.206 ns) 6.064 ns counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X7_Y13_N6 3 " "Info: 5: + IC(0.436 ns) + CELL(0.206 ns) = 6.064 ns; Loc. = LCCOMB_X7_Y13_N6; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.970 ns) 7.664 ns counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X8_Y13_N11 1 " "Info: 6: + IC(0.630 ns) + CELL(0.970 ns) = 7.664 ns; Loc. = LCFF_X8_Y13_N11; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.370 ns) 8.774 ns counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X7_Y13_N2 3 " "Info: 7: + IC(0.740 ns) + CELL(0.370 ns) = 8.774 ns; Loc. = LCCOMB_X7_Y13_N2; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.970 ns) 10.379 ns counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X8_Y13_N25 1 " "Info: 8: + IC(0.635 ns) + CELL(0.970 ns) = 10.379 ns; Loc. = LCFF_X8_Y13_N25; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.206 ns) 11.323 ns counter_with_set_16:inst1\|inst6~head_lut 9 COMB LCCOMB_X7_Y13_N24 3 " "Info: 9: + IC(0.738 ns) + CELL(0.206 ns) = 11.323 ns; Loc. = LCCOMB_X7_Y13_N24; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.970 ns) 13.675 ns counter_with_set_16:inst\|inst~_emulated 10 REG LCFF_X4_Y15_N3 1 " "Info: 10: + IC(1.382 ns) + CELL(0.970 ns) = 13.675 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.206 ns) 15.338 ns counter_with_set_16:inst\|inst~head_lut 11 COMB LCCOMB_X1_Y16_N18 3 " "Info: 11: + IC(1.457 ns) + CELL(0.206 ns) = 15.338 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.970 ns) 17.686 ns counter_with_set_16:inst\|inst2~_emulated 12 REG LCFF_X4_Y15_N1 1 " "Info: 12: + IC(1.378 ns) + CELL(0.970 ns) = 17.686 ns; Loc. = LCFF_X4_Y15_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.206 ns) 18.949 ns counter_with_set_16:inst\|inst2~head_lut 13 COMB LCCOMB_X1_Y16_N16 3 " "Info: 13: + IC(1.057 ns) + CELL(0.206 ns) = 18.949 ns; Loc. = LCCOMB_X1_Y16_N16; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.970 ns) 20.272 ns counter_with_set_16:inst\|inst4~_emulated 14 REG LCFF_X1_Y16_N5 1 " "Info: 14: + IC(0.353 ns) + CELL(0.970 ns) = 20.272 ns; Loc. = LCFF_X1_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 21.083 ns counter_with_set_16:inst\|inst4~head_lut 15 COMB LCCOMB_X1_Y16_N30 3 " "Info: 15: + IC(0.441 ns) + CELL(0.370 ns) = 21.083 ns; Loc. = LCCOMB_X1_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.666 ns) 22.095 ns counter_with_set_16:inst\|inst6~_emulated 16 REG LCFF_X1_Y16_N1 1 " "Info: 16: + IC(0.346 ns) + CELL(0.666 ns) = 22.095 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.855 ns ( 44.60 % ) " "Info: Total cell delay = 9.855 ns ( 44.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.240 ns ( 55.40 % ) " "Info: Total interconnect delay = 12.240 ns ( 55.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.095 ns" { DFF counter_with_set_16:inst1|inst13 counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.095 ns" { DFF {} DFF~combout {} counter_with_set_16:inst1|inst13 {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst2~_emulated {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst4~_emulated {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.926ns 0.374ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns 1.457ns 1.378ns 1.057ns 0.353ns 0.441ns 0.346ns } { 0.000ns 0.975ns 0.206ns 0.624ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF source 4.117 ns - Shortest register " "Info: - Shortest clock path from clock \"DFF\" to source register is 4.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns DFF 1 CLK PIN_10 8 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_10; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 392 64 232 408 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.206 ns) 2.517 ns counter_with_set_16:inst\|inst15 2 COMB LCCOMB_X1_Y16_N26 3 " "Info: 2: + IC(1.336 ns) + CELL(0.206 ns) = 2.517 ns; Loc. = LCCOMB_X1_Y16_N26; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst15'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { DFF counter_with_set_16:inst|inst15 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 736 784 200 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 3.105 ns counter_with_set_16:inst\|inst4~head_lut 3 COMB LCCOMB_X1_Y16_N30 3 " "Info: 3: + IC(0.382 ns) + CELL(0.206 ns) = 3.105 ns; Loc. = LCCOMB_X1_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { counter_with_set_16:inst|inst15 counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.666 ns) 4.117 ns counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X1_Y16_N1 1 " "Info: 4: + IC(0.346 ns) + CELL(0.666 ns) = 4.117 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.053 ns ( 49.87 % ) " "Info: Total cell delay = 2.053 ns ( 49.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.064 ns ( 50.13 % ) " "Info: Total interconnect delay = 2.064 ns ( 50.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.117 ns" { DFF counter_with_set_16:inst|inst15 counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.117 ns" { DFF {} DFF~combout {} counter_with_set_16:inst|inst15 {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.336ns 0.382ns 0.346ns } { 0.000ns 0.975ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.095 ns" { DFF counter_with_set_16:inst1|inst13 counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.095 ns" { DFF {} DFF~combout {} counter_with_set_16:inst1|inst13 {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst2~_emulated {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst4~_emulated {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.926ns 0.374ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns 1.457ns 1.378ns 1.057ns 0.353ns 0.441ns 0.346ns } { 0.000ns 0.975ns 0.206ns 0.624ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.117 ns" { DFF counter_with_set_16:inst|inst15 counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.117 ns" { DFF {} DFF~combout {} counter_with_set_16:inst|inst15 {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.336ns 0.382ns 0.346ns } { 0.000ns 0.975ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.327 ns - Shortest register register " "Info: - Shortest register to register delay is 1.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X1_Y16_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 0.638 ns counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X1_Y16_N2 2 " "Info: 2: + IC(0.432 ns) + CELL(0.206 ns) = 0.638 ns; Loc. = LCCOMB_X1_Y16_N2; Fanout = 2; COMB Node = 'counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { counter_with_set_16:inst|inst6~_emulated counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 1.219 ns counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X1_Y16_N0 1 " "Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 1.219 ns; Loc. = LCCOMB_X1_Y16_N0; Fanout = 1; COMB Node = 'counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { counter_with_set_16:inst|inst6~head_lut counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.327 ns counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X1_Y16_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.327 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_16:inst|inst6~data_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.19 % ) " "Info: Total cell delay = 0.520 ns ( 39.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 60.81 % ) " "Info: Total interconnect delay = 0.807 ns ( 60.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_16:inst|inst6~_emulated counter_with_set_16:inst|inst6~head_lut counter_with_set_16:inst|inst6~data_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.327 ns" { counter_with_set_16:inst|inst6~_emulated {} counter_with_set_16:inst|inst6~head_lut {} counter_with_set_16:inst|inst6~data_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.432ns 0.375ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.095 ns" { DFF counter_with_set_16:inst1|inst13 counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.095 ns" { DFF {} DFF~combout {} counter_with_set_16:inst1|inst13 {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst2~_emulated {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst4~_emulated {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.926ns 0.374ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns 1.457ns 1.378ns 1.057ns 0.353ns 0.441ns 0.346ns } { 0.000ns 0.975ns 0.206ns 0.624ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.117 ns" { DFF counter_with_set_16:inst|inst15 counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.117 ns" { DFF {} DFF~combout {} counter_with_set_16:inst|inst15 {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.336ns 0.382ns 0.346ns } { 0.000ns 0.975ns 0.206ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_16:inst|inst6~_emulated counter_with_set_16:inst|inst6~head_lut counter_with_set_16:inst|inst6~data_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.327 ns" { counter_with_set_16:inst|inst6~_emulated {} counter_with_set_16:inst|inst6~head_lut {} counter_with_set_16:inst|inst6~data_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.432ns 0.375ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLRN 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"CLRN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter_with_set_16:inst\|inst6~_emulated counter_with_set_16:inst\|inst6~_emulated CLRN 16.084 ns " "Info: Found hold time violation between source  pin or register \"counter_with_set_16:inst\|inst6~_emulated\" and destination pin or register \"counter_with_set_16:inst\|inst6~_emulated\" for clock \"CLRN\" (Hold time is 16.084 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "17.409 ns + Largest " "Info: + Largest clock skew is 17.409 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 21.072 ns + Longest register " "Info: + Longest clock path from clock \"CLRN\" to destination register is 21.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CLRN 1 CLK PIN_11 24 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_11; Fanout = 24; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 408 64 232 424 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.206 ns) 3.082 ns counter_with_set_16:inst1\|inst~head_lut 2 COMB LCCOMB_X7_Y13_N10 3 " "Info: 2: + IC(1.891 ns) + CELL(0.206 ns) = 3.082 ns; Loc. = LCCOMB_X7_Y13_N10; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { CLRN counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 4.399 ns counter_with_set_16:inst1\|inst2~_emulated 3 REG LCFF_X7_Y13_N29 1 " "Info: 3: + IC(0.347 ns) + CELL(0.970 ns) = 4.399 ns; Loc. = LCFF_X7_Y13_N29; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.206 ns) 5.041 ns counter_with_set_16:inst1\|inst2~head_lut 4 COMB LCCOMB_X7_Y13_N6 3 " "Info: 4: + IC(0.436 ns) + CELL(0.206 ns) = 5.041 ns; Loc. = LCCOMB_X7_Y13_N6; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.970 ns) 6.641 ns counter_with_set_16:inst1\|inst4~_emulated 5 REG LCFF_X8_Y13_N11 1 " "Info: 5: + IC(0.630 ns) + CELL(0.970 ns) = 6.641 ns; Loc. = LCFF_X8_Y13_N11; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.370 ns) 7.751 ns counter_with_set_16:inst1\|inst4~head_lut 6 COMB LCCOMB_X7_Y13_N2 3 " "Info: 6: + IC(0.740 ns) + CELL(0.370 ns) = 7.751 ns; Loc. = LCCOMB_X7_Y13_N2; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.970 ns) 9.356 ns counter_with_set_16:inst1\|inst6~_emulated 7 REG LCFF_X8_Y13_N25 1 " "Info: 7: + IC(0.635 ns) + CELL(0.970 ns) = 9.356 ns; Loc. = LCFF_X8_Y13_N25; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.206 ns) 10.300 ns counter_with_set_16:inst1\|inst6~head_lut 8 COMB LCCOMB_X7_Y13_N24 3 " "Info: 8: + IC(0.738 ns) + CELL(0.206 ns) = 10.300 ns; Loc. = LCCOMB_X7_Y13_N24; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.970 ns) 12.652 ns counter_with_set_16:inst\|inst~_emulated 9 REG LCFF_X4_Y15_N3 1 " "Info: 9: + IC(1.382 ns) + CELL(0.970 ns) = 12.652 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.206 ns) 14.315 ns counter_with_set_16:inst\|inst~head_lut 10 COMB LCCOMB_X1_Y16_N18 3 " "Info: 10: + IC(1.457 ns) + CELL(0.206 ns) = 14.315 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.970 ns) 16.663 ns counter_with_set_16:inst\|inst2~_emulated 11 REG LCFF_X4_Y15_N1 1 " "Info: 11: + IC(1.378 ns) + CELL(0.970 ns) = 16.663 ns; Loc. = LCFF_X4_Y15_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.206 ns) 17.926 ns counter_with_set_16:inst\|inst2~head_lut 12 COMB LCCOMB_X1_Y16_N16 3 " "Info: 12: + IC(1.057 ns) + CELL(0.206 ns) = 17.926 ns; Loc. = LCCOMB_X1_Y16_N16; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.970 ns) 19.249 ns counter_with_set_16:inst\|inst4~_emulated 13 REG LCFF_X1_Y16_N5 1 " "Info: 13: + IC(0.353 ns) + CELL(0.970 ns) = 19.249 ns; Loc. = LCFF_X1_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 20.060 ns counter_with_set_16:inst\|inst4~head_lut 14 COMB LCCOMB_X1_Y16_N30 3 " "Info: 14: + IC(0.441 ns) + CELL(0.370 ns) = 20.060 ns; Loc. = LCCOMB_X1_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.666 ns) 21.072 ns counter_with_set_16:inst\|inst6~_emulated 15 REG LCFF_X1_Y16_N1 1 " "Info: 15: + IC(0.346 ns) + CELL(0.666 ns) = 21.072 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.241 ns ( 43.85 % ) " "Info: Total cell delay = 9.241 ns ( 43.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.831 ns ( 56.15 % ) " "Info: Total interconnect delay = 11.831 ns ( 56.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "21.072 ns" { CLRN counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "21.072 ns" { CLRN {} CLRN~combout {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst2~_emulated {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst4~_emulated {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.891ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns 1.457ns 1.378ns 1.057ns 0.353ns 0.441ns 0.346ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN source 3.663 ns - Shortest register " "Info: - Shortest clock path from clock \"CLRN\" to source register is 3.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CLRN 1 CLK PIN_11 24 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_11; Fanout = 24; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 408 64 232 424 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.624 ns) 2.651 ns counter_with_set_16:inst\|inst4~head_lut 2 COMB LCCOMB_X1_Y16_N30 3 " "Info: 2: + IC(1.042 ns) + CELL(0.624 ns) = 2.651 ns; Loc. = LCCOMB_X1_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { CLRN counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.666 ns) 3.663 ns counter_with_set_16:inst\|inst6~_emulated 3 REG LCFF_X1_Y16_N1 1 " "Info: 3: + IC(0.346 ns) + CELL(0.666 ns) = 3.663 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.275 ns ( 62.11 % ) " "Info: Total cell delay = 2.275 ns ( 62.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.388 ns ( 37.89 % ) " "Info: Total interconnect delay = 1.388 ns ( 37.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.663 ns" { CLRN counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.663 ns" { CLRN {} CLRN~combout {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.042ns 0.346ns } { 0.000ns 0.985ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "21.072 ns" { CLRN counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "21.072 ns" { CLRN {} CLRN~combout {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst2~_emulated {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst4~_emulated {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.891ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns 1.457ns 1.378ns 1.057ns 0.353ns 0.441ns 0.346ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.663 ns" { CLRN counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.663 ns" { CLRN {} CLRN~combout {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.042ns 0.346ns } { 0.000ns 0.985ns 0.624ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.327 ns - Shortest register register " "Info: - Shortest register to register delay is 1.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X1_Y16_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 0.638 ns counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X1_Y16_N2 2 " "Info: 2: + IC(0.432 ns) + CELL(0.206 ns) = 0.638 ns; Loc. = LCCOMB_X1_Y16_N2; Fanout = 2; COMB Node = 'counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { counter_with_set_16:inst|inst6~_emulated counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 1.219 ns counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X1_Y16_N0 1 " "Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 1.219 ns; Loc. = LCCOMB_X1_Y16_N0; Fanout = 1; COMB Node = 'counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { counter_with_set_16:inst|inst6~head_lut counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.327 ns counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X1_Y16_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.327 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_16:inst|inst6~data_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.19 % ) " "Info: Total cell delay = 0.520 ns ( 39.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 60.81 % ) " "Info: Total interconnect delay = 0.807 ns ( 60.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_16:inst|inst6~_emulated counter_with_set_16:inst|inst6~head_lut counter_with_set_16:inst|inst6~data_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.327 ns" { counter_with_set_16:inst|inst6~_emulated {} counter_with_set_16:inst|inst6~head_lut {} counter_with_set_16:inst|inst6~data_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.432ns 0.375ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "21.072 ns" { CLRN counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "21.072 ns" { CLRN {} CLRN~combout {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst2~_emulated {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst4~_emulated {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.891ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns 1.457ns 1.378ns 1.057ns 0.353ns 0.441ns 0.346ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.663 ns" { CLRN counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.663 ns" { CLRN {} CLRN~combout {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.042ns 0.346ns } { 0.000ns 0.985ns 0.624ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { counter_with_set_16:inst|inst6~_emulated counter_with_set_16:inst|inst6~head_lut counter_with_set_16:inst|inst6~data_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.327 ns" { counter_with_set_16:inst|inst6~_emulated {} counter_with_set_16:inst|inst6~head_lut {} counter_with_set_16:inst|inst6~data_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.432ns 0.375ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "counter_with_set_16:inst\|inst6~_emulated I7 CLRN 6.480 ns register " "Info: tsu for register \"counter_with_set_16:inst\|inst6~_emulated\" (data pin = \"I7\", clock pin = \"CLRN\") is 6.480 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.183 ns + Longest pin register " "Info: + Longest pin to register delay is 10.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns I7 1 PIN PIN_147 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_147; Fanout = 1; PIN Node = 'I7'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I7 } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 72 56 224 88 "I7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.854 ns) + CELL(0.624 ns) 8.483 ns counter_with_set_16:inst\|inst16 2 COMB LCCOMB_X1_Y16_N22 3 " "Info: 2: + IC(6.854 ns) + CELL(0.624 ns) = 8.483 ns; Loc. = LCCOMB_X1_Y16_N22; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst16'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.478 ns" { I7 counter_with_set_16:inst|inst16 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 984 1032 200 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.624 ns) 9.494 ns counter_with_set_16:inst\|inst6~head_lut 3 COMB LCCOMB_X1_Y16_N2 2 " "Info: 3: + IC(0.387 ns) + CELL(0.624 ns) = 9.494 ns; Loc. = LCCOMB_X1_Y16_N2; Fanout = 2; COMB Node = 'counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { counter_with_set_16:inst|inst16 counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 10.075 ns counter_with_set_16:inst\|inst6~data_lut 4 COMB LCCOMB_X1_Y16_N0 1 " "Info: 4: + IC(0.375 ns) + CELL(0.206 ns) = 10.075 ns; Loc. = LCCOMB_X1_Y16_N0; Fanout = 1; COMB Node = 'counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { counter_with_set_16:inst|inst6~head_lut counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.183 ns counter_with_set_16:inst\|inst6~_emulated 5 REG LCFF_X1_Y16_N1 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 10.183 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_16:inst|inst6~data_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.567 ns ( 25.21 % ) " "Info: Total cell delay = 2.567 ns ( 25.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.616 ns ( 74.79 % ) " "Info: Total interconnect delay = 7.616 ns ( 74.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.183 ns" { I7 counter_with_set_16:inst|inst16 counter_with_set_16:inst|inst6~head_lut counter_with_set_16:inst|inst6~data_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.183 ns" { I7 {} I7~combout {} counter_with_set_16:inst|inst16 {} counter_with_set_16:inst|inst6~head_lut {} counter_with_set_16:inst|inst6~data_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 6.854ns 0.387ns 0.375ns 0.000ns } { 0.000ns 1.005ns 0.624ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 3.663 ns - Shortest register " "Info: - Shortest clock path from clock \"CLRN\" to destination register is 3.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CLRN 1 CLK PIN_11 24 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_11; Fanout = 24; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 408 64 232 424 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.624 ns) 2.651 ns counter_with_set_16:inst\|inst4~head_lut 2 COMB LCCOMB_X1_Y16_N30 3 " "Info: 2: + IC(1.042 ns) + CELL(0.624 ns) = 2.651 ns; Loc. = LCCOMB_X1_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { CLRN counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.666 ns) 3.663 ns counter_with_set_16:inst\|inst6~_emulated 3 REG LCFF_X1_Y16_N1 1 " "Info: 3: + IC(0.346 ns) + CELL(0.666 ns) = 3.663 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.275 ns ( 62.11 % ) " "Info: Total cell delay = 2.275 ns ( 62.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.388 ns ( 37.89 % ) " "Info: Total interconnect delay = 1.388 ns ( 37.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.663 ns" { CLRN counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.663 ns" { CLRN {} CLRN~combout {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.042ns 0.346ns } { 0.000ns 0.985ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.183 ns" { I7 counter_with_set_16:inst|inst16 counter_with_set_16:inst|inst6~head_lut counter_with_set_16:inst|inst6~data_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.183 ns" { I7 {} I7~combout {} counter_with_set_16:inst|inst16 {} counter_with_set_16:inst|inst6~head_lut {} counter_with_set_16:inst|inst6~data_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 6.854ns 0.387ns 0.375ns 0.000ns } { 0.000ns 1.005ns 0.624ns 0.624ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.663 ns" { CLRN counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.663 ns" { CLRN {} CLRN~combout {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.042ns 0.346ns } { 0.000ns 0.985ns 0.624ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP O7 counter_with_set_16:inst\|inst6~_emulated 28.185 ns register " "Info: tco from clock \"CP\" to destination pin \"O7\" through register \"counter_with_set_16:inst\|inst6~_emulated\" is 28.185 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 23.078 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 23.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 424 64 232 440 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.324 ns) + CELL(0.970 ns) 4.279 ns counter_with_set_16:inst1\|inst~_emulated 2 REG LCFF_X7_Y13_N9 1 " "Info: 2: + IC(2.324 ns) + CELL(0.970 ns) = 4.279 ns; Loc. = LCFF_X7_Y13_N9; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.294 ns" { CP counter_with_set_16:inst1|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.370 ns) 5.088 ns counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X7_Y13_N10 3 " "Info: 3: + IC(0.439 ns) + CELL(0.370 ns) = 5.088 ns; Loc. = LCCOMB_X7_Y13_N10; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { counter_with_set_16:inst1|inst~_emulated counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 6.405 ns counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X7_Y13_N29 1 " "Info: 4: + IC(0.347 ns) + CELL(0.970 ns) = 6.405 ns; Loc. = LCFF_X7_Y13_N29; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.206 ns) 7.047 ns counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X7_Y13_N6 3 " "Info: 5: + IC(0.436 ns) + CELL(0.206 ns) = 7.047 ns; Loc. = LCCOMB_X7_Y13_N6; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.970 ns) 8.647 ns counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X8_Y13_N11 1 " "Info: 6: + IC(0.630 ns) + CELL(0.970 ns) = 8.647 ns; Loc. = LCFF_X8_Y13_N11; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.370 ns) 9.757 ns counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X7_Y13_N2 3 " "Info: 7: + IC(0.740 ns) + CELL(0.370 ns) = 9.757 ns; Loc. = LCCOMB_X7_Y13_N2; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.970 ns) 11.362 ns counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X8_Y13_N25 1 " "Info: 8: + IC(0.635 ns) + CELL(0.970 ns) = 11.362 ns; Loc. = LCFF_X8_Y13_N25; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.206 ns) 12.306 ns counter_with_set_16:inst1\|inst6~head_lut 9 COMB LCCOMB_X7_Y13_N24 3 " "Info: 9: + IC(0.738 ns) + CELL(0.206 ns) = 12.306 ns; Loc. = LCCOMB_X7_Y13_N24; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.970 ns) 14.658 ns counter_with_set_16:inst\|inst~_emulated 10 REG LCFF_X4_Y15_N3 1 " "Info: 10: + IC(1.382 ns) + CELL(0.970 ns) = 14.658 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.206 ns) 16.321 ns counter_with_set_16:inst\|inst~head_lut 11 COMB LCCOMB_X1_Y16_N18 3 " "Info: 11: + IC(1.457 ns) + CELL(0.206 ns) = 16.321 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.970 ns) 18.669 ns counter_with_set_16:inst\|inst2~_emulated 12 REG LCFF_X4_Y15_N1 1 " "Info: 12: + IC(1.378 ns) + CELL(0.970 ns) = 18.669 ns; Loc. = LCFF_X4_Y15_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.206 ns) 19.932 ns counter_with_set_16:inst\|inst2~head_lut 13 COMB LCCOMB_X1_Y16_N16 3 " "Info: 13: + IC(1.057 ns) + CELL(0.206 ns) = 19.932 ns; Loc. = LCCOMB_X1_Y16_N16; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.970 ns) 21.255 ns counter_with_set_16:inst\|inst4~_emulated 14 REG LCFF_X1_Y16_N5 1 " "Info: 14: + IC(0.353 ns) + CELL(0.970 ns) = 21.255 ns; Loc. = LCFF_X1_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 22.066 ns counter_with_set_16:inst\|inst4~head_lut 15 COMB LCCOMB_X1_Y16_N30 3 " "Info: 15: + IC(0.441 ns) + CELL(0.370 ns) = 22.066 ns; Loc. = LCCOMB_X1_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.666 ns) 23.078 ns counter_with_set_16:inst\|inst6~_emulated 16 REG LCFF_X1_Y16_N1 1 " "Info: 16: + IC(0.346 ns) + CELL(0.666 ns) = 23.078 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.375 ns ( 44.96 % ) " "Info: Total cell delay = 10.375 ns ( 44.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.703 ns ( 55.04 % ) " "Info: Total interconnect delay = 12.703 ns ( 55.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "23.078 ns" { CP counter_with_set_16:inst1|inst~_emulated counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "23.078 ns" { CP {} CP~combout {} counter_with_set_16:inst1|inst~_emulated {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst2~_emulated {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst4~_emulated {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.324ns 0.439ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns 1.457ns 1.378ns 1.057ns 0.353ns 0.441ns 0.346ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.803 ns + Longest register pin " "Info: + Longest register to pin delay is 4.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X1_Y16_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 0.638 ns counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X1_Y16_N2 2 " "Info: 2: + IC(0.432 ns) + CELL(0.206 ns) = 0.638 ns; Loc. = LCCOMB_X1_Y16_N2; Fanout = 2; COMB Node = 'counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { counter_with_set_16:inst|inst6~_emulated counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(3.106 ns) 4.803 ns O7 3 PIN PIN_14 0 " "Info: 3: + IC(1.059 ns) + CELL(3.106 ns) = 4.803 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'O7'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.165 ns" { counter_with_set_16:inst|inst6~head_lut O7 } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 72 632 808 88 "O7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.312 ns ( 68.96 % ) " "Info: Total cell delay = 3.312 ns ( 68.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.491 ns ( 31.04 % ) " "Info: Total interconnect delay = 1.491 ns ( 31.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.803 ns" { counter_with_set_16:inst|inst6~_emulated counter_with_set_16:inst|inst6~head_lut O7 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.803 ns" { counter_with_set_16:inst|inst6~_emulated {} counter_with_set_16:inst|inst6~head_lut {} O7 {} } { 0.000ns 0.432ns 1.059ns } { 0.000ns 0.206ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "23.078 ns" { CP counter_with_set_16:inst1|inst~_emulated counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "23.078 ns" { CP {} CP~combout {} counter_with_set_16:inst1|inst~_emulated {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst2~_emulated {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst4~_emulated {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.324ns 0.439ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns 1.457ns 1.378ns 1.057ns 0.353ns 0.441ns 0.346ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.803 ns" { counter_with_set_16:inst|inst6~_emulated counter_with_set_16:inst|inst6~head_lut O7 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.803 ns" { counter_with_set_16:inst|inst6~_emulated {} counter_with_set_16:inst|inst6~head_lut {} O7 {} } { 0.000ns 0.432ns 1.059ns } { 0.000ns 0.206ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "I7 O7 13.659 ns Longest " "Info: Longest tpd from source pin \"I7\" to destination pin \"O7\" is 13.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns I7 1 PIN PIN_147 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_147; Fanout = 1; PIN Node = 'I7'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I7 } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 72 56 224 88 "I7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.854 ns) + CELL(0.624 ns) 8.483 ns counter_with_set_16:inst\|inst16 2 COMB LCCOMB_X1_Y16_N22 3 " "Info: 2: + IC(6.854 ns) + CELL(0.624 ns) = 8.483 ns; Loc. = LCCOMB_X1_Y16_N22; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst16'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.478 ns" { I7 counter_with_set_16:inst|inst16 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 136 984 1032 200 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.624 ns) 9.494 ns counter_with_set_16:inst\|inst6~head_lut 3 COMB LCCOMB_X1_Y16_N2 2 " "Info: 3: + IC(0.387 ns) + CELL(0.624 ns) = 9.494 ns; Loc. = LCCOMB_X1_Y16_N2; Fanout = 2; COMB Node = 'counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { counter_with_set_16:inst|inst16 counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(3.106 ns) 13.659 ns O7 4 PIN PIN_14 0 " "Info: 4: + IC(1.059 ns) + CELL(3.106 ns) = 13.659 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'O7'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.165 ns" { counter_with_set_16:inst|inst6~head_lut O7 } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 72 632 808 88 "O7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.359 ns ( 39.23 % ) " "Info: Total cell delay = 5.359 ns ( 39.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 60.77 % ) " "Info: Total interconnect delay = 8.300 ns ( 60.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "13.659 ns" { I7 counter_with_set_16:inst|inst16 counter_with_set_16:inst|inst6~head_lut O7 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "13.659 ns" { I7 {} I7~combout {} counter_with_set_16:inst|inst16 {} counter_with_set_16:inst|inst6~head_lut {} O7 {} } { 0.000ns 0.000ns 6.854ns 0.387ns 1.059ns } { 0.000ns 1.005ns 0.624ns 0.624ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "counter_with_set_16:inst\|inst4~_emulated CLRN CP 17.903 ns register " "Info: th for register \"counter_with_set_16:inst\|inst4~_emulated\" (data pin = \"CLRN\", clock pin = \"CP\") is 17.903 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 20.951 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 20.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 424 64 232 440 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.324 ns) + CELL(0.970 ns) 4.279 ns counter_with_set_16:inst1\|inst~_emulated 2 REG LCFF_X7_Y13_N9 1 " "Info: 2: + IC(2.324 ns) + CELL(0.970 ns) = 4.279 ns; Loc. = LCFF_X7_Y13_N9; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.294 ns" { CP counter_with_set_16:inst1|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.370 ns) 5.088 ns counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X7_Y13_N10 3 " "Info: 3: + IC(0.439 ns) + CELL(0.370 ns) = 5.088 ns; Loc. = LCCOMB_X7_Y13_N10; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { counter_with_set_16:inst1|inst~_emulated counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.970 ns) 6.405 ns counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X7_Y13_N29 1 " "Info: 4: + IC(0.347 ns) + CELL(0.970 ns) = 6.405 ns; Loc. = LCFF_X7_Y13_N29; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.206 ns) 7.047 ns counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X7_Y13_N6 3 " "Info: 5: + IC(0.436 ns) + CELL(0.206 ns) = 7.047 ns; Loc. = LCCOMB_X7_Y13_N6; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.970 ns) 8.647 ns counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X8_Y13_N11 1 " "Info: 6: + IC(0.630 ns) + CELL(0.970 ns) = 8.647 ns; Loc. = LCFF_X8_Y13_N11; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.370 ns) 9.757 ns counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X7_Y13_N2 3 " "Info: 7: + IC(0.740 ns) + CELL(0.370 ns) = 9.757 ns; Loc. = LCCOMB_X7_Y13_N2; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.970 ns) 11.362 ns counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X8_Y13_N25 1 " "Info: 8: + IC(0.635 ns) + CELL(0.970 ns) = 11.362 ns; Loc. = LCFF_X8_Y13_N25; Fanout = 1; REG Node = 'counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.206 ns) 12.306 ns counter_with_set_16:inst1\|inst6~head_lut 9 COMB LCCOMB_X7_Y13_N24 3 " "Info: 9: + IC(0.738 ns) + CELL(0.206 ns) = 12.306 ns; Loc. = LCCOMB_X7_Y13_N24; Fanout = 3; COMB Node = 'counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.970 ns) 14.658 ns counter_with_set_16:inst\|inst~_emulated 10 REG LCFF_X4_Y15_N3 1 " "Info: 10: + IC(1.382 ns) + CELL(0.970 ns) = 14.658 ns; Loc. = LCFF_X4_Y15_N3; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.206 ns) 16.321 ns counter_with_set_16:inst\|inst~head_lut 11 COMB LCCOMB_X1_Y16_N18 3 " "Info: 11: + IC(1.457 ns) + CELL(0.206 ns) = 16.321 ns; Loc. = LCCOMB_X1_Y16_N18; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.970 ns) 18.669 ns counter_with_set_16:inst\|inst2~_emulated 12 REG LCFF_X4_Y15_N1 1 " "Info: 12: + IC(1.378 ns) + CELL(0.970 ns) = 18.669 ns; Loc. = LCFF_X4_Y15_N1; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.206 ns) 19.932 ns counter_with_set_16:inst\|inst2~head_lut 13 COMB LCCOMB_X1_Y16_N16 3 " "Info: 13: + IC(1.057 ns) + CELL(0.206 ns) = 19.932 ns; Loc. = LCCOMB_X1_Y16_N16; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.666 ns) 20.951 ns counter_with_set_16:inst\|inst4~_emulated 14 REG LCFF_X1_Y16_N5 1 " "Info: 14: + IC(0.353 ns) + CELL(0.666 ns) = 20.951 ns; Loc. = LCFF_X1_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.035 ns ( 43.12 % ) " "Info: Total cell delay = 9.035 ns ( 43.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.916 ns ( 56.88 % ) " "Info: Total interconnect delay = 11.916 ns ( 56.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "20.951 ns" { CP counter_with_set_16:inst1|inst~_emulated counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "20.951 ns" { CP {} CP~combout {} counter_with_set_16:inst1|inst~_emulated {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst2~_emulated {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.324ns 0.439ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns 1.457ns 1.378ns 1.057ns 0.353ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.354 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CLRN 1 CLK PIN_11 24 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_11; Fanout = 24; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_256.bdf" { { 408 64 232 424 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.624 ns) 2.651 ns counter_with_set_16:inst\|inst4~head_lut 2 COMB LCCOMB_X1_Y16_N30 3 " "Info: 2: + IC(1.042 ns) + CELL(0.624 ns) = 2.651 ns; Loc. = LCCOMB_X1_Y16_N30; Fanout = 3; COMB Node = 'counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { CLRN counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 3.246 ns counter_with_set_16:inst\|inst4~data_lut 3 COMB LCCOMB_X1_Y16_N4 1 " "Info: 3: + IC(0.389 ns) + CELL(0.206 ns) = 3.246 ns; Loc. = LCCOMB_X1_Y16_N4; Fanout = 1; COMB Node = 'counter_with_set_16:inst\|inst4~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst4~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.354 ns counter_with_set_16:inst\|inst4~_emulated 4 REG LCFF_X1_Y16_N5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.354 ns; Loc. = LCFF_X1_Y16_N5; Fanout = 1; REG Node = 'counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_16:inst|inst4~data_lut counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.923 ns ( 57.33 % ) " "Info: Total cell delay = 1.923 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.431 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.431 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { CLRN counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst4~data_lut counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { CLRN {} CLRN~combout {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst4~data_lut {} counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 1.042ns 0.389ns 0.000ns } { 0.000ns 0.985ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "20.951 ns" { CP counter_with_set_16:inst1|inst~_emulated counter_with_set_16:inst1|inst~head_lut counter_with_set_16:inst1|inst2~_emulated counter_with_set_16:inst1|inst2~head_lut counter_with_set_16:inst1|inst4~_emulated counter_with_set_16:inst1|inst4~head_lut counter_with_set_16:inst1|inst6~_emulated counter_with_set_16:inst1|inst6~head_lut counter_with_set_16:inst|inst~_emulated counter_with_set_16:inst|inst~head_lut counter_with_set_16:inst|inst2~_emulated counter_with_set_16:inst|inst2~head_lut counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "20.951 ns" { CP {} CP~combout {} counter_with_set_16:inst1|inst~_emulated {} counter_with_set_16:inst1|inst~head_lut {} counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_16:inst|inst~_emulated {} counter_with_set_16:inst|inst~head_lut {} counter_with_set_16:inst|inst2~_emulated {} counter_with_set_16:inst|inst2~head_lut {} counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.324ns 0.439ns 0.347ns 0.436ns 0.630ns 0.740ns 0.635ns 0.738ns 1.382ns 1.457ns 1.378ns 1.057ns 0.353ns } { 0.000ns 0.985ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.206ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.354 ns" { CLRN counter_with_set_16:inst|inst4~head_lut counter_with_set_16:inst|inst4~data_lut counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.354 ns" { CLRN {} CLRN~combout {} counter_with_set_16:inst|inst4~head_lut {} counter_with_set_16:inst|inst4~data_lut {} counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 1.042ns 0.389ns 0.000ns } { 0.000ns 0.985ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 20 16:22:24 2022 " "Info: Processing ended: Sun Mar 20 16:22:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
