Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Jun 15 12:44:27 2019
| Host         : Asus running 64-bit Debian GNU/Linux 9.9 (stretch)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |              17 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              57 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------------+------------------------+------------------+----------------+
|    Clock Signal    |        Enable Signal       |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------+----------------------------+------------------------+------------------+----------------+
|  ssg/LED_activator |                            | ssg/cnt_i_1_n_0        |                1 |              1 |
|  ssg/LED_activator |                            |                        |                2 |              2 |
|  CLK_IBUF_BUFG     | sq_anim/x[9]_i_2_n_0       | sq_anim/x0_in[9]       |                1 |              4 |
|  ssg/LED_activator | sq_anim/E[0]               |                        |                4 |              7 |
|  CLK_IBUF_BUFG     | pix_stb                    | display/h_count        |                3 |             10 |
|  CLK_IBUF_BUFG     | display/v_count[9]_i_1_n_0 |                        |                4 |             10 |
|  CLK_IBUF_BUFG     | display/E[0]               | display/SR[0]          |                6 |             12 |
|  CLK_IBUF_BUFG     | display/button[1]_0[0]     | display/button[1]_1[0] |                5 |             12 |
|  CLK_IBUF_BUFG     | display/x0                 | sq_anim/x0_in[11]      |                6 |             19 |
|  CLK_IBUF_BUFG     |                            |                        |               14 |             33 |
+--------------------+----------------------------+------------------------+------------------+----------------+


