{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611326969286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611326969287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 22 08:49:29 2021 " "Processing started: Fri Jan 22 08:49:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611326969287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611326969287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ci74153 -c ci74153 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ci74153 -c ci74153" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611326969287 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611326969716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611326969716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci74153.v 1 1 " "Found 1 design units, including 1 entities, in source file ci74153.v" { { "Info" "ISGN_ENTITY_NAME" "1 ci74153 " "Found entity 1: ci74153" {  } { { "ci74153.v" "" { Text "D:/Quartus/intelFPGA_lite/Practicas/ci74153.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611326979424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611326979424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ci74153 " "Elaborating entity \"ci74153\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611326979577 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "ci74153.v(11) " "Verilog HDL Case Statement warning at ci74153.v(11): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "ci74153.v" "" { Text "D:/Quartus/intelFPGA_lite/Practicas/ci74153.v" 11 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1611326979601 "|ci74153"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "ci74153.v(12) " "Verilog HDL Case Statement warning at ci74153.v(12): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "ci74153.v" "" { Text "D:/Quartus/intelFPGA_lite/Practicas/ci74153.v" 12 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1611326979601 "|ci74153"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "ci74153.v(13) " "Verilog HDL Case Statement warning at ci74153.v(13): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "ci74153.v" "" { Text "D:/Quartus/intelFPGA_lite/Practicas/ci74153.v" 13 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1611326979601 "|ci74153"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "ci74153.v(14) " "Verilog HDL Case Statement warning at ci74153.v(14): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "ci74153.v" "" { Text "D:/Quartus/intelFPGA_lite/Practicas/ci74153.v" 14 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1611326979601 "|ci74153"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "ci74153.v(15) " "Verilog HDL Case Statement warning at ci74153.v(15): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "ci74153.v" "" { Text "D:/Quartus/intelFPGA_lite/Practicas/ci74153.v" 15 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1611326979601 "|ci74153"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "ci74153.v(16) " "Verilog HDL Case Statement warning at ci74153.v(16): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "ci74153.v" "" { Text "D:/Quartus/intelFPGA_lite/Practicas/ci74153.v" 16 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1611326979601 "|ci74153"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "ci74153.v(17) " "Verilog HDL Case Statement warning at ci74153.v(17): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "ci74153.v" "" { Text "D:/Quartus/intelFPGA_lite/Practicas/ci74153.v" 17 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1611326979601 "|ci74153"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "ci74153.v(18) " "Verilog HDL Case Statement warning at ci74153.v(18): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "ci74153.v" "" { Text "D:/Quartus/intelFPGA_lite/Practicas/ci74153.v" 18 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1611326979601 "|ci74153"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "y_out\[0\] VCC " "Pin \"y_out\[0\]\" is stuck at VCC" {  } { { "ci74153.v" "" { Text "D:/Quartus/intelFPGA_lite/Practicas/ci74153.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611326980702 "|ci74153|y_out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1611326980702 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611326981452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611326981452 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "all_in\[0\] " "No output dependent on input pin \"all_in\[0\]\"" {  } { { "ci74153.v" "" { Text "D:/Quartus/intelFPGA_lite/Practicas/ci74153.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611326982011 "|ci74153|all_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "all_in\[1\] " "No output dependent on input pin \"all_in\[1\]\"" {  } { { "ci74153.v" "" { Text "D:/Quartus/intelFPGA_lite/Practicas/ci74153.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611326982011 "|ci74153|all_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "all_in\[2\] " "No output dependent on input pin \"all_in\[2\]\"" {  } { { "ci74153.v" "" { Text "D:/Quartus/intelFPGA_lite/Practicas/ci74153.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611326982011 "|ci74153|all_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "all_in\[3\] " "No output dependent on input pin \"all_in\[3\]\"" {  } { { "ci74153.v" "" { Text "D:/Quartus/intelFPGA_lite/Practicas/ci74153.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611326982011 "|ci74153|all_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "all_in\[4\] " "No output dependent on input pin \"all_in\[4\]\"" {  } { { "ci74153.v" "" { Text "D:/Quartus/intelFPGA_lite/Practicas/ci74153.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611326982011 "|ci74153|all_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "all_in\[5\] " "No output dependent on input pin \"all_in\[5\]\"" {  } { { "ci74153.v" "" { Text "D:/Quartus/intelFPGA_lite/Practicas/ci74153.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611326982011 "|ci74153|all_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "all_in\[6\] " "No output dependent on input pin \"all_in\[6\]\"" {  } { { "ci74153.v" "" { Text "D:/Quartus/intelFPGA_lite/Practicas/ci74153.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611326982011 "|ci74153|all_in[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1611326982011 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611326982013 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611326982013 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611326982013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611326982061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 22 08:49:42 2021 " "Processing ended: Fri Jan 22 08:49:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611326982061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611326982061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611326982061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611326982061 ""}
