$date
	Fri Jul 12 09:50:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sqrt_sequential $end
$var wire 1 ! clk $end
$var wire 1 " i_ready $end
$var wire 1 # i_valid $end
$var wire 16 $ num [15:0] $end
$var wire 1 % reset_n $end
$var parameter 32 & COUNTWIDTH $end
$var parameter 32 ' N $end
$var reg 16 ( a [15:0] $end
$var reg 3 ) current_count [2:0] $end
$var reg 10 * left [9:0] $end
$var reg 1 + o_ready $end
$var reg 1 , o_valid $end
$var reg 8 - q [7:0] $end
$var reg 10 . r [9:0] $end
$var reg 10 / r_reg [9:0] $end
$var reg 8 0 res [7:0] $end
$var reg 10 1 right [9:0] $end
$var reg 2 2 sqrt_state [1:0] $end
$var reg 1 3 temp $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 '
b11 &
$end
#0
$dumpvars
x3
b0 2
b1 1
bx 0
b0 /
b1111111111 .
b0 -
0,
0+
b0 *
b0 )
b0 (
1%
b0 $
0#
1"
1!
$end
#6250
0!
#12500
b1111001 $
1#
1+
1!
#18750
0!
#25000
b1 2
b1111001 (
1!
#31250
0!
#37500
b1111111100 *
b11 1
0+
b1111111111 /
b111100100 (
b1 )
1!
#43750
0!
#50000
b11110010000 (
b10 )
1!
#56250
0!
#62500
0#
b1111001000000 (
b11 )
1!
#68750
0!
#75000
b0 .
b1111111101 *
b111100100000000 (
b100 )
1!
#81250
0!
#87500
b1111111110 .
b11 *
b101 1
b0 /
b1 -
b1110010000000000 (
b101 )
1!
#93750
0!
#100000
b101 .
b1111111010 *
b1011 1
b1111111110 /
b10 -
b1001000000000000 (
b110 )
1!
#106250
0!
#112500
b0 .
b10101 *
b10101 1
b101 /
b101 -
b100000000000000 (
b111 )
1!
#118750
0!
#125000
b1111010011 .
b0 *
b101101 1
b0 /
b1011 -
b0 (
b0 )
b11 2
1!
#131250
0!
#137500
b1111111111 .
b1 1
b0 2
03
b0 -
1,
b1011 0
1!
#143750
0!
#150000
1+
1!
#156250
0!
#162500
1!
#162501
