// Seed: 1395050436
module module_0 (
    output tri id_0,
    input  tri id_1,
    output wor id_2
);
  assign id_2 = ~id_1;
  reg id_4 = 1, id_5;
  assign id_5 = 1;
  always @(id_1 or posedge id_1) id_4 <= 1;
  assign id_5 = 1;
endmodule
module module_1 (
    input logic id_0,
    input supply1 id_1,
    output logic id_2,
    output tri0 id_3,
    input wor id_4,
    input tri1 id_5,
    input supply0 id_6
);
  always while (1) id_2 <= id_0;
  module_0(
      id_3, id_5, id_3
  );
endmodule
