
second.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001068  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001240  08001240  00002240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001250  08001250  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  08001250  08001250  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001250  08001250  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001250  08001250  00002250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001254  08001254  00002254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001258  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001264  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001264  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000039d5  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e5c  00000000  00000000  00006a11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000548  00000000  00000000  00007870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000003d9  00000000  00000000  00007db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001be84  00000000  00000000  00008191  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000051af  00000000  00000000  00024015  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b25b2  00000000  00000000  000291c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000db776  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001364  00000000  00000000  000db7bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000dcb20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08001228 	.word	0x08001228

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08001228 	.word	0x08001228

08000218 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021c:	f000 f8d9 	bl	80003d2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000220:	f000 f802 	bl	8000228 <SystemClock_Config>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000224:	bf00      	nop
 8000226:	e7fd      	b.n	8000224 <main+0xc>

08000228 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	b094      	sub	sp, #80	@ 0x50
 800022c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800022e:	f107 0318 	add.w	r3, r7, #24
 8000232:	2238      	movs	r2, #56	@ 0x38
 8000234:	2100      	movs	r1, #0
 8000236:	4618      	mov	r0, r3
 8000238:	f000 ffca 	bl	80011d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800023c:	1d3b      	adds	r3, r7, #4
 800023e:	2200      	movs	r2, #0
 8000240:	601a      	str	r2, [r3, #0]
 8000242:	605a      	str	r2, [r3, #4]
 8000244:	609a      	str	r2, [r3, #8]
 8000246:	60da      	str	r2, [r3, #12]
 8000248:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800024a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800024e:	f000 fa15 	bl	800067c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000252:	2302      	movs	r3, #2
 8000254:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000256:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800025a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800025c:	2340      	movs	r3, #64	@ 0x40
 800025e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000260:	2300      	movs	r3, #0
 8000262:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000264:	f107 0318 	add.w	r3, r7, #24
 8000268:	4618      	mov	r0, r3
 800026a:	f000 fabb 	bl	80007e4 <HAL_RCC_OscConfig>
 800026e:	4603      	mov	r3, r0
 8000270:	2b00      	cmp	r3, #0
 8000272:	d001      	beq.n	8000278 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000274:	f000 f818 	bl	80002a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000278:	230f      	movs	r3, #15
 800027a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800027c:	2301      	movs	r3, #1
 800027e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000280:	2300      	movs	r3, #0
 8000282:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000284:	2300      	movs	r3, #0
 8000286:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000288:	2300      	movs	r3, #0
 800028a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800028c:	1d3b      	adds	r3, r7, #4
 800028e:	2100      	movs	r1, #0
 8000290:	4618      	mov	r0, r3
 8000292:	f000 fdb9 	bl	8000e08 <HAL_RCC_ClockConfig>
 8000296:	4603      	mov	r3, r0
 8000298:	2b00      	cmp	r3, #0
 800029a:	d001      	beq.n	80002a0 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800029c:	f000 f804 	bl	80002a8 <Error_Handler>
  }
}
 80002a0:	bf00      	nop
 80002a2:	3750      	adds	r7, #80	@ 0x50
 80002a4:	46bd      	mov	sp, r7
 80002a6:	bd80      	pop	{r7, pc}

080002a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002a8:	b480      	push	{r7}
 80002aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002ac:	b672      	cpsid	i
}
 80002ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002b0:	bf00      	nop
 80002b2:	e7fd      	b.n	80002b0 <Error_Handler+0x8>

080002b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b082      	sub	sp, #8
 80002b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002ba:	4b0f      	ldr	r3, [pc, #60]	@ (80002f8 <HAL_MspInit+0x44>)
 80002bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80002be:	4a0e      	ldr	r2, [pc, #56]	@ (80002f8 <HAL_MspInit+0x44>)
 80002c0:	f043 0301 	orr.w	r3, r3, #1
 80002c4:	6613      	str	r3, [r2, #96]	@ 0x60
 80002c6:	4b0c      	ldr	r3, [pc, #48]	@ (80002f8 <HAL_MspInit+0x44>)
 80002c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80002ca:	f003 0301 	and.w	r3, r3, #1
 80002ce:	607b      	str	r3, [r7, #4]
 80002d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002d2:	4b09      	ldr	r3, [pc, #36]	@ (80002f8 <HAL_MspInit+0x44>)
 80002d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80002d6:	4a08      	ldr	r2, [pc, #32]	@ (80002f8 <HAL_MspInit+0x44>)
 80002d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80002dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80002de:	4b06      	ldr	r3, [pc, #24]	@ (80002f8 <HAL_MspInit+0x44>)
 80002e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80002e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80002e6:	603b      	str	r3, [r7, #0]
 80002e8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80002ea:	f000 fa6b 	bl	80007c4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002ee:	bf00      	nop
 80002f0:	3708      	adds	r7, #8
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bd80      	pop	{r7, pc}
 80002f6:	bf00      	nop
 80002f8:	40021000 	.word	0x40021000

080002fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002fc:	b480      	push	{r7}
 80002fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000300:	bf00      	nop
 8000302:	e7fd      	b.n	8000300 <NMI_Handler+0x4>

08000304 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000304:	b480      	push	{r7}
 8000306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000308:	bf00      	nop
 800030a:	e7fd      	b.n	8000308 <HardFault_Handler+0x4>

0800030c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000310:	bf00      	nop
 8000312:	e7fd      	b.n	8000310 <MemManage_Handler+0x4>

08000314 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000314:	b480      	push	{r7}
 8000316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000318:	bf00      	nop
 800031a:	e7fd      	b.n	8000318 <BusFault_Handler+0x4>

0800031c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800031c:	b480      	push	{r7}
 800031e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000320:	bf00      	nop
 8000322:	e7fd      	b.n	8000320 <UsageFault_Handler+0x4>

08000324 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000328:	bf00      	nop
 800032a:	46bd      	mov	sp, r7
 800032c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000330:	4770      	bx	lr

08000332 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000332:	b480      	push	{r7}
 8000334:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000336:	bf00      	nop
 8000338:	46bd      	mov	sp, r7
 800033a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033e:	4770      	bx	lr

08000340 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000340:	b480      	push	{r7}
 8000342:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000344:	bf00      	nop
 8000346:	46bd      	mov	sp, r7
 8000348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034c:	4770      	bx	lr

0800034e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800034e:	b580      	push	{r7, lr}
 8000350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000352:	f000 f891 	bl	8000478 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000356:	bf00      	nop
 8000358:	bd80      	pop	{r7, pc}
	...

0800035c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000360:	4b06      	ldr	r3, [pc, #24]	@ (800037c <SystemInit+0x20>)
 8000362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000366:	4a05      	ldr	r2, [pc, #20]	@ (800037c <SystemInit+0x20>)
 8000368:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800036c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000370:	bf00      	nop
 8000372:	46bd      	mov	sp, r7
 8000374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000378:	4770      	bx	lr
 800037a:	bf00      	nop
 800037c:	e000ed00 	.word	0xe000ed00

08000380 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000380:	480d      	ldr	r0, [pc, #52]	@ (80003b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000382:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000384:	f7ff ffea 	bl	800035c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000388:	480c      	ldr	r0, [pc, #48]	@ (80003bc <LoopForever+0x6>)
  ldr r1, =_edata
 800038a:	490d      	ldr	r1, [pc, #52]	@ (80003c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800038c:	4a0d      	ldr	r2, [pc, #52]	@ (80003c4 <LoopForever+0xe>)
  movs r3, #0
 800038e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000390:	e002      	b.n	8000398 <LoopCopyDataInit>

08000392 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000392:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000394:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000396:	3304      	adds	r3, #4

08000398 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000398:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800039a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800039c:	d3f9      	bcc.n	8000392 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800039e:	4a0a      	ldr	r2, [pc, #40]	@ (80003c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003a0:	4c0a      	ldr	r4, [pc, #40]	@ (80003cc <LoopForever+0x16>)
  movs r3, #0
 80003a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003a4:	e001      	b.n	80003aa <LoopFillZerobss>

080003a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003a8:	3204      	adds	r2, #4

080003aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003ac:	d3fb      	bcc.n	80003a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80003ae:	f000 ff17 	bl	80011e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80003b2:	f7ff ff31 	bl	8000218 <main>

080003b6 <LoopForever>:

LoopForever:
    b LoopForever
 80003b6:	e7fe      	b.n	80003b6 <LoopForever>
  ldr   r0, =_estack
 80003b8:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 80003bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003c0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80003c4:	08001258 	.word	0x08001258
  ldr r2, =_sbss
 80003c8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80003cc:	2000002c 	.word	0x2000002c

080003d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80003d0:	e7fe      	b.n	80003d0 <ADC1_2_IRQHandler>

080003d2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80003d2:	b580      	push	{r7, lr}
 80003d4:	b082      	sub	sp, #8
 80003d6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80003d8:	2300      	movs	r3, #0
 80003da:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80003dc:	2003      	movs	r0, #3
 80003de:	f000 f91b 	bl	8000618 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80003e2:	200f      	movs	r0, #15
 80003e4:	f000 f80e 	bl	8000404 <HAL_InitTick>
 80003e8:	4603      	mov	r3, r0
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d002      	beq.n	80003f4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80003ee:	2301      	movs	r3, #1
 80003f0:	71fb      	strb	r3, [r7, #7]
 80003f2:	e001      	b.n	80003f8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80003f4:	f7ff ff5e 	bl	80002b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80003f8:	79fb      	ldrb	r3, [r7, #7]

}
 80003fa:	4618      	mov	r0, r3
 80003fc:	3708      	adds	r7, #8
 80003fe:	46bd      	mov	sp, r7
 8000400:	bd80      	pop	{r7, pc}
	...

08000404 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b084      	sub	sp, #16
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800040c:	2300      	movs	r3, #0
 800040e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000410:	4b16      	ldr	r3, [pc, #88]	@ (800046c <HAL_InitTick+0x68>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	2b00      	cmp	r3, #0
 8000416:	d022      	beq.n	800045e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000418:	4b15      	ldr	r3, [pc, #84]	@ (8000470 <HAL_InitTick+0x6c>)
 800041a:	681a      	ldr	r2, [r3, #0]
 800041c:	4b13      	ldr	r3, [pc, #76]	@ (800046c <HAL_InitTick+0x68>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000424:	fbb1 f3f3 	udiv	r3, r1, r3
 8000428:	fbb2 f3f3 	udiv	r3, r2, r3
 800042c:	4618      	mov	r0, r3
 800042e:	f000 f918 	bl	8000662 <HAL_SYSTICK_Config>
 8000432:	4603      	mov	r3, r0
 8000434:	2b00      	cmp	r3, #0
 8000436:	d10f      	bne.n	8000458 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	2b0f      	cmp	r3, #15
 800043c:	d809      	bhi.n	8000452 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800043e:	2200      	movs	r2, #0
 8000440:	6879      	ldr	r1, [r7, #4]
 8000442:	f04f 30ff 	mov.w	r0, #4294967295
 8000446:	f000 f8f2 	bl	800062e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800044a:	4a0a      	ldr	r2, [pc, #40]	@ (8000474 <HAL_InitTick+0x70>)
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	6013      	str	r3, [r2, #0]
 8000450:	e007      	b.n	8000462 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000452:	2301      	movs	r3, #1
 8000454:	73fb      	strb	r3, [r7, #15]
 8000456:	e004      	b.n	8000462 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000458:	2301      	movs	r3, #1
 800045a:	73fb      	strb	r3, [r7, #15]
 800045c:	e001      	b.n	8000462 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800045e:	2301      	movs	r3, #1
 8000460:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000462:	7bfb      	ldrb	r3, [r7, #15]
}
 8000464:	4618      	mov	r0, r3
 8000466:	3710      	adds	r7, #16
 8000468:	46bd      	mov	sp, r7
 800046a:	bd80      	pop	{r7, pc}
 800046c:	20000008 	.word	0x20000008
 8000470:	20000000 	.word	0x20000000
 8000474:	20000004 	.word	0x20000004

08000478 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000478:	b480      	push	{r7}
 800047a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800047c:	4b05      	ldr	r3, [pc, #20]	@ (8000494 <HAL_IncTick+0x1c>)
 800047e:	681a      	ldr	r2, [r3, #0]
 8000480:	4b05      	ldr	r3, [pc, #20]	@ (8000498 <HAL_IncTick+0x20>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	4413      	add	r3, r2
 8000486:	4a03      	ldr	r2, [pc, #12]	@ (8000494 <HAL_IncTick+0x1c>)
 8000488:	6013      	str	r3, [r2, #0]
}
 800048a:	bf00      	nop
 800048c:	46bd      	mov	sp, r7
 800048e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000492:	4770      	bx	lr
 8000494:	20000028 	.word	0x20000028
 8000498:	20000008 	.word	0x20000008

0800049c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800049c:	b480      	push	{r7}
 800049e:	af00      	add	r7, sp, #0
  return uwTick;
 80004a0:	4b03      	ldr	r3, [pc, #12]	@ (80004b0 <HAL_GetTick+0x14>)
 80004a2:	681b      	ldr	r3, [r3, #0]
}
 80004a4:	4618      	mov	r0, r3
 80004a6:	46bd      	mov	sp, r7
 80004a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop
 80004b0:	20000028 	.word	0x20000028

080004b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80004b4:	b480      	push	{r7}
 80004b6:	b085      	sub	sp, #20
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	f003 0307 	and.w	r3, r3, #7
 80004c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80004c4:	4b0c      	ldr	r3, [pc, #48]	@ (80004f8 <__NVIC_SetPriorityGrouping+0x44>)
 80004c6:	68db      	ldr	r3, [r3, #12]
 80004c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80004ca:	68ba      	ldr	r2, [r7, #8]
 80004cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80004d0:	4013      	ands	r3, r2
 80004d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80004d4:	68fb      	ldr	r3, [r7, #12]
 80004d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80004d8:	68bb      	ldr	r3, [r7, #8]
 80004da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80004dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80004e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80004e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80004e6:	4a04      	ldr	r2, [pc, #16]	@ (80004f8 <__NVIC_SetPriorityGrouping+0x44>)
 80004e8:	68bb      	ldr	r3, [r7, #8]
 80004ea:	60d3      	str	r3, [r2, #12]
}
 80004ec:	bf00      	nop
 80004ee:	3714      	adds	r7, #20
 80004f0:	46bd      	mov	sp, r7
 80004f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f6:	4770      	bx	lr
 80004f8:	e000ed00 	.word	0xe000ed00

080004fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80004fc:	b480      	push	{r7}
 80004fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000500:	4b04      	ldr	r3, [pc, #16]	@ (8000514 <__NVIC_GetPriorityGrouping+0x18>)
 8000502:	68db      	ldr	r3, [r3, #12]
 8000504:	0a1b      	lsrs	r3, r3, #8
 8000506:	f003 0307 	and.w	r3, r3, #7
}
 800050a:	4618      	mov	r0, r3
 800050c:	46bd      	mov	sp, r7
 800050e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000512:	4770      	bx	lr
 8000514:	e000ed00 	.word	0xe000ed00

08000518 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000518:	b480      	push	{r7}
 800051a:	b083      	sub	sp, #12
 800051c:	af00      	add	r7, sp, #0
 800051e:	4603      	mov	r3, r0
 8000520:	6039      	str	r1, [r7, #0]
 8000522:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000528:	2b00      	cmp	r3, #0
 800052a:	db0a      	blt.n	8000542 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800052c:	683b      	ldr	r3, [r7, #0]
 800052e:	b2da      	uxtb	r2, r3
 8000530:	490c      	ldr	r1, [pc, #48]	@ (8000564 <__NVIC_SetPriority+0x4c>)
 8000532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000536:	0112      	lsls	r2, r2, #4
 8000538:	b2d2      	uxtb	r2, r2
 800053a:	440b      	add	r3, r1
 800053c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000540:	e00a      	b.n	8000558 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000542:	683b      	ldr	r3, [r7, #0]
 8000544:	b2da      	uxtb	r2, r3
 8000546:	4908      	ldr	r1, [pc, #32]	@ (8000568 <__NVIC_SetPriority+0x50>)
 8000548:	79fb      	ldrb	r3, [r7, #7]
 800054a:	f003 030f 	and.w	r3, r3, #15
 800054e:	3b04      	subs	r3, #4
 8000550:	0112      	lsls	r2, r2, #4
 8000552:	b2d2      	uxtb	r2, r2
 8000554:	440b      	add	r3, r1
 8000556:	761a      	strb	r2, [r3, #24]
}
 8000558:	bf00      	nop
 800055a:	370c      	adds	r7, #12
 800055c:	46bd      	mov	sp, r7
 800055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000562:	4770      	bx	lr
 8000564:	e000e100 	.word	0xe000e100
 8000568:	e000ed00 	.word	0xe000ed00

0800056c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800056c:	b480      	push	{r7}
 800056e:	b089      	sub	sp, #36	@ 0x24
 8000570:	af00      	add	r7, sp, #0
 8000572:	60f8      	str	r0, [r7, #12]
 8000574:	60b9      	str	r1, [r7, #8]
 8000576:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	f003 0307 	and.w	r3, r3, #7
 800057e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000580:	69fb      	ldr	r3, [r7, #28]
 8000582:	f1c3 0307 	rsb	r3, r3, #7
 8000586:	2b04      	cmp	r3, #4
 8000588:	bf28      	it	cs
 800058a:	2304      	movcs	r3, #4
 800058c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800058e:	69fb      	ldr	r3, [r7, #28]
 8000590:	3304      	adds	r3, #4
 8000592:	2b06      	cmp	r3, #6
 8000594:	d902      	bls.n	800059c <NVIC_EncodePriority+0x30>
 8000596:	69fb      	ldr	r3, [r7, #28]
 8000598:	3b03      	subs	r3, #3
 800059a:	e000      	b.n	800059e <NVIC_EncodePriority+0x32>
 800059c:	2300      	movs	r3, #0
 800059e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005a0:	f04f 32ff 	mov.w	r2, #4294967295
 80005a4:	69bb      	ldr	r3, [r7, #24]
 80005a6:	fa02 f303 	lsl.w	r3, r2, r3
 80005aa:	43da      	mvns	r2, r3
 80005ac:	68bb      	ldr	r3, [r7, #8]
 80005ae:	401a      	ands	r2, r3
 80005b0:	697b      	ldr	r3, [r7, #20]
 80005b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005b4:	f04f 31ff 	mov.w	r1, #4294967295
 80005b8:	697b      	ldr	r3, [r7, #20]
 80005ba:	fa01 f303 	lsl.w	r3, r1, r3
 80005be:	43d9      	mvns	r1, r3
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005c4:	4313      	orrs	r3, r2
         );
}
 80005c6:	4618      	mov	r0, r3
 80005c8:	3724      	adds	r7, #36	@ 0x24
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr
	...

080005d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	3b01      	subs	r3, #1
 80005e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80005e4:	d301      	bcc.n	80005ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80005e6:	2301      	movs	r3, #1
 80005e8:	e00f      	b.n	800060a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005ea:	4a0a      	ldr	r2, [pc, #40]	@ (8000614 <SysTick_Config+0x40>)
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	3b01      	subs	r3, #1
 80005f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80005f2:	210f      	movs	r1, #15
 80005f4:	f04f 30ff 	mov.w	r0, #4294967295
 80005f8:	f7ff ff8e 	bl	8000518 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005fc:	4b05      	ldr	r3, [pc, #20]	@ (8000614 <SysTick_Config+0x40>)
 80005fe:	2200      	movs	r2, #0
 8000600:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000602:	4b04      	ldr	r3, [pc, #16]	@ (8000614 <SysTick_Config+0x40>)
 8000604:	2207      	movs	r2, #7
 8000606:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000608:	2300      	movs	r3, #0
}
 800060a:	4618      	mov	r0, r3
 800060c:	3708      	adds	r7, #8
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	e000e010 	.word	0xe000e010

08000618 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000620:	6878      	ldr	r0, [r7, #4]
 8000622:	f7ff ff47 	bl	80004b4 <__NVIC_SetPriorityGrouping>
}
 8000626:	bf00      	nop
 8000628:	3708      	adds	r7, #8
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}

0800062e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800062e:	b580      	push	{r7, lr}
 8000630:	b086      	sub	sp, #24
 8000632:	af00      	add	r7, sp, #0
 8000634:	4603      	mov	r3, r0
 8000636:	60b9      	str	r1, [r7, #8]
 8000638:	607a      	str	r2, [r7, #4]
 800063a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800063c:	f7ff ff5e 	bl	80004fc <__NVIC_GetPriorityGrouping>
 8000640:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000642:	687a      	ldr	r2, [r7, #4]
 8000644:	68b9      	ldr	r1, [r7, #8]
 8000646:	6978      	ldr	r0, [r7, #20]
 8000648:	f7ff ff90 	bl	800056c <NVIC_EncodePriority>
 800064c:	4602      	mov	r2, r0
 800064e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000652:	4611      	mov	r1, r2
 8000654:	4618      	mov	r0, r3
 8000656:	f7ff ff5f 	bl	8000518 <__NVIC_SetPriority>
}
 800065a:	bf00      	nop
 800065c:	3718      	adds	r7, #24
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}

08000662 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000662:	b580      	push	{r7, lr}
 8000664:	b082      	sub	sp, #8
 8000666:	af00      	add	r7, sp, #0
 8000668:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800066a:	6878      	ldr	r0, [r7, #4]
 800066c:	f7ff ffb2 	bl	80005d4 <SysTick_Config>
 8000670:	4603      	mov	r3, r0
}
 8000672:	4618      	mov	r0, r3
 8000674:	3708      	adds	r7, #8
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
	...

0800067c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800067c:	b480      	push	{r7}
 800067e:	b085      	sub	sp, #20
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d141      	bne.n	800070e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800068a:	4b4b      	ldr	r3, [pc, #300]	@ (80007b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000692:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000696:	d131      	bne.n	80006fc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000698:	4b47      	ldr	r3, [pc, #284]	@ (80007b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800069a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800069e:	4a46      	ldr	r2, [pc, #280]	@ (80007b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80006a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80006a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80006a8:	4b43      	ldr	r3, [pc, #268]	@ (80007b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80006b0:	4a41      	ldr	r2, [pc, #260]	@ (80007b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80006b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80006b6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80006b8:	4b40      	ldr	r3, [pc, #256]	@ (80007bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	2232      	movs	r2, #50	@ 0x32
 80006be:	fb02 f303 	mul.w	r3, r2, r3
 80006c2:	4a3f      	ldr	r2, [pc, #252]	@ (80007c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80006c4:	fba2 2303 	umull	r2, r3, r2, r3
 80006c8:	0c9b      	lsrs	r3, r3, #18
 80006ca:	3301      	adds	r3, #1
 80006cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80006ce:	e002      	b.n	80006d6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	3b01      	subs	r3, #1
 80006d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80006d6:	4b38      	ldr	r3, [pc, #224]	@ (80007b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80006d8:	695b      	ldr	r3, [r3, #20]
 80006da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80006de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80006e2:	d102      	bne.n	80006ea <HAL_PWREx_ControlVoltageScaling+0x6e>
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d1f2      	bne.n	80006d0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80006ea:	4b33      	ldr	r3, [pc, #204]	@ (80007b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80006ec:	695b      	ldr	r3, [r3, #20]
 80006ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80006f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80006f6:	d158      	bne.n	80007aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80006f8:	2303      	movs	r3, #3
 80006fa:	e057      	b.n	80007ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80006fc:	4b2e      	ldr	r3, [pc, #184]	@ (80007b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80006fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000702:	4a2d      	ldr	r2, [pc, #180]	@ (80007b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000704:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000708:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800070c:	e04d      	b.n	80007aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000714:	d141      	bne.n	800079a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000716:	4b28      	ldr	r3, [pc, #160]	@ (80007b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800071e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000722:	d131      	bne.n	8000788 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000724:	4b24      	ldr	r3, [pc, #144]	@ (80007b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000726:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800072a:	4a23      	ldr	r2, [pc, #140]	@ (80007b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800072c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000730:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000734:	4b20      	ldr	r3, [pc, #128]	@ (80007b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800073c:	4a1e      	ldr	r2, [pc, #120]	@ (80007b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800073e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000742:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000744:	4b1d      	ldr	r3, [pc, #116]	@ (80007bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	2232      	movs	r2, #50	@ 0x32
 800074a:	fb02 f303 	mul.w	r3, r2, r3
 800074e:	4a1c      	ldr	r2, [pc, #112]	@ (80007c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000750:	fba2 2303 	umull	r2, r3, r2, r3
 8000754:	0c9b      	lsrs	r3, r3, #18
 8000756:	3301      	adds	r3, #1
 8000758:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800075a:	e002      	b.n	8000762 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	3b01      	subs	r3, #1
 8000760:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000762:	4b15      	ldr	r3, [pc, #84]	@ (80007b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000764:	695b      	ldr	r3, [r3, #20]
 8000766:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800076a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800076e:	d102      	bne.n	8000776 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d1f2      	bne.n	800075c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000776:	4b10      	ldr	r3, [pc, #64]	@ (80007b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000778:	695b      	ldr	r3, [r3, #20]
 800077a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800077e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000782:	d112      	bne.n	80007aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000784:	2303      	movs	r3, #3
 8000786:	e011      	b.n	80007ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000788:	4b0b      	ldr	r3, [pc, #44]	@ (80007b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800078a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800078e:	4a0a      	ldr	r2, [pc, #40]	@ (80007b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000790:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000794:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000798:	e007      	b.n	80007aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800079a:	4b07      	ldr	r3, [pc, #28]	@ (80007b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80007a2:	4a05      	ldr	r2, [pc, #20]	@ (80007b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007a4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80007a8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80007aa:	2300      	movs	r3, #0
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	3714      	adds	r7, #20
 80007b0:	46bd      	mov	sp, r7
 80007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b6:	4770      	bx	lr
 80007b8:	40007000 	.word	0x40007000
 80007bc:	20000000 	.word	0x20000000
 80007c0:	431bde83 	.word	0x431bde83

080007c4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80007c8:	4b05      	ldr	r3, [pc, #20]	@ (80007e0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80007ca:	689b      	ldr	r3, [r3, #8]
 80007cc:	4a04      	ldr	r2, [pc, #16]	@ (80007e0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80007ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007d2:	6093      	str	r3, [r2, #8]
}
 80007d4:	bf00      	nop
 80007d6:	46bd      	mov	sp, r7
 80007d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop
 80007e0:	40007000 	.word	0x40007000

080007e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b088      	sub	sp, #32
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d101      	bne.n	80007f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80007f2:	2301      	movs	r3, #1
 80007f4:	e2fe      	b.n	8000df4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	f003 0301 	and.w	r3, r3, #1
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d075      	beq.n	80008ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000802:	4b97      	ldr	r3, [pc, #604]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 8000804:	689b      	ldr	r3, [r3, #8]
 8000806:	f003 030c 	and.w	r3, r3, #12
 800080a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800080c:	4b94      	ldr	r3, [pc, #592]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 800080e:	68db      	ldr	r3, [r3, #12]
 8000810:	f003 0303 	and.w	r3, r3, #3
 8000814:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8000816:	69bb      	ldr	r3, [r7, #24]
 8000818:	2b0c      	cmp	r3, #12
 800081a:	d102      	bne.n	8000822 <HAL_RCC_OscConfig+0x3e>
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	2b03      	cmp	r3, #3
 8000820:	d002      	beq.n	8000828 <HAL_RCC_OscConfig+0x44>
 8000822:	69bb      	ldr	r3, [r7, #24]
 8000824:	2b08      	cmp	r3, #8
 8000826:	d10b      	bne.n	8000840 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000828:	4b8d      	ldr	r3, [pc, #564]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000830:	2b00      	cmp	r3, #0
 8000832:	d05b      	beq.n	80008ec <HAL_RCC_OscConfig+0x108>
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	685b      	ldr	r3, [r3, #4]
 8000838:	2b00      	cmp	r3, #0
 800083a:	d157      	bne.n	80008ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800083c:	2301      	movs	r3, #1
 800083e:	e2d9      	b.n	8000df4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	685b      	ldr	r3, [r3, #4]
 8000844:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000848:	d106      	bne.n	8000858 <HAL_RCC_OscConfig+0x74>
 800084a:	4b85      	ldr	r3, [pc, #532]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	4a84      	ldr	r2, [pc, #528]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 8000850:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000854:	6013      	str	r3, [r2, #0]
 8000856:	e01d      	b.n	8000894 <HAL_RCC_OscConfig+0xb0>
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	685b      	ldr	r3, [r3, #4]
 800085c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000860:	d10c      	bne.n	800087c <HAL_RCC_OscConfig+0x98>
 8000862:	4b7f      	ldr	r3, [pc, #508]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	4a7e      	ldr	r2, [pc, #504]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 8000868:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800086c:	6013      	str	r3, [r2, #0]
 800086e:	4b7c      	ldr	r3, [pc, #496]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4a7b      	ldr	r2, [pc, #492]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 8000874:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000878:	6013      	str	r3, [r2, #0]
 800087a:	e00b      	b.n	8000894 <HAL_RCC_OscConfig+0xb0>
 800087c:	4b78      	ldr	r3, [pc, #480]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a77      	ldr	r2, [pc, #476]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 8000882:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000886:	6013      	str	r3, [r2, #0]
 8000888:	4b75      	ldr	r3, [pc, #468]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4a74      	ldr	r2, [pc, #464]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 800088e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000892:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	685b      	ldr	r3, [r3, #4]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d013      	beq.n	80008c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800089c:	f7ff fdfe 	bl	800049c <HAL_GetTick>
 80008a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80008a2:	e008      	b.n	80008b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80008a4:	f7ff fdfa 	bl	800049c <HAL_GetTick>
 80008a8:	4602      	mov	r2, r0
 80008aa:	693b      	ldr	r3, [r7, #16]
 80008ac:	1ad3      	subs	r3, r2, r3
 80008ae:	2b64      	cmp	r3, #100	@ 0x64
 80008b0:	d901      	bls.n	80008b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80008b2:	2303      	movs	r3, #3
 80008b4:	e29e      	b.n	8000df4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80008b6:	4b6a      	ldr	r3, [pc, #424]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d0f0      	beq.n	80008a4 <HAL_RCC_OscConfig+0xc0>
 80008c2:	e014      	b.n	80008ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80008c4:	f7ff fdea 	bl	800049c <HAL_GetTick>
 80008c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80008ca:	e008      	b.n	80008de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80008cc:	f7ff fde6 	bl	800049c <HAL_GetTick>
 80008d0:	4602      	mov	r2, r0
 80008d2:	693b      	ldr	r3, [r7, #16]
 80008d4:	1ad3      	subs	r3, r2, r3
 80008d6:	2b64      	cmp	r3, #100	@ 0x64
 80008d8:	d901      	bls.n	80008de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80008da:	2303      	movs	r3, #3
 80008dc:	e28a      	b.n	8000df4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80008de:	4b60      	ldr	r3, [pc, #384]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d1f0      	bne.n	80008cc <HAL_RCC_OscConfig+0xe8>
 80008ea:	e000      	b.n	80008ee <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	f003 0302 	and.w	r3, r3, #2
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d075      	beq.n	80009e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80008fa:	4b59      	ldr	r3, [pc, #356]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 80008fc:	689b      	ldr	r3, [r3, #8]
 80008fe:	f003 030c 	and.w	r3, r3, #12
 8000902:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000904:	4b56      	ldr	r3, [pc, #344]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 8000906:	68db      	ldr	r3, [r3, #12]
 8000908:	f003 0303 	and.w	r3, r3, #3
 800090c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800090e:	69bb      	ldr	r3, [r7, #24]
 8000910:	2b0c      	cmp	r3, #12
 8000912:	d102      	bne.n	800091a <HAL_RCC_OscConfig+0x136>
 8000914:	697b      	ldr	r3, [r7, #20]
 8000916:	2b02      	cmp	r3, #2
 8000918:	d002      	beq.n	8000920 <HAL_RCC_OscConfig+0x13c>
 800091a:	69bb      	ldr	r3, [r7, #24]
 800091c:	2b04      	cmp	r3, #4
 800091e:	d11f      	bne.n	8000960 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000920:	4b4f      	ldr	r3, [pc, #316]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000928:	2b00      	cmp	r3, #0
 800092a:	d005      	beq.n	8000938 <HAL_RCC_OscConfig+0x154>
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	68db      	ldr	r3, [r3, #12]
 8000930:	2b00      	cmp	r3, #0
 8000932:	d101      	bne.n	8000938 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8000934:	2301      	movs	r3, #1
 8000936:	e25d      	b.n	8000df4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000938:	4b49      	ldr	r3, [pc, #292]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 800093a:	685b      	ldr	r3, [r3, #4]
 800093c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	691b      	ldr	r3, [r3, #16]
 8000944:	061b      	lsls	r3, r3, #24
 8000946:	4946      	ldr	r1, [pc, #280]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 8000948:	4313      	orrs	r3, r2
 800094a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800094c:	4b45      	ldr	r3, [pc, #276]	@ (8000a64 <HAL_RCC_OscConfig+0x280>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4618      	mov	r0, r3
 8000952:	f7ff fd57 	bl	8000404 <HAL_InitTick>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d043      	beq.n	80009e4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800095c:	2301      	movs	r3, #1
 800095e:	e249      	b.n	8000df4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	68db      	ldr	r3, [r3, #12]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d023      	beq.n	80009b0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000968:	4b3d      	ldr	r3, [pc, #244]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a3c      	ldr	r2, [pc, #240]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 800096e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000972:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000974:	f7ff fd92 	bl	800049c <HAL_GetTick>
 8000978:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800097a:	e008      	b.n	800098e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800097c:	f7ff fd8e 	bl	800049c <HAL_GetTick>
 8000980:	4602      	mov	r2, r0
 8000982:	693b      	ldr	r3, [r7, #16]
 8000984:	1ad3      	subs	r3, r2, r3
 8000986:	2b02      	cmp	r3, #2
 8000988:	d901      	bls.n	800098e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800098a:	2303      	movs	r3, #3
 800098c:	e232      	b.n	8000df4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800098e:	4b34      	ldr	r3, [pc, #208]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000996:	2b00      	cmp	r3, #0
 8000998:	d0f0      	beq.n	800097c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800099a:	4b31      	ldr	r3, [pc, #196]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 800099c:	685b      	ldr	r3, [r3, #4]
 800099e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	691b      	ldr	r3, [r3, #16]
 80009a6:	061b      	lsls	r3, r3, #24
 80009a8:	492d      	ldr	r1, [pc, #180]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 80009aa:	4313      	orrs	r3, r2
 80009ac:	604b      	str	r3, [r1, #4]
 80009ae:	e01a      	b.n	80009e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80009b0:	4b2b      	ldr	r3, [pc, #172]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a2a      	ldr	r2, [pc, #168]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 80009b6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80009ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80009bc:	f7ff fd6e 	bl	800049c <HAL_GetTick>
 80009c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80009c2:	e008      	b.n	80009d6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80009c4:	f7ff fd6a 	bl	800049c <HAL_GetTick>
 80009c8:	4602      	mov	r2, r0
 80009ca:	693b      	ldr	r3, [r7, #16]
 80009cc:	1ad3      	subs	r3, r2, r3
 80009ce:	2b02      	cmp	r3, #2
 80009d0:	d901      	bls.n	80009d6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80009d2:	2303      	movs	r3, #3
 80009d4:	e20e      	b.n	8000df4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80009d6:	4b22      	ldr	r3, [pc, #136]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d1f0      	bne.n	80009c4 <HAL_RCC_OscConfig+0x1e0>
 80009e2:	e000      	b.n	80009e6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80009e4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	f003 0308 	and.w	r3, r3, #8
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d041      	beq.n	8000a76 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	695b      	ldr	r3, [r3, #20]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d01c      	beq.n	8000a34 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80009fa:	4b19      	ldr	r3, [pc, #100]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 80009fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000a00:	4a17      	ldr	r2, [pc, #92]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 8000a02:	f043 0301 	orr.w	r3, r3, #1
 8000a06:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000a0a:	f7ff fd47 	bl	800049c <HAL_GetTick>
 8000a0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000a10:	e008      	b.n	8000a24 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000a12:	f7ff fd43 	bl	800049c <HAL_GetTick>
 8000a16:	4602      	mov	r2, r0
 8000a18:	693b      	ldr	r3, [r7, #16]
 8000a1a:	1ad3      	subs	r3, r2, r3
 8000a1c:	2b02      	cmp	r3, #2
 8000a1e:	d901      	bls.n	8000a24 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000a20:	2303      	movs	r3, #3
 8000a22:	e1e7      	b.n	8000df4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000a24:	4b0e      	ldr	r3, [pc, #56]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 8000a26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000a2a:	f003 0302 	and.w	r3, r3, #2
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d0ef      	beq.n	8000a12 <HAL_RCC_OscConfig+0x22e>
 8000a32:	e020      	b.n	8000a76 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000a34:	4b0a      	ldr	r3, [pc, #40]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 8000a36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000a3a:	4a09      	ldr	r2, [pc, #36]	@ (8000a60 <HAL_RCC_OscConfig+0x27c>)
 8000a3c:	f023 0301 	bic.w	r3, r3, #1
 8000a40:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000a44:	f7ff fd2a 	bl	800049c <HAL_GetTick>
 8000a48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000a4a:	e00d      	b.n	8000a68 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000a4c:	f7ff fd26 	bl	800049c <HAL_GetTick>
 8000a50:	4602      	mov	r2, r0
 8000a52:	693b      	ldr	r3, [r7, #16]
 8000a54:	1ad3      	subs	r3, r2, r3
 8000a56:	2b02      	cmp	r3, #2
 8000a58:	d906      	bls.n	8000a68 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8000a5a:	2303      	movs	r3, #3
 8000a5c:	e1ca      	b.n	8000df4 <HAL_RCC_OscConfig+0x610>
 8000a5e:	bf00      	nop
 8000a60:	40021000 	.word	0x40021000
 8000a64:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000a68:	4b8c      	ldr	r3, [pc, #560]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000a6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000a6e:	f003 0302 	and.w	r3, r3, #2
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d1ea      	bne.n	8000a4c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	f003 0304 	and.w	r3, r3, #4
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	f000 80a6 	beq.w	8000bd0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000a84:	2300      	movs	r3, #0
 8000a86:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8000a88:	4b84      	ldr	r3, [pc, #528]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000a8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d101      	bne.n	8000a98 <HAL_RCC_OscConfig+0x2b4>
 8000a94:	2301      	movs	r3, #1
 8000a96:	e000      	b.n	8000a9a <HAL_RCC_OscConfig+0x2b6>
 8000a98:	2300      	movs	r3, #0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d00d      	beq.n	8000aba <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a9e:	4b7f      	ldr	r3, [pc, #508]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000aa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000aa2:	4a7e      	ldr	r2, [pc, #504]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000aa4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000aa8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000aaa:	4b7c      	ldr	r3, [pc, #496]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000aac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000aae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000aba:	4b79      	ldr	r3, [pc, #484]	@ (8000ca0 <HAL_RCC_OscConfig+0x4bc>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d118      	bne.n	8000af8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000ac6:	4b76      	ldr	r3, [pc, #472]	@ (8000ca0 <HAL_RCC_OscConfig+0x4bc>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	4a75      	ldr	r2, [pc, #468]	@ (8000ca0 <HAL_RCC_OscConfig+0x4bc>)
 8000acc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ad0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ad2:	f7ff fce3 	bl	800049c <HAL_GetTick>
 8000ad6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000ad8:	e008      	b.n	8000aec <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ada:	f7ff fcdf 	bl	800049c <HAL_GetTick>
 8000ade:	4602      	mov	r2, r0
 8000ae0:	693b      	ldr	r3, [r7, #16]
 8000ae2:	1ad3      	subs	r3, r2, r3
 8000ae4:	2b02      	cmp	r3, #2
 8000ae6:	d901      	bls.n	8000aec <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8000ae8:	2303      	movs	r3, #3
 8000aea:	e183      	b.n	8000df4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000aec:	4b6c      	ldr	r3, [pc, #432]	@ (8000ca0 <HAL_RCC_OscConfig+0x4bc>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d0f0      	beq.n	8000ada <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	689b      	ldr	r3, [r3, #8]
 8000afc:	2b01      	cmp	r3, #1
 8000afe:	d108      	bne.n	8000b12 <HAL_RCC_OscConfig+0x32e>
 8000b00:	4b66      	ldr	r3, [pc, #408]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000b06:	4a65      	ldr	r2, [pc, #404]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000b08:	f043 0301 	orr.w	r3, r3, #1
 8000b0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000b10:	e024      	b.n	8000b5c <HAL_RCC_OscConfig+0x378>
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	689b      	ldr	r3, [r3, #8]
 8000b16:	2b05      	cmp	r3, #5
 8000b18:	d110      	bne.n	8000b3c <HAL_RCC_OscConfig+0x358>
 8000b1a:	4b60      	ldr	r3, [pc, #384]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000b1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000b20:	4a5e      	ldr	r2, [pc, #376]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000b22:	f043 0304 	orr.w	r3, r3, #4
 8000b26:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000b2a:	4b5c      	ldr	r3, [pc, #368]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000b30:	4a5a      	ldr	r2, [pc, #360]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000b32:	f043 0301 	orr.w	r3, r3, #1
 8000b36:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000b3a:	e00f      	b.n	8000b5c <HAL_RCC_OscConfig+0x378>
 8000b3c:	4b57      	ldr	r3, [pc, #348]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000b3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000b42:	4a56      	ldr	r2, [pc, #344]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000b44:	f023 0301 	bic.w	r3, r3, #1
 8000b48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000b4c:	4b53      	ldr	r3, [pc, #332]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000b52:	4a52      	ldr	r2, [pc, #328]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000b54:	f023 0304 	bic.w	r3, r3, #4
 8000b58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	689b      	ldr	r3, [r3, #8]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d016      	beq.n	8000b92 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000b64:	f7ff fc9a 	bl	800049c <HAL_GetTick>
 8000b68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000b6a:	e00a      	b.n	8000b82 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b6c:	f7ff fc96 	bl	800049c <HAL_GetTick>
 8000b70:	4602      	mov	r2, r0
 8000b72:	693b      	ldr	r3, [r7, #16]
 8000b74:	1ad3      	subs	r3, r2, r3
 8000b76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d901      	bls.n	8000b82 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8000b7e:	2303      	movs	r3, #3
 8000b80:	e138      	b.n	8000df4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000b82:	4b46      	ldr	r3, [pc, #280]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000b88:	f003 0302 	and.w	r3, r3, #2
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d0ed      	beq.n	8000b6c <HAL_RCC_OscConfig+0x388>
 8000b90:	e015      	b.n	8000bbe <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000b92:	f7ff fc83 	bl	800049c <HAL_GetTick>
 8000b96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000b98:	e00a      	b.n	8000bb0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b9a:	f7ff fc7f 	bl	800049c <HAL_GetTick>
 8000b9e:	4602      	mov	r2, r0
 8000ba0:	693b      	ldr	r3, [r7, #16]
 8000ba2:	1ad3      	subs	r3, r2, r3
 8000ba4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d901      	bls.n	8000bb0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8000bac:	2303      	movs	r3, #3
 8000bae:	e121      	b.n	8000df4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000bb0:	4b3a      	ldr	r3, [pc, #232]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000bb6:	f003 0302 	and.w	r3, r3, #2
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d1ed      	bne.n	8000b9a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8000bbe:	7ffb      	ldrb	r3, [r7, #31]
 8000bc0:	2b01      	cmp	r3, #1
 8000bc2:	d105      	bne.n	8000bd0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000bc4:	4b35      	ldr	r3, [pc, #212]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000bc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bc8:	4a34      	ldr	r2, [pc, #208]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000bca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000bce:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	f003 0320 	and.w	r3, r3, #32
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d03c      	beq.n	8000c56 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	699b      	ldr	r3, [r3, #24]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d01c      	beq.n	8000c1e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8000be4:	4b2d      	ldr	r3, [pc, #180]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000be6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000bea:	4a2c      	ldr	r2, [pc, #176]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000bec:	f043 0301 	orr.w	r3, r3, #1
 8000bf0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000bf4:	f7ff fc52 	bl	800049c <HAL_GetTick>
 8000bf8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000bfa:	e008      	b.n	8000c0e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000bfc:	f7ff fc4e 	bl	800049c <HAL_GetTick>
 8000c00:	4602      	mov	r2, r0
 8000c02:	693b      	ldr	r3, [r7, #16]
 8000c04:	1ad3      	subs	r3, r2, r3
 8000c06:	2b02      	cmp	r3, #2
 8000c08:	d901      	bls.n	8000c0e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8000c0a:	2303      	movs	r3, #3
 8000c0c:	e0f2      	b.n	8000df4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000c0e:	4b23      	ldr	r3, [pc, #140]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000c10:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000c14:	f003 0302 	and.w	r3, r3, #2
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d0ef      	beq.n	8000bfc <HAL_RCC_OscConfig+0x418>
 8000c1c:	e01b      	b.n	8000c56 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8000c1e:	4b1f      	ldr	r3, [pc, #124]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000c20:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000c24:	4a1d      	ldr	r2, [pc, #116]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000c26:	f023 0301 	bic.w	r3, r3, #1
 8000c2a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c2e:	f7ff fc35 	bl	800049c <HAL_GetTick>
 8000c32:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000c34:	e008      	b.n	8000c48 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000c36:	f7ff fc31 	bl	800049c <HAL_GetTick>
 8000c3a:	4602      	mov	r2, r0
 8000c3c:	693b      	ldr	r3, [r7, #16]
 8000c3e:	1ad3      	subs	r3, r2, r3
 8000c40:	2b02      	cmp	r3, #2
 8000c42:	d901      	bls.n	8000c48 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8000c44:	2303      	movs	r3, #3
 8000c46:	e0d5      	b.n	8000df4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000c48:	4b14      	ldr	r3, [pc, #80]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000c4a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000c4e:	f003 0302 	and.w	r3, r3, #2
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d1ef      	bne.n	8000c36 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	69db      	ldr	r3, [r3, #28]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	f000 80c9 	beq.w	8000df2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000c60:	4b0e      	ldr	r3, [pc, #56]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000c62:	689b      	ldr	r3, [r3, #8]
 8000c64:	f003 030c 	and.w	r3, r3, #12
 8000c68:	2b0c      	cmp	r3, #12
 8000c6a:	f000 8083 	beq.w	8000d74 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	69db      	ldr	r3, [r3, #28]
 8000c72:	2b02      	cmp	r3, #2
 8000c74:	d15e      	bne.n	8000d34 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c76:	4b09      	ldr	r3, [pc, #36]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	4a08      	ldr	r2, [pc, #32]	@ (8000c9c <HAL_RCC_OscConfig+0x4b8>)
 8000c7c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000c80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c82:	f7ff fc0b 	bl	800049c <HAL_GetTick>
 8000c86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000c88:	e00c      	b.n	8000ca4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000c8a:	f7ff fc07 	bl	800049c <HAL_GetTick>
 8000c8e:	4602      	mov	r2, r0
 8000c90:	693b      	ldr	r3, [r7, #16]
 8000c92:	1ad3      	subs	r3, r2, r3
 8000c94:	2b02      	cmp	r3, #2
 8000c96:	d905      	bls.n	8000ca4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8000c98:	2303      	movs	r3, #3
 8000c9a:	e0ab      	b.n	8000df4 <HAL_RCC_OscConfig+0x610>
 8000c9c:	40021000 	.word	0x40021000
 8000ca0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000ca4:	4b55      	ldr	r3, [pc, #340]	@ (8000dfc <HAL_RCC_OscConfig+0x618>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d1ec      	bne.n	8000c8a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000cb0:	4b52      	ldr	r3, [pc, #328]	@ (8000dfc <HAL_RCC_OscConfig+0x618>)
 8000cb2:	68da      	ldr	r2, [r3, #12]
 8000cb4:	4b52      	ldr	r3, [pc, #328]	@ (8000e00 <HAL_RCC_OscConfig+0x61c>)
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	687a      	ldr	r2, [r7, #4]
 8000cba:	6a11      	ldr	r1, [r2, #32]
 8000cbc:	687a      	ldr	r2, [r7, #4]
 8000cbe:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8000cc0:	3a01      	subs	r2, #1
 8000cc2:	0112      	lsls	r2, r2, #4
 8000cc4:	4311      	orrs	r1, r2
 8000cc6:	687a      	ldr	r2, [r7, #4]
 8000cc8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8000cca:	0212      	lsls	r2, r2, #8
 8000ccc:	4311      	orrs	r1, r2
 8000cce:	687a      	ldr	r2, [r7, #4]
 8000cd0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8000cd2:	0852      	lsrs	r2, r2, #1
 8000cd4:	3a01      	subs	r2, #1
 8000cd6:	0552      	lsls	r2, r2, #21
 8000cd8:	4311      	orrs	r1, r2
 8000cda:	687a      	ldr	r2, [r7, #4]
 8000cdc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000cde:	0852      	lsrs	r2, r2, #1
 8000ce0:	3a01      	subs	r2, #1
 8000ce2:	0652      	lsls	r2, r2, #25
 8000ce4:	4311      	orrs	r1, r2
 8000ce6:	687a      	ldr	r2, [r7, #4]
 8000ce8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8000cea:	06d2      	lsls	r2, r2, #27
 8000cec:	430a      	orrs	r2, r1
 8000cee:	4943      	ldr	r1, [pc, #268]	@ (8000dfc <HAL_RCC_OscConfig+0x618>)
 8000cf0:	4313      	orrs	r3, r2
 8000cf2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000cf4:	4b41      	ldr	r3, [pc, #260]	@ (8000dfc <HAL_RCC_OscConfig+0x618>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4a40      	ldr	r2, [pc, #256]	@ (8000dfc <HAL_RCC_OscConfig+0x618>)
 8000cfa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000cfe:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000d00:	4b3e      	ldr	r3, [pc, #248]	@ (8000dfc <HAL_RCC_OscConfig+0x618>)
 8000d02:	68db      	ldr	r3, [r3, #12]
 8000d04:	4a3d      	ldr	r2, [pc, #244]	@ (8000dfc <HAL_RCC_OscConfig+0x618>)
 8000d06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000d0a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d0c:	f7ff fbc6 	bl	800049c <HAL_GetTick>
 8000d10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000d12:	e008      	b.n	8000d26 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000d14:	f7ff fbc2 	bl	800049c <HAL_GetTick>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	693b      	ldr	r3, [r7, #16]
 8000d1c:	1ad3      	subs	r3, r2, r3
 8000d1e:	2b02      	cmp	r3, #2
 8000d20:	d901      	bls.n	8000d26 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8000d22:	2303      	movs	r3, #3
 8000d24:	e066      	b.n	8000df4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000d26:	4b35      	ldr	r3, [pc, #212]	@ (8000dfc <HAL_RCC_OscConfig+0x618>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d0f0      	beq.n	8000d14 <HAL_RCC_OscConfig+0x530>
 8000d32:	e05e      	b.n	8000df2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d34:	4b31      	ldr	r3, [pc, #196]	@ (8000dfc <HAL_RCC_OscConfig+0x618>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a30      	ldr	r2, [pc, #192]	@ (8000dfc <HAL_RCC_OscConfig+0x618>)
 8000d3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000d3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d40:	f7ff fbac 	bl	800049c <HAL_GetTick>
 8000d44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000d46:	e008      	b.n	8000d5a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000d48:	f7ff fba8 	bl	800049c <HAL_GetTick>
 8000d4c:	4602      	mov	r2, r0
 8000d4e:	693b      	ldr	r3, [r7, #16]
 8000d50:	1ad3      	subs	r3, r2, r3
 8000d52:	2b02      	cmp	r3, #2
 8000d54:	d901      	bls.n	8000d5a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8000d56:	2303      	movs	r3, #3
 8000d58:	e04c      	b.n	8000df4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000d5a:	4b28      	ldr	r3, [pc, #160]	@ (8000dfc <HAL_RCC_OscConfig+0x618>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d1f0      	bne.n	8000d48 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8000d66:	4b25      	ldr	r3, [pc, #148]	@ (8000dfc <HAL_RCC_OscConfig+0x618>)
 8000d68:	68da      	ldr	r2, [r3, #12]
 8000d6a:	4924      	ldr	r1, [pc, #144]	@ (8000dfc <HAL_RCC_OscConfig+0x618>)
 8000d6c:	4b25      	ldr	r3, [pc, #148]	@ (8000e04 <HAL_RCC_OscConfig+0x620>)
 8000d6e:	4013      	ands	r3, r2
 8000d70:	60cb      	str	r3, [r1, #12]
 8000d72:	e03e      	b.n	8000df2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	69db      	ldr	r3, [r3, #28]
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d101      	bne.n	8000d80 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	e039      	b.n	8000df4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8000d80:	4b1e      	ldr	r3, [pc, #120]	@ (8000dfc <HAL_RCC_OscConfig+0x618>)
 8000d82:	68db      	ldr	r3, [r3, #12]
 8000d84:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000d86:	697b      	ldr	r3, [r7, #20]
 8000d88:	f003 0203 	and.w	r2, r3, #3
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	6a1b      	ldr	r3, [r3, #32]
 8000d90:	429a      	cmp	r2, r3
 8000d92:	d12c      	bne.n	8000dee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d9e:	3b01      	subs	r3, #1
 8000da0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d123      	bne.n	8000dee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000db0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d11b      	bne.n	8000dee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000db6:	697b      	ldr	r3, [r7, #20]
 8000db8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000dc0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d113      	bne.n	8000dee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd0:	085b      	lsrs	r3, r3, #1
 8000dd2:	3b01      	subs	r3, #1
 8000dd4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000dd6:	429a      	cmp	r2, r3
 8000dd8:	d109      	bne.n	8000dee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000de4:	085b      	lsrs	r3, r3, #1
 8000de6:	3b01      	subs	r3, #1
 8000de8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000dea:	429a      	cmp	r2, r3
 8000dec:	d001      	beq.n	8000df2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8000dee:	2301      	movs	r3, #1
 8000df0:	e000      	b.n	8000df4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8000df2:	2300      	movs	r3, #0
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	3720      	adds	r7, #32
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	40021000 	.word	0x40021000
 8000e00:	019f800c 	.word	0x019f800c
 8000e04:	feeefffc 	.word	0xfeeefffc

08000e08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b086      	sub	sp, #24
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8000e12:	2300      	movs	r3, #0
 8000e14:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d101      	bne.n	8000e20 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	e11e      	b.n	800105e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000e20:	4b91      	ldr	r3, [pc, #580]	@ (8001068 <HAL_RCC_ClockConfig+0x260>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f003 030f 	and.w	r3, r3, #15
 8000e28:	683a      	ldr	r2, [r7, #0]
 8000e2a:	429a      	cmp	r2, r3
 8000e2c:	d910      	bls.n	8000e50 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e2e:	4b8e      	ldr	r3, [pc, #568]	@ (8001068 <HAL_RCC_ClockConfig+0x260>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f023 020f 	bic.w	r2, r3, #15
 8000e36:	498c      	ldr	r1, [pc, #560]	@ (8001068 <HAL_RCC_ClockConfig+0x260>)
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e3e:	4b8a      	ldr	r3, [pc, #552]	@ (8001068 <HAL_RCC_ClockConfig+0x260>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f003 030f 	and.w	r3, r3, #15
 8000e46:	683a      	ldr	r2, [r7, #0]
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d001      	beq.n	8000e50 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	e106      	b.n	800105e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f003 0301 	and.w	r3, r3, #1
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d073      	beq.n	8000f44 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	2b03      	cmp	r3, #3
 8000e62:	d129      	bne.n	8000eb8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000e64:	4b81      	ldr	r3, [pc, #516]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d101      	bne.n	8000e74 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8000e70:	2301      	movs	r3, #1
 8000e72:	e0f4      	b.n	800105e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8000e74:	f000 f966 	bl	8001144 <RCC_GetSysClockFreqFromPLLSource>
 8000e78:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8000e7a:	693b      	ldr	r3, [r7, #16]
 8000e7c:	4a7c      	ldr	r2, [pc, #496]	@ (8001070 <HAL_RCC_ClockConfig+0x268>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d93f      	bls.n	8000f02 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8000e82:	4b7a      	ldr	r3, [pc, #488]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 8000e84:	689b      	ldr	r3, [r3, #8]
 8000e86:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d009      	beq.n	8000ea2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d033      	beq.n	8000f02 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d12f      	bne.n	8000f02 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8000ea2:	4b72      	ldr	r3, [pc, #456]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 8000ea4:	689b      	ldr	r3, [r3, #8]
 8000ea6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000eaa:	4a70      	ldr	r2, [pc, #448]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 8000eac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000eb0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8000eb2:	2380      	movs	r3, #128	@ 0x80
 8000eb4:	617b      	str	r3, [r7, #20]
 8000eb6:	e024      	b.n	8000f02 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	2b02      	cmp	r3, #2
 8000ebe:	d107      	bne.n	8000ed0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ec0:	4b6a      	ldr	r3, [pc, #424]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d109      	bne.n	8000ee0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8000ecc:	2301      	movs	r3, #1
 8000ece:	e0c6      	b.n	800105e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ed0:	4b66      	ldr	r3, [pc, #408]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d101      	bne.n	8000ee0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8000edc:	2301      	movs	r3, #1
 8000ede:	e0be      	b.n	800105e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8000ee0:	f000 f8ce 	bl	8001080 <HAL_RCC_GetSysClockFreq>
 8000ee4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8000ee6:	693b      	ldr	r3, [r7, #16]
 8000ee8:	4a61      	ldr	r2, [pc, #388]	@ (8001070 <HAL_RCC_ClockConfig+0x268>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d909      	bls.n	8000f02 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8000eee:	4b5f      	ldr	r3, [pc, #380]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 8000ef0:	689b      	ldr	r3, [r3, #8]
 8000ef2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000ef6:	4a5d      	ldr	r2, [pc, #372]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 8000ef8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000efc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8000efe:	2380      	movs	r3, #128	@ 0x80
 8000f00:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8000f02:	4b5a      	ldr	r3, [pc, #360]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	f023 0203 	bic.w	r2, r3, #3
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	4957      	ldr	r1, [pc, #348]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 8000f10:	4313      	orrs	r3, r2
 8000f12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8000f14:	f7ff fac2 	bl	800049c <HAL_GetTick>
 8000f18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f1a:	e00a      	b.n	8000f32 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f1c:	f7ff fabe 	bl	800049c <HAL_GetTick>
 8000f20:	4602      	mov	r2, r0
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	1ad3      	subs	r3, r2, r3
 8000f26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d901      	bls.n	8000f32 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8000f2e:	2303      	movs	r3, #3
 8000f30:	e095      	b.n	800105e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f32:	4b4e      	ldr	r3, [pc, #312]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 8000f34:	689b      	ldr	r3, [r3, #8]
 8000f36:	f003 020c 	and.w	r2, r3, #12
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	009b      	lsls	r3, r3, #2
 8000f40:	429a      	cmp	r2, r3
 8000f42:	d1eb      	bne.n	8000f1c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f003 0302 	and.w	r3, r3, #2
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d023      	beq.n	8000f98 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f003 0304 	and.w	r3, r3, #4
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d005      	beq.n	8000f68 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f5c:	4b43      	ldr	r3, [pc, #268]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 8000f5e:	689b      	ldr	r3, [r3, #8]
 8000f60:	4a42      	ldr	r2, [pc, #264]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 8000f62:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000f66:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f003 0308 	and.w	r3, r3, #8
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d007      	beq.n	8000f84 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8000f74:	4b3d      	ldr	r3, [pc, #244]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 8000f76:	689b      	ldr	r3, [r3, #8]
 8000f78:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8000f7c:	4a3b      	ldr	r2, [pc, #236]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 8000f7e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000f82:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f84:	4b39      	ldr	r3, [pc, #228]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 8000f86:	689b      	ldr	r3, [r3, #8]
 8000f88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	689b      	ldr	r3, [r3, #8]
 8000f90:	4936      	ldr	r1, [pc, #216]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 8000f92:	4313      	orrs	r3, r2
 8000f94:	608b      	str	r3, [r1, #8]
 8000f96:	e008      	b.n	8000faa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	2b80      	cmp	r3, #128	@ 0x80
 8000f9c:	d105      	bne.n	8000faa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8000f9e:	4b33      	ldr	r3, [pc, #204]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 8000fa0:	689b      	ldr	r3, [r3, #8]
 8000fa2:	4a32      	ldr	r2, [pc, #200]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 8000fa4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000fa8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000faa:	4b2f      	ldr	r3, [pc, #188]	@ (8001068 <HAL_RCC_ClockConfig+0x260>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f003 030f 	and.w	r3, r3, #15
 8000fb2:	683a      	ldr	r2, [r7, #0]
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	d21d      	bcs.n	8000ff4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fb8:	4b2b      	ldr	r3, [pc, #172]	@ (8001068 <HAL_RCC_ClockConfig+0x260>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f023 020f 	bic.w	r2, r3, #15
 8000fc0:	4929      	ldr	r1, [pc, #164]	@ (8001068 <HAL_RCC_ClockConfig+0x260>)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8000fc8:	f7ff fa68 	bl	800049c <HAL_GetTick>
 8000fcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fce:	e00a      	b.n	8000fe6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fd0:	f7ff fa64 	bl	800049c <HAL_GetTick>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	1ad3      	subs	r3, r2, r3
 8000fda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d901      	bls.n	8000fe6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	e03b      	b.n	800105e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fe6:	4b20      	ldr	r3, [pc, #128]	@ (8001068 <HAL_RCC_ClockConfig+0x260>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f003 030f 	and.w	r3, r3, #15
 8000fee:	683a      	ldr	r2, [r7, #0]
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d1ed      	bne.n	8000fd0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f003 0304 	and.w	r3, r3, #4
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d008      	beq.n	8001012 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001000:	4b1a      	ldr	r3, [pc, #104]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 8001002:	689b      	ldr	r3, [r3, #8]
 8001004:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	68db      	ldr	r3, [r3, #12]
 800100c:	4917      	ldr	r1, [pc, #92]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 800100e:	4313      	orrs	r3, r2
 8001010:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f003 0308 	and.w	r3, r3, #8
 800101a:	2b00      	cmp	r3, #0
 800101c:	d009      	beq.n	8001032 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800101e:	4b13      	ldr	r3, [pc, #76]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	691b      	ldr	r3, [r3, #16]
 800102a:	00db      	lsls	r3, r3, #3
 800102c:	490f      	ldr	r1, [pc, #60]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 800102e:	4313      	orrs	r3, r2
 8001030:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001032:	f000 f825 	bl	8001080 <HAL_RCC_GetSysClockFreq>
 8001036:	4602      	mov	r2, r0
 8001038:	4b0c      	ldr	r3, [pc, #48]	@ (800106c <HAL_RCC_ClockConfig+0x264>)
 800103a:	689b      	ldr	r3, [r3, #8]
 800103c:	091b      	lsrs	r3, r3, #4
 800103e:	f003 030f 	and.w	r3, r3, #15
 8001042:	490c      	ldr	r1, [pc, #48]	@ (8001074 <HAL_RCC_ClockConfig+0x26c>)
 8001044:	5ccb      	ldrb	r3, [r1, r3]
 8001046:	f003 031f 	and.w	r3, r3, #31
 800104a:	fa22 f303 	lsr.w	r3, r2, r3
 800104e:	4a0a      	ldr	r2, [pc, #40]	@ (8001078 <HAL_RCC_ClockConfig+0x270>)
 8001050:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001052:	4b0a      	ldr	r3, [pc, #40]	@ (800107c <HAL_RCC_ClockConfig+0x274>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff f9d4 	bl	8000404 <HAL_InitTick>
 800105c:	4603      	mov	r3, r0
}
 800105e:	4618      	mov	r0, r3
 8001060:	3718      	adds	r7, #24
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40022000 	.word	0x40022000
 800106c:	40021000 	.word	0x40021000
 8001070:	04c4b400 	.word	0x04c4b400
 8001074:	08001240 	.word	0x08001240
 8001078:	20000000 	.word	0x20000000
 800107c:	20000004 	.word	0x20000004

08001080 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001080:	b480      	push	{r7}
 8001082:	b087      	sub	sp, #28
 8001084:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001086:	4b2c      	ldr	r3, [pc, #176]	@ (8001138 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001088:	689b      	ldr	r3, [r3, #8]
 800108a:	f003 030c 	and.w	r3, r3, #12
 800108e:	2b04      	cmp	r3, #4
 8001090:	d102      	bne.n	8001098 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001092:	4b2a      	ldr	r3, [pc, #168]	@ (800113c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001094:	613b      	str	r3, [r7, #16]
 8001096:	e047      	b.n	8001128 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001098:	4b27      	ldr	r3, [pc, #156]	@ (8001138 <HAL_RCC_GetSysClockFreq+0xb8>)
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	f003 030c 	and.w	r3, r3, #12
 80010a0:	2b08      	cmp	r3, #8
 80010a2:	d102      	bne.n	80010aa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80010a4:	4b26      	ldr	r3, [pc, #152]	@ (8001140 <HAL_RCC_GetSysClockFreq+0xc0>)
 80010a6:	613b      	str	r3, [r7, #16]
 80010a8:	e03e      	b.n	8001128 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80010aa:	4b23      	ldr	r3, [pc, #140]	@ (8001138 <HAL_RCC_GetSysClockFreq+0xb8>)
 80010ac:	689b      	ldr	r3, [r3, #8]
 80010ae:	f003 030c 	and.w	r3, r3, #12
 80010b2:	2b0c      	cmp	r3, #12
 80010b4:	d136      	bne.n	8001124 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80010b6:	4b20      	ldr	r3, [pc, #128]	@ (8001138 <HAL_RCC_GetSysClockFreq+0xb8>)
 80010b8:	68db      	ldr	r3, [r3, #12]
 80010ba:	f003 0303 	and.w	r3, r3, #3
 80010be:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80010c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001138 <HAL_RCC_GetSysClockFreq+0xb8>)
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	091b      	lsrs	r3, r3, #4
 80010c6:	f003 030f 	and.w	r3, r3, #15
 80010ca:	3301      	adds	r3, #1
 80010cc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	2b03      	cmp	r3, #3
 80010d2:	d10c      	bne.n	80010ee <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80010d4:	4a1a      	ldr	r2, [pc, #104]	@ (8001140 <HAL_RCC_GetSysClockFreq+0xc0>)
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80010dc:	4a16      	ldr	r2, [pc, #88]	@ (8001138 <HAL_RCC_GetSysClockFreq+0xb8>)
 80010de:	68d2      	ldr	r2, [r2, #12]
 80010e0:	0a12      	lsrs	r2, r2, #8
 80010e2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80010e6:	fb02 f303 	mul.w	r3, r2, r3
 80010ea:	617b      	str	r3, [r7, #20]
      break;
 80010ec:	e00c      	b.n	8001108 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80010ee:	4a13      	ldr	r2, [pc, #76]	@ (800113c <HAL_RCC_GetSysClockFreq+0xbc>)
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80010f6:	4a10      	ldr	r2, [pc, #64]	@ (8001138 <HAL_RCC_GetSysClockFreq+0xb8>)
 80010f8:	68d2      	ldr	r2, [r2, #12]
 80010fa:	0a12      	lsrs	r2, r2, #8
 80010fc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001100:	fb02 f303 	mul.w	r3, r2, r3
 8001104:	617b      	str	r3, [r7, #20]
      break;
 8001106:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001108:	4b0b      	ldr	r3, [pc, #44]	@ (8001138 <HAL_RCC_GetSysClockFreq+0xb8>)
 800110a:	68db      	ldr	r3, [r3, #12]
 800110c:	0e5b      	lsrs	r3, r3, #25
 800110e:	f003 0303 	and.w	r3, r3, #3
 8001112:	3301      	adds	r3, #1
 8001114:	005b      	lsls	r3, r3, #1
 8001116:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001118:	697a      	ldr	r2, [r7, #20]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001120:	613b      	str	r3, [r7, #16]
 8001122:	e001      	b.n	8001128 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001124:	2300      	movs	r3, #0
 8001126:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001128:	693b      	ldr	r3, [r7, #16]
}
 800112a:	4618      	mov	r0, r3
 800112c:	371c      	adds	r7, #28
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	40021000 	.word	0x40021000
 800113c:	00f42400 	.word	0x00f42400
 8001140:	007a1200 	.word	0x007a1200

08001144 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001144:	b480      	push	{r7}
 8001146:	b087      	sub	sp, #28
 8001148:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800114a:	4b1e      	ldr	r3, [pc, #120]	@ (80011c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800114c:	68db      	ldr	r3, [r3, #12]
 800114e:	f003 0303 	and.w	r3, r3, #3
 8001152:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001154:	4b1b      	ldr	r3, [pc, #108]	@ (80011c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	091b      	lsrs	r3, r3, #4
 800115a:	f003 030f 	and.w	r3, r3, #15
 800115e:	3301      	adds	r3, #1
 8001160:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	2b03      	cmp	r3, #3
 8001166:	d10c      	bne.n	8001182 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001168:	4a17      	ldr	r2, [pc, #92]	@ (80011c8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001170:	4a14      	ldr	r2, [pc, #80]	@ (80011c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001172:	68d2      	ldr	r2, [r2, #12]
 8001174:	0a12      	lsrs	r2, r2, #8
 8001176:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800117a:	fb02 f303 	mul.w	r3, r2, r3
 800117e:	617b      	str	r3, [r7, #20]
    break;
 8001180:	e00c      	b.n	800119c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001182:	4a12      	ldr	r2, [pc, #72]	@ (80011cc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	fbb2 f3f3 	udiv	r3, r2, r3
 800118a:	4a0e      	ldr	r2, [pc, #56]	@ (80011c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800118c:	68d2      	ldr	r2, [r2, #12]
 800118e:	0a12      	lsrs	r2, r2, #8
 8001190:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001194:	fb02 f303 	mul.w	r3, r2, r3
 8001198:	617b      	str	r3, [r7, #20]
    break;
 800119a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800119c:	4b09      	ldr	r3, [pc, #36]	@ (80011c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	0e5b      	lsrs	r3, r3, #25
 80011a2:	f003 0303 	and.w	r3, r3, #3
 80011a6:	3301      	adds	r3, #1
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80011ac:	697a      	ldr	r2, [r7, #20]
 80011ae:	68bb      	ldr	r3, [r7, #8]
 80011b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80011b4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80011b6:	687b      	ldr	r3, [r7, #4]
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	371c      	adds	r7, #28
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr
 80011c4:	40021000 	.word	0x40021000
 80011c8:	007a1200 	.word	0x007a1200
 80011cc:	00f42400 	.word	0x00f42400

080011d0 <memset>:
 80011d0:	4402      	add	r2, r0
 80011d2:	4603      	mov	r3, r0
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d100      	bne.n	80011da <memset+0xa>
 80011d8:	4770      	bx	lr
 80011da:	f803 1b01 	strb.w	r1, [r3], #1
 80011de:	e7f9      	b.n	80011d4 <memset+0x4>

080011e0 <__libc_init_array>:
 80011e0:	b570      	push	{r4, r5, r6, lr}
 80011e2:	4d0d      	ldr	r5, [pc, #52]	@ (8001218 <__libc_init_array+0x38>)
 80011e4:	4c0d      	ldr	r4, [pc, #52]	@ (800121c <__libc_init_array+0x3c>)
 80011e6:	1b64      	subs	r4, r4, r5
 80011e8:	10a4      	asrs	r4, r4, #2
 80011ea:	2600      	movs	r6, #0
 80011ec:	42a6      	cmp	r6, r4
 80011ee:	d109      	bne.n	8001204 <__libc_init_array+0x24>
 80011f0:	4d0b      	ldr	r5, [pc, #44]	@ (8001220 <__libc_init_array+0x40>)
 80011f2:	4c0c      	ldr	r4, [pc, #48]	@ (8001224 <__libc_init_array+0x44>)
 80011f4:	f000 f818 	bl	8001228 <_init>
 80011f8:	1b64      	subs	r4, r4, r5
 80011fa:	10a4      	asrs	r4, r4, #2
 80011fc:	2600      	movs	r6, #0
 80011fe:	42a6      	cmp	r6, r4
 8001200:	d105      	bne.n	800120e <__libc_init_array+0x2e>
 8001202:	bd70      	pop	{r4, r5, r6, pc}
 8001204:	f855 3b04 	ldr.w	r3, [r5], #4
 8001208:	4798      	blx	r3
 800120a:	3601      	adds	r6, #1
 800120c:	e7ee      	b.n	80011ec <__libc_init_array+0xc>
 800120e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001212:	4798      	blx	r3
 8001214:	3601      	adds	r6, #1
 8001216:	e7f2      	b.n	80011fe <__libc_init_array+0x1e>
 8001218:	08001250 	.word	0x08001250
 800121c:	08001250 	.word	0x08001250
 8001220:	08001250 	.word	0x08001250
 8001224:	08001254 	.word	0x08001254

08001228 <_init>:
 8001228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800122a:	bf00      	nop
 800122c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800122e:	bc08      	pop	{r3}
 8001230:	469e      	mov	lr, r3
 8001232:	4770      	bx	lr

08001234 <_fini>:
 8001234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001236:	bf00      	nop
 8001238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800123a:	bc08      	pop	{r3}
 800123c:	469e      	mov	lr, r3
 800123e:	4770      	bx	lr
