WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL synthesis
