
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000006a4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  0800082c  0800082c  0000182c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000838  08000838  00001848  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08000838  08000838  00001838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000840  08000848  00001848  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000840  08000840  00001840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000844  08000844  00001844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001848  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001848  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00001848  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001155  00000000  00000000  00001878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000406  00000000  00000000  000029cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000120  00000000  00000000  00002dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000cb  00000000  00000000  00002ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000022d1  00000000  00000000  00002fc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000017ab  00000000  00000000  00005294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00009347  00000000  00000000  00006a3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0000fd86  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000003b4  00000000  00000000  0000fdcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  00010180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000814 	.word	0x08000814

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000814 	.word	0x08000814

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <SPI2_GPIOInits>:
 PB9->SPI2_NSS
 Alt. Fn. 5
 */

void SPI2_GPIOInits(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b084      	sub	sp, #16
 80001dc:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = GPIOB;
 80001de:	4b0e      	ldr	r3, [pc, #56]	@ (8000218 <SPI2_GPIOInits+0x40>)
 80001e0:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 80001e2:	2302      	movs	r3, #2
 80001e4:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 80001e6:	2305      	movs	r3, #5
 80001e8:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80001ea:	2300      	movs	r3, #0
 80001ec:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80001ee:	2300      	movs	r3, #0
 80001f0:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_MED;
 80001f2:	2301      	movs	r3, #1
 80001f4:	72bb      	strb	r3, [r7, #10]

	//SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_3;
 80001f6:	2303      	movs	r3, #3
 80001f8:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 80001fa:	1d3b      	adds	r3, r7, #4
 80001fc:	4618      	mov	r0, r3
 80001fe:	f000 f885 	bl	800030c <GPIO_Init>

	//MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_5;
 8000202:	2305      	movs	r3, #5
 8000204:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000206:	1d3b      	adds	r3, r7, #4
 8000208:	4618      	mov	r0, r3
 800020a:	f000 f87f 	bl	800030c <GPIO_Init>


	//NSS
	//SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_9;
	//GPIO_Init(&SPIPins);
}
 800020e:	bf00      	nop
 8000210:	3710      	adds	r7, #16
 8000212:	46bd      	mov	sp, r7
 8000214:	bd80      	pop	{r7, pc}
 8000216:	bf00      	nop
 8000218:	40020400 	.word	0x40020400

0800021c <SPI2_Inits>:

void SPI2_Inits(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b088      	sub	sp, #32
 8000220:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI2handle;

	SPI2handle.pSPIx = SPI2;
 8000222:	4b0c      	ldr	r3, [pc, #48]	@ (8000254 <SPI2_Inits+0x38>)
 8000224:	603b      	str	r3, [r7, #0]
	SPI2handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 8000226:	2301      	movs	r3, #1
 8000228:	717b      	strb	r3, [r7, #5]
	SPI2handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 800022a:	2301      	movs	r3, #1
 800022c:	713b      	strb	r3, [r7, #4]
	SPI2handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV2;//generates sclk of 8MHz
 800022e:	2300      	movs	r3, #0
 8000230:	71bb      	strb	r3, [r7, #6]
	SPI2handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 8000232:	2300      	movs	r3, #0
 8000234:	71fb      	strb	r3, [r7, #7]
	SPI2handle.SPIConfig.SPI_CPOL = SPI_CPOL_HIGH;
 8000236:	2301      	movs	r3, #1
 8000238:	723b      	strb	r3, [r7, #8]
	SPI2handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 800023a:	2300      	movs	r3, #0
 800023c:	727b      	strb	r3, [r7, #9]
	SPI2handle.SPIConfig.SPI_SSM = SPI_SSM_EN; //software slave management enabled for NSS pin
 800023e:	2301      	movs	r3, #1
 8000240:	72bb      	strb	r3, [r7, #10]

	SPI_Init(&SPI2handle);
 8000242:	463b      	mov	r3, r7
 8000244:	4618      	mov	r0, r3
 8000246:	f000 f9f5 	bl	8000634 <SPI_Init>
}
 800024a:	bf00      	nop
 800024c:	3720      	adds	r7, #32
 800024e:	46bd      	mov	sp, r7
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	40003800 	.word	0x40003800

08000258 <main>:

int main(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b084      	sub	sp, #16
 800025c:	af00      	add	r7, sp, #0
	char user_data[] = "Hello World";
 800025e:	4a14      	ldr	r2, [pc, #80]	@ (80002b0 <main+0x58>)
 8000260:	1d3b      	adds	r3, r7, #4
 8000262:	ca07      	ldmia	r2, {r0, r1, r2}
 8000264:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	//this function is used to initialize the GPIO pins to behave as SPI2 pins
	SPI2_GPIOInits();
 8000268:	f7ff ffb6 	bl	80001d8 <SPI2_GPIOInits>

	//This function is used to initialize the SPI2 peripheral parameters
	SPI2_Inits();
 800026c:	f7ff ffd6 	bl	800021c <SPI2_Inits>

	//this makes NSS signal internally high and avoids MODF error
	SPI_SSIConfig(SPI2,ENABLE);
 8000270:	2101      	movs	r1, #1
 8000272:	4810      	ldr	r0, [pc, #64]	@ (80002b4 <main+0x5c>)
 8000274:	f000 fa8e 	bl	8000794 <SPI_SSIConfig>

	//enable the SPI2 peripheral
	SPI_PeripheralControl(SPI2,ENABLE);
 8000278:	2101      	movs	r1, #1
 800027a:	480e      	ldr	r0, [pc, #56]	@ (80002b4 <main+0x5c>)
 800027c:	f000 fa6e 	bl	800075c <SPI_PeripheralControl>

	//to send data
	SPI_SendData(SPI2,(uint8_t*)user_data,strlen(user_data));
 8000280:	1d3b      	adds	r3, r7, #4
 8000282:	4618      	mov	r0, r3
 8000284:	f7ff ffa0 	bl	80001c8 <strlen>
 8000288:	4602      	mov	r2, r0
 800028a:	1d3b      	adds	r3, r7, #4
 800028c:	4619      	mov	r1, r3
 800028e:	4809      	ldr	r0, [pc, #36]	@ (80002b4 <main+0x5c>)
 8000290:	f000 fa30 	bl	80006f4 <SPI_SendData>

	//lets confirm SPI is not busy
	while(SPI_GetFlagStatus(SPI2,SPI_BUSY_FLAG));
 8000294:	bf00      	nop
 8000296:	2180      	movs	r1, #128	@ 0x80
 8000298:	4806      	ldr	r0, [pc, #24]	@ (80002b4 <main+0x5c>)
 800029a:	f000 fa17 	bl	80006cc <SPI_GetFlagStatus>
 800029e:	4603      	mov	r3, r0
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d1f8      	bne.n	8000296 <main+0x3e>

	//Disable the SPI2 peripheral
	SPI_PeripheralControl(SPI2,DISABLE);
 80002a4:	2100      	movs	r1, #0
 80002a6:	4803      	ldr	r0, [pc, #12]	@ (80002b4 <main+0x5c>)
 80002a8:	f000 fa58 	bl	800075c <SPI_PeripheralControl>

	while(1);
 80002ac:	bf00      	nop
 80002ae:	e7fd      	b.n	80002ac <main+0x54>
 80002b0:	0800082c 	.word	0x0800082c
 80002b4:	40003800 	.word	0x40003800

080002b8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002b8:	480d      	ldr	r0, [pc, #52]	@ (80002f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002ba:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002bc:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002c0:	480c      	ldr	r0, [pc, #48]	@ (80002f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80002c2:	490d      	ldr	r1, [pc, #52]	@ (80002f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002c4:	4a0d      	ldr	r2, [pc, #52]	@ (80002fc <LoopForever+0xe>)
  movs r3, #0
 80002c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002c8:	e002      	b.n	80002d0 <LoopCopyDataInit>

080002ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002ce:	3304      	adds	r3, #4

080002d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002d4:	d3f9      	bcc.n	80002ca <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002d6:	4a0a      	ldr	r2, [pc, #40]	@ (8000300 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002d8:	4c0a      	ldr	r4, [pc, #40]	@ (8000304 <LoopForever+0x16>)
  movs r3, #0
 80002da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002dc:	e001      	b.n	80002e2 <LoopFillZerobss>

080002de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002e0:	3204      	adds	r2, #4

080002e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002e4:	d3fb      	bcc.n	80002de <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002e6:	f000 fa71 	bl	80007cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002ea:	f7ff ffb5 	bl	8000258 <main>

080002ee <LoopForever>:

LoopForever:
  b LoopForever
 80002ee:	e7fe      	b.n	80002ee <LoopForever>
  ldr   r0, =_estack
 80002f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002f8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002fc:	08000848 	.word	0x08000848
  ldr r2, =_sbss
 8000300:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000304:	2000001c 	.word	0x2000001c

08000308 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000308:	e7fe      	b.n	8000308 <ADC_IRQHandler>
	...

0800030c <GPIO_Init>:
 * @param[in]         -
 * @return            -
 * @Note              -
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 800030c:	b480      	push	{r7}
 800030e:	b089      	sub	sp, #36	@ 0x24
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
	uint32_t temp=0;
 8000314:	2300      	movs	r3, #0
 8000316:	61fb      	str	r3, [r7, #28]
	// 1. Configure the mode of GPIO pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode<=GPIO_MODE_ANALOG)
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	795b      	ldrb	r3, [r3, #5]
 800031c:	2b03      	cmp	r3, #3
 800031e:	d820      	bhi.n	8000362 <GPIO_Init+0x56>
	{
		temp=(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode<<(2*pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	795b      	ldrb	r3, [r3, #5]
 8000324:	461a      	mov	r2, r3
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	791b      	ldrb	r3, [r3, #4]
 800032a:	005b      	lsls	r3, r3, #1
 800032c:	fa02 f303 	lsl.w	r3, r2, r3
 8000330:	61fb      	str	r3, [r7, #28]
		pGPIOHandle->pGPIOx->MODER &=~(0x3<<2*pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	681a      	ldr	r2, [r3, #0]
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	791b      	ldrb	r3, [r3, #4]
 800033c:	005b      	lsls	r3, r3, #1
 800033e:	2103      	movs	r1, #3
 8000340:	fa01 f303 	lsl.w	r3, r1, r3
 8000344:	43db      	mvns	r3, r3
 8000346:	4619      	mov	r1, r3
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	400a      	ands	r2, r1
 800034e:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER|=temp; //setting the required bits
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	6819      	ldr	r1, [r3, #0]
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	69fa      	ldr	r2, [r7, #28]
 800035c:	430a      	orrs	r2, r1
 800035e:	601a      	str	r2, [r3, #0]
 8000360:	e0ca      	b.n	80004f8 <GPIO_Init+0x1ec>
	}
	else
	{
		// interrupt part
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode==GPIO_MODE_IN_FT)
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	795b      	ldrb	r3, [r3, #5]
 8000366:	2b04      	cmp	r3, #4
 8000368:	d117      	bne.n	800039a <GPIO_Init+0x8e>
		{
			//1. configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800036a:	4b4b      	ldr	r3, [pc, #300]	@ (8000498 <GPIO_Init+0x18c>)
 800036c:	68db      	ldr	r3, [r3, #12]
 800036e:	687a      	ldr	r2, [r7, #4]
 8000370:	7912      	ldrb	r2, [r2, #4]
 8000372:	4611      	mov	r1, r2
 8000374:	2201      	movs	r2, #1
 8000376:	408a      	lsls	r2, r1
 8000378:	4611      	mov	r1, r2
 800037a:	4a47      	ldr	r2, [pc, #284]	@ (8000498 <GPIO_Init+0x18c>)
 800037c:	430b      	orrs	r3, r1
 800037e:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000380:	4b45      	ldr	r3, [pc, #276]	@ (8000498 <GPIO_Init+0x18c>)
 8000382:	689b      	ldr	r3, [r3, #8]
 8000384:	687a      	ldr	r2, [r7, #4]
 8000386:	7912      	ldrb	r2, [r2, #4]
 8000388:	4611      	mov	r1, r2
 800038a:	2201      	movs	r2, #1
 800038c:	408a      	lsls	r2, r1
 800038e:	43d2      	mvns	r2, r2
 8000390:	4611      	mov	r1, r2
 8000392:	4a41      	ldr	r2, [pc, #260]	@ (8000498 <GPIO_Init+0x18c>)
 8000394:	400b      	ands	r3, r1
 8000396:	6093      	str	r3, [r2, #8]
 8000398:	e035      	b.n	8000406 <GPIO_Init+0xfa>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode==GPIO_MODE_IN_RT)
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	795b      	ldrb	r3, [r3, #5]
 800039e:	2b05      	cmp	r3, #5
 80003a0:	d117      	bne.n	80003d2 <GPIO_Init+0xc6>
		{
			//1 . configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003a2:	4b3d      	ldr	r3, [pc, #244]	@ (8000498 <GPIO_Init+0x18c>)
 80003a4:	689b      	ldr	r3, [r3, #8]
 80003a6:	687a      	ldr	r2, [r7, #4]
 80003a8:	7912      	ldrb	r2, [r2, #4]
 80003aa:	4611      	mov	r1, r2
 80003ac:	2201      	movs	r2, #1
 80003ae:	408a      	lsls	r2, r1
 80003b0:	4611      	mov	r1, r2
 80003b2:	4a39      	ldr	r2, [pc, #228]	@ (8000498 <GPIO_Init+0x18c>)
 80003b4:	430b      	orrs	r3, r1
 80003b6:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003b8:	4b37      	ldr	r3, [pc, #220]	@ (8000498 <GPIO_Init+0x18c>)
 80003ba:	68db      	ldr	r3, [r3, #12]
 80003bc:	687a      	ldr	r2, [r7, #4]
 80003be:	7912      	ldrb	r2, [r2, #4]
 80003c0:	4611      	mov	r1, r2
 80003c2:	2201      	movs	r2, #1
 80003c4:	408a      	lsls	r2, r1
 80003c6:	43d2      	mvns	r2, r2
 80003c8:	4611      	mov	r1, r2
 80003ca:	4a33      	ldr	r2, [pc, #204]	@ (8000498 <GPIO_Init+0x18c>)
 80003cc:	400b      	ands	r3, r1
 80003ce:	60d3      	str	r3, [r2, #12]
 80003d0:	e019      	b.n	8000406 <GPIO_Init+0xfa>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode==GPIO_MODE_IN_RFT)
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	795b      	ldrb	r3, [r3, #5]
 80003d6:	2b06      	cmp	r3, #6
 80003d8:	d115      	bne.n	8000406 <GPIO_Init+0xfa>
		{
			//1. configure both FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003da:	4b2f      	ldr	r3, [pc, #188]	@ (8000498 <GPIO_Init+0x18c>)
 80003dc:	689b      	ldr	r3, [r3, #8]
 80003de:	687a      	ldr	r2, [r7, #4]
 80003e0:	7912      	ldrb	r2, [r2, #4]
 80003e2:	4611      	mov	r1, r2
 80003e4:	2201      	movs	r2, #1
 80003e6:	408a      	lsls	r2, r1
 80003e8:	4611      	mov	r1, r2
 80003ea:	4a2b      	ldr	r2, [pc, #172]	@ (8000498 <GPIO_Init+0x18c>)
 80003ec:	430b      	orrs	r3, r1
 80003ee:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003f0:	4b29      	ldr	r3, [pc, #164]	@ (8000498 <GPIO_Init+0x18c>)
 80003f2:	68db      	ldr	r3, [r3, #12]
 80003f4:	687a      	ldr	r2, [r7, #4]
 80003f6:	7912      	ldrb	r2, [r2, #4]
 80003f8:	4611      	mov	r1, r2
 80003fa:	2201      	movs	r2, #1
 80003fc:	408a      	lsls	r2, r1
 80003fe:	4611      	mov	r1, r2
 8000400:	4a25      	ldr	r2, [pc, #148]	@ (8000498 <GPIO_Init+0x18c>)
 8000402:	430b      	orrs	r3, r1
 8000404:	60d3      	str	r3, [r2, #12]
		}

			//2. configure the GPIO port selection in SYSCFG_EXTICR
            uint32_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/4;
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	791b      	ldrb	r3, [r3, #4]
 800040a:	089b      	lsrs	r3, r3, #2
 800040c:	b2db      	uxtb	r3, r3
 800040e:	61bb      	str	r3, [r7, #24]
            uint32_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber%4;
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	791b      	ldrb	r3, [r3, #4]
 8000414:	f003 0303 	and.w	r3, r3, #3
 8000418:	617b      	str	r3, [r7, #20]
            uint32_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	4a1f      	ldr	r2, [pc, #124]	@ (800049c <GPIO_Init+0x190>)
 8000420:	4293      	cmp	r3, r2
 8000422:	d04d      	beq.n	80004c0 <GPIO_Init+0x1b4>
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	4a1d      	ldr	r2, [pc, #116]	@ (80004a0 <GPIO_Init+0x194>)
 800042a:	4293      	cmp	r3, r2
 800042c:	d032      	beq.n	8000494 <GPIO_Init+0x188>
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	4a1c      	ldr	r2, [pc, #112]	@ (80004a4 <GPIO_Init+0x198>)
 8000434:	4293      	cmp	r3, r2
 8000436:	d02b      	beq.n	8000490 <GPIO_Init+0x184>
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	4a1a      	ldr	r2, [pc, #104]	@ (80004a8 <GPIO_Init+0x19c>)
 800043e:	4293      	cmp	r3, r2
 8000440:	d024      	beq.n	800048c <GPIO_Init+0x180>
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	4a19      	ldr	r2, [pc, #100]	@ (80004ac <GPIO_Init+0x1a0>)
 8000448:	4293      	cmp	r3, r2
 800044a:	d01d      	beq.n	8000488 <GPIO_Init+0x17c>
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	4a17      	ldr	r2, [pc, #92]	@ (80004b0 <GPIO_Init+0x1a4>)
 8000452:	4293      	cmp	r3, r2
 8000454:	d016      	beq.n	8000484 <GPIO_Init+0x178>
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	4a16      	ldr	r2, [pc, #88]	@ (80004b4 <GPIO_Init+0x1a8>)
 800045c:	4293      	cmp	r3, r2
 800045e:	d00f      	beq.n	8000480 <GPIO_Init+0x174>
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	4a14      	ldr	r2, [pc, #80]	@ (80004b8 <GPIO_Init+0x1ac>)
 8000466:	4293      	cmp	r3, r2
 8000468:	d008      	beq.n	800047c <GPIO_Init+0x170>
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	4a13      	ldr	r2, [pc, #76]	@ (80004bc <GPIO_Init+0x1b0>)
 8000470:	4293      	cmp	r3, r2
 8000472:	d101      	bne.n	8000478 <GPIO_Init+0x16c>
 8000474:	2308      	movs	r3, #8
 8000476:	e024      	b.n	80004c2 <GPIO_Init+0x1b6>
 8000478:	2300      	movs	r3, #0
 800047a:	e022      	b.n	80004c2 <GPIO_Init+0x1b6>
 800047c:	2307      	movs	r3, #7
 800047e:	e020      	b.n	80004c2 <GPIO_Init+0x1b6>
 8000480:	2306      	movs	r3, #6
 8000482:	e01e      	b.n	80004c2 <GPIO_Init+0x1b6>
 8000484:	2305      	movs	r3, #5
 8000486:	e01c      	b.n	80004c2 <GPIO_Init+0x1b6>
 8000488:	2304      	movs	r3, #4
 800048a:	e01a      	b.n	80004c2 <GPIO_Init+0x1b6>
 800048c:	2303      	movs	r3, #3
 800048e:	e018      	b.n	80004c2 <GPIO_Init+0x1b6>
 8000490:	2302      	movs	r3, #2
 8000492:	e016      	b.n	80004c2 <GPIO_Init+0x1b6>
 8000494:	2301      	movs	r3, #1
 8000496:	e014      	b.n	80004c2 <GPIO_Init+0x1b6>
 8000498:	40013c00 	.word	0x40013c00
 800049c:	40020000 	.word	0x40020000
 80004a0:	40020400 	.word	0x40020400
 80004a4:	40020800 	.word	0x40020800
 80004a8:	40020c00 	.word	0x40020c00
 80004ac:	40021000 	.word	0x40021000
 80004b0:	40021400 	.word	0x40021400
 80004b4:	40021800 	.word	0x40021800
 80004b8:	40021c00 	.word	0x40021c00
 80004bc:	40022000 	.word	0x40022000
 80004c0:	2300      	movs	r3, #0
 80004c2:	613b      	str	r3, [r7, #16]
            SYSCFG_PCLK_EN();
 80004c4:	4b58      	ldr	r3, [pc, #352]	@ (8000628 <GPIO_Init+0x31c>)
 80004c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80004c8:	4a57      	ldr	r2, [pc, #348]	@ (8000628 <GPIO_Init+0x31c>)
 80004ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80004ce:	6453      	str	r3, [r2, #68]	@ 0x44
            SYSCFG->EXTICR[temp1] = portcode <<(temp2*4);
 80004d0:	697b      	ldr	r3, [r7, #20]
 80004d2:	009b      	lsls	r3, r3, #2
 80004d4:	4955      	ldr	r1, [pc, #340]	@ (800062c <GPIO_Init+0x320>)
 80004d6:	693a      	ldr	r2, [r7, #16]
 80004d8:	409a      	lsls	r2, r3
 80004da:	69bb      	ldr	r3, [r7, #24]
 80004dc:	3302      	adds	r3, #2
 80004de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

			//3 . enable the EXTI interrupt delivery using IMR
			EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 80004e2:	4b53      	ldr	r3, [pc, #332]	@ (8000630 <GPIO_Init+0x324>)
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	687a      	ldr	r2, [r7, #4]
 80004e8:	7912      	ldrb	r2, [r2, #4]
 80004ea:	4611      	mov	r1, r2
 80004ec:	2201      	movs	r2, #1
 80004ee:	408a      	lsls	r2, r1
 80004f0:	4611      	mov	r1, r2
 80004f2:	4a4f      	ldr	r2, [pc, #316]	@ (8000630 <GPIO_Init+0x324>)
 80004f4:	430b      	orrs	r3, r1
 80004f6:	6013      	str	r3, [r2, #0]
	}
	temp=0;
 80004f8:	2300      	movs	r3, #0
 80004fa:	61fb      	str	r3, [r7, #28]

	// 2. Configure GPIO pin speed
	temp=(pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed<<(2*pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	799b      	ldrb	r3, [r3, #6]
 8000500:	461a      	mov	r2, r3
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	791b      	ldrb	r3, [r3, #4]
 8000506:	005b      	lsls	r3, r3, #1
 8000508:	fa02 f303 	lsl.w	r3, r2, r3
 800050c:	61fb      	str	r3, [r7, #28]
	pGPIOHandle->pGPIOx->OSPEEDR&=~(0x3<<2*pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	689a      	ldr	r2, [r3, #8]
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	791b      	ldrb	r3, [r3, #4]
 8000518:	005b      	lsls	r3, r3, #1
 800051a:	2103      	movs	r1, #3
 800051c:	fa01 f303 	lsl.w	r3, r1, r3
 8000520:	43db      	mvns	r3, r3
 8000522:	4619      	mov	r1, r3
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	400a      	ands	r2, r1
 800052a:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR|=temp;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	6899      	ldr	r1, [r3, #8]
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	69fa      	ldr	r2, [r7, #28]
 8000538:	430a      	orrs	r2, r1
 800053a:	609a      	str	r2, [r3, #8]

	temp=0;
 800053c:	2300      	movs	r3, #0
 800053e:	61fb      	str	r3, [r7, #28]
	// 3. Configure pull up/down
	temp=(pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl<<(2*pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	79db      	ldrb	r3, [r3, #7]
 8000544:	461a      	mov	r2, r3
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	791b      	ldrb	r3, [r3, #4]
 800054a:	005b      	lsls	r3, r3, #1
 800054c:	fa02 f303 	lsl.w	r3, r2, r3
 8000550:	61fb      	str	r3, [r7, #28]
	pGPIOHandle->pGPIOx->PUPDR&=~(0x3<<2*pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	68da      	ldr	r2, [r3, #12]
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	791b      	ldrb	r3, [r3, #4]
 800055c:	005b      	lsls	r3, r3, #1
 800055e:	2103      	movs	r1, #3
 8000560:	fa01 f303 	lsl.w	r3, r1, r3
 8000564:	43db      	mvns	r3, r3
 8000566:	4619      	mov	r1, r3
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	400a      	ands	r2, r1
 800056e:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR|=temp;
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	68d9      	ldr	r1, [r3, #12]
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	69fa      	ldr	r2, [r7, #28]
 800057c:	430a      	orrs	r2, r1
 800057e:	60da      	str	r2, [r3, #12]

	temp=0;
 8000580:	2300      	movs	r3, #0
 8000582:	61fb      	str	r3, [r7, #28]
	// 4. Configure pin op type
	temp=(pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	7a1b      	ldrb	r3, [r3, #8]
 8000588:	461a      	mov	r2, r3
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	791b      	ldrb	r3, [r3, #4]
 800058e:	fa02 f303 	lsl.w	r3, r2, r3
 8000592:	61fb      	str	r3, [r7, #28]
	pGPIOHandle->pGPIOx->OTYPER&=~(0x1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	685a      	ldr	r2, [r3, #4]
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	791b      	ldrb	r3, [r3, #4]
 800059e:	4619      	mov	r1, r3
 80005a0:	2301      	movs	r3, #1
 80005a2:	408b      	lsls	r3, r1
 80005a4:	43db      	mvns	r3, r3
 80005a6:	4619      	mov	r1, r3
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	400a      	ands	r2, r1
 80005ae:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER|=temp;
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	6859      	ldr	r1, [r3, #4]
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	69fa      	ldr	r2, [r7, #28]
 80005bc:	430a      	orrs	r2, r1
 80005be:	605a      	str	r2, [r3, #4]

	// 5. Configure Alternate func
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode==GPIO_MODE_ALTFN)
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	795b      	ldrb	r3, [r3, #5]
 80005c4:	2b02      	cmp	r3, #2
 80005c6:	d129      	bne.n	800061c <GPIO_Init+0x310>
	{
		uint8_t temp1,temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/8;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	791b      	ldrb	r3, [r3, #4]
 80005cc:	08db      	lsrs	r3, r3, #3
 80005ce:	73fb      	strb	r3, [r7, #15]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber%8;
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	791b      	ldrb	r3, [r3, #4]
 80005d4:	f003 0307 	and.w	r3, r3, #7
 80005d8:	73bb      	strb	r3, [r7, #14]
		pGPIOHandle->pGPIOx->AFR[temp1]&=~(0xF<<4*temp2);
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	7bfa      	ldrb	r2, [r7, #15]
 80005e0:	3208      	adds	r2, #8
 80005e2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80005e6:	7bbb      	ldrb	r3, [r7, #14]
 80005e8:	009b      	lsls	r3, r3, #2
 80005ea:	220f      	movs	r2, #15
 80005ec:	fa02 f303 	lsl.w	r3, r2, r3
 80005f0:	43db      	mvns	r3, r3
 80005f2:	4618      	mov	r0, r3
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	7bfa      	ldrb	r2, [r7, #15]
 80005fa:	4001      	ands	r1, r0
 80005fc:	3208      	adds	r2, #8
 80005fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] = pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode<<(4*temp2);
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	7a5b      	ldrb	r3, [r3, #9]
 8000606:	461a      	mov	r2, r3
 8000608:	7bbb      	ldrb	r3, [r7, #14]
 800060a:	009b      	lsls	r3, r3, #2
 800060c:	fa02 f103 	lsl.w	r1, r2, r3
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	7bfa      	ldrb	r2, [r7, #15]
 8000616:	3208      	adds	r2, #8
 8000618:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 800061c:	bf00      	nop
 800061e:	3724      	adds	r7, #36	@ 0x24
 8000620:	46bd      	mov	sp, r7
 8000622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000626:	4770      	bx	lr
 8000628:	40023800 	.word	0x40023800
 800062c:	40013800 	.word	0x40013800
 8000630:	40013c00 	.word	0x40013c00

08000634 <SPI_Init>:
 *
 * @Note              -

 */
void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 8000634:	b480      	push	{r7}
 8000636:	b085      	sub	sp, #20
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
	// 1. configure CR1 register
	uint32_t tempreg = 0;
 800063c:	2300      	movs	r3, #0
 800063e:	60fb      	str	r3, [r7, #12]
	tempreg|= pSPIHandle->SPIConfig.SPI_DeviceMode<<SPI_CR1_MSTR;
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	791b      	ldrb	r3, [r3, #4]
 8000644:	009b      	lsls	r3, r3, #2
 8000646:	68fa      	ldr	r2, [r7, #12]
 8000648:	4313      	orrs	r3, r2
 800064a:	60fb      	str	r3, [r7, #12]

	// 2. Configure bus
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD)
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	795b      	ldrb	r3, [r3, #5]
 8000650:	2b01      	cmp	r3, #1
 8000652:	d104      	bne.n	800065e <SPI_Init+0x2a>
	{
		tempreg&= ~(1<<SPI_CR1_BIDIMODE);
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	e014      	b.n	8000688 <SPI_Init+0x54>
	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD)
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	795b      	ldrb	r3, [r3, #5]
 8000662:	2b02      	cmp	r3, #2
 8000664:	d104      	bne.n	8000670 <SPI_Init+0x3c>
	{
		tempreg|= (1<<SPI_CR1_BIDIMODE);
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800066c:	60fb      	str	r3, [r7, #12]
 800066e:	e00b      	b.n	8000688 <SPI_Init+0x54>
	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	795b      	ldrb	r3, [r3, #5]
 8000674:	2b03      	cmp	r3, #3
 8000676:	d107      	bne.n	8000688 <SPI_Init+0x54>
	{
		tempreg&= ~(1<<SPI_CR1_BIDIMODE);
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800067e:	60fb      	str	r3, [r7, #12]
		tempreg|= (1<<SPI_CR1_RXONLY);
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000686:	60fb      	str	r3, [r7, #12]
	}

	// 3. Configure spi clk speed (baud rate)
	tempreg|= pSPIHandle->SPIConfig.SPI_SclkSpeed<<SPI_CR1_BR;
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	799b      	ldrb	r3, [r3, #6]
 800068c:	00db      	lsls	r3, r3, #3
 800068e:	68fa      	ldr	r2, [r7, #12]
 8000690:	4313      	orrs	r3, r2
 8000692:	60fb      	str	r3, [r7, #12]

	// 4. Configure the DFF
	tempreg|= pSPIHandle->SPIConfig.SPI_DFF<<SPI_CR1_DFF;
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	79db      	ldrb	r3, [r3, #7]
 8000698:	02db      	lsls	r3, r3, #11
 800069a:	68fa      	ldr	r2, [r7, #12]
 800069c:	4313      	orrs	r3, r2
 800069e:	60fb      	str	r3, [r7, #12]

	// 5. Configure the CPOL
	tempreg|= pSPIHandle->SPIConfig.SPI_CPOL<<SPI_CR1_CPOL;
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	7a1b      	ldrb	r3, [r3, #8]
 80006a4:	005b      	lsls	r3, r3, #1
 80006a6:	68fa      	ldr	r2, [r7, #12]
 80006a8:	4313      	orrs	r3, r2
 80006aa:	60fb      	str	r3, [r7, #12]

	// 6. Configure the CPHA
	tempreg|= pSPIHandle->SPIConfig.SPI_CPHA<<SPI_CR1_CPHA;
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	7a5b      	ldrb	r3, [r3, #9]
 80006b0:	461a      	mov	r2, r3
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	4313      	orrs	r3, r2
 80006b6:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 = tempreg;
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	68fa      	ldr	r2, [r7, #12]
 80006be:	601a      	str	r2, [r3, #0]
}
 80006c0:	bf00      	nop
 80006c2:	3714      	adds	r7, #20
 80006c4:	46bd      	mov	sp, r7
 80006c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ca:	4770      	bx	lr

080006cc <SPI_GetFlagStatus>:
		SPI3_RESET();
	}
}

uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx , uint32_t FlagName)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b083      	sub	sp, #12
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
 80006d4:	6039      	str	r1, [r7, #0]
	if(pSPIx->SR & FlagName)
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	689a      	ldr	r2, [r3, #8]
 80006da:	683b      	ldr	r3, [r7, #0]
 80006dc:	4013      	ands	r3, r2
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <SPI_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 80006e2:	2301      	movs	r3, #1
 80006e4:	e000      	b.n	80006e8 <SPI_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 80006e6:	2300      	movs	r3, #0
}
 80006e8:	4618      	mov	r0, r3
 80006ea:	370c      	adds	r7, #12
 80006ec:	46bd      	mov	sp, r7
 80006ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f2:	4770      	bx	lr

080006f4 <SPI_SendData>:
 *
 * @Note              - This is blocking call

 */
void SPI_SendData(SPI_RegDef_t *pSPIx,uint8_t *pTxBuffer, uint32_t Len)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	60f8      	str	r0, [r7, #12]
 80006fc:	60b9      	str	r1, [r7, #8]
 80006fe:	607a      	str	r2, [r7, #4]
	while(Len>0)
 8000700:	e024      	b.n	800074c <SPI_SendData+0x58>
	{
		//1. wait until TXE is set
		while(SPI_GetFlagStatus(pSPIx,SPI_TXE_FLAG)  == (uint8_t)FLAG_RESET);
 8000702:	bf00      	nop
 8000704:	2102      	movs	r1, #2
 8000706:	68f8      	ldr	r0, [r7, #12]
 8000708:	f7ff ffe0 	bl	80006cc <SPI_GetFlagStatus>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d0f8      	beq.n	8000704 <SPI_SendData+0x10>
		//2. check the DFF bit in CR1
		if((pSPIx->CR1 & (1 << SPI_CR1_DFF)))
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800071a:	2b00      	cmp	r3, #0
 800071c:	d00b      	beq.n	8000736 <SPI_SendData+0x42>
		{
			//16 bit DFF
			//3. load the data from DR to Txbuffer address
			pSPIx->DR = *((uint16_t*)pTxBuffer);
 800071e:	68bb      	ldr	r3, [r7, #8]
 8000720:	881b      	ldrh	r3, [r3, #0]
 8000722:	461a      	mov	r2, r3
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	60da      	str	r2, [r3, #12]
			Len=Len-2;
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	3b02      	subs	r3, #2
 800072c:	607b      	str	r3, [r7, #4]
			(uint16_t*)pTxBuffer++;
 800072e:	68bb      	ldr	r3, [r7, #8]
 8000730:	3301      	adds	r3, #1
 8000732:	60bb      	str	r3, [r7, #8]
 8000734:	e00a      	b.n	800074c <SPI_SendData+0x58>
		}
		else
		{
			//8 bit DFF
			*(pTxBuffer) = pSPIx->DR ;
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	68db      	ldr	r3, [r3, #12]
 800073a:	b2da      	uxtb	r2, r3
 800073c:	68bb      	ldr	r3, [r7, #8]
 800073e:	701a      	strb	r2, [r3, #0]
			Len--;
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	3b01      	subs	r3, #1
 8000744:	607b      	str	r3, [r7, #4]
			pTxBuffer++;
 8000746:	68bb      	ldr	r3, [r7, #8]
 8000748:	3301      	adds	r3, #1
 800074a:	60bb      	str	r3, [r7, #8]
	while(Len>0)
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d1d7      	bne.n	8000702 <SPI_SendData+0xe>
		}
	}
}
 8000752:	bf00      	nop
 8000754:	bf00      	nop
 8000756:	3710      	adds	r7, #16
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}

0800075c <SPI_PeripheralControl>:

void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 800075c:	b480      	push	{r7}
 800075e:	b083      	sub	sp, #12
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
 8000764:	460b      	mov	r3, r1
 8000766:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8000768:	78fb      	ldrb	r3, [r7, #3]
 800076a:	2b01      	cmp	r3, #1
 800076c:	d106      	bne.n	800077c <SPI_PeripheralControl+0x20>
	{
		pSPIx->CR1 |=  (1 << SPI_CR1_SPE);
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	601a      	str	r2, [r3, #0]
	}else
	{
		pSPIx->CR1 &=  ~(1 << SPI_CR1_SPE);
	}
}
 800077a:	e005      	b.n	8000788 <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &=  ~(1 << SPI_CR1_SPE);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	601a      	str	r2, [r3, #0]
}
 8000788:	bf00      	nop
 800078a:	370c      	adds	r7, #12
 800078c:	46bd      	mov	sp, r7
 800078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000792:	4770      	bx	lr

08000794 <SPI_SSIConfig>:
 *
 * @Note              -

 */
void  SPI_SSIConfig(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
 800079c:	460b      	mov	r3, r1
 800079e:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 80007a0:	78fb      	ldrb	r3, [r7, #3]
 80007a2:	2b01      	cmp	r3, #1
 80007a4:	d106      	bne.n	80007b4 <SPI_SSIConfig+0x20>
	{
		pSPIx->CR1 |=  (1 << SPI_CR1_SSI);
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		pSPIx->CR1 &=  ~(1 << SPI_CR1_SSI);
	}
}
 80007b2:	e005      	b.n	80007c0 <SPI_SSIConfig+0x2c>
		pSPIx->CR1 &=  ~(1 << SPI_CR1_SSI);
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	601a      	str	r2, [r3, #0]
}
 80007c0:	bf00      	nop
 80007c2:	370c      	adds	r7, #12
 80007c4:	46bd      	mov	sp, r7
 80007c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ca:	4770      	bx	lr

080007cc <__libc_init_array>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	4d0d      	ldr	r5, [pc, #52]	@ (8000804 <__libc_init_array+0x38>)
 80007d0:	4c0d      	ldr	r4, [pc, #52]	@ (8000808 <__libc_init_array+0x3c>)
 80007d2:	1b64      	subs	r4, r4, r5
 80007d4:	10a4      	asrs	r4, r4, #2
 80007d6:	2600      	movs	r6, #0
 80007d8:	42a6      	cmp	r6, r4
 80007da:	d109      	bne.n	80007f0 <__libc_init_array+0x24>
 80007dc:	4d0b      	ldr	r5, [pc, #44]	@ (800080c <__libc_init_array+0x40>)
 80007de:	4c0c      	ldr	r4, [pc, #48]	@ (8000810 <__libc_init_array+0x44>)
 80007e0:	f000 f818 	bl	8000814 <_init>
 80007e4:	1b64      	subs	r4, r4, r5
 80007e6:	10a4      	asrs	r4, r4, #2
 80007e8:	2600      	movs	r6, #0
 80007ea:	42a6      	cmp	r6, r4
 80007ec:	d105      	bne.n	80007fa <__libc_init_array+0x2e>
 80007ee:	bd70      	pop	{r4, r5, r6, pc}
 80007f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80007f4:	4798      	blx	r3
 80007f6:	3601      	adds	r6, #1
 80007f8:	e7ee      	b.n	80007d8 <__libc_init_array+0xc>
 80007fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80007fe:	4798      	blx	r3
 8000800:	3601      	adds	r6, #1
 8000802:	e7f2      	b.n	80007ea <__libc_init_array+0x1e>
 8000804:	08000840 	.word	0x08000840
 8000808:	08000840 	.word	0x08000840
 800080c:	08000840 	.word	0x08000840
 8000810:	08000844 	.word	0x08000844

08000814 <_init>:
 8000814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000816:	bf00      	nop
 8000818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800081a:	bc08      	pop	{r3}
 800081c:	469e      	mov	lr, r3
 800081e:	4770      	bx	lr

08000820 <_fini>:
 8000820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000822:	bf00      	nop
 8000824:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000826:	bc08      	pop	{r3}
 8000828:	469e      	mov	lr, r3
 800082a:	4770      	bx	lr
