
<html><head><title>Bulk Area Connectivity Extraction - Identifying the Substrate Area</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="sumehta" />
<meta name="CreateDate" content="2023-10-26" />
<meta name="CreateTime" content="1698327999" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the functionality of the Virtuoso Layout Suite XL connectivity-driven features in the current release." />
<meta name="DocTitle" content="Virtuoso Layout Suite XL: Connectivity Driven Editing User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Bulk Area Connectivity Extraction - Identifying the Substrate Area" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vxlhelp" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-26" />
<meta name="ModifiedTime" content="1698327999" />
<meta name="NextFile" content="extraction_Bulk_Area_Connectivity_Extraction_-_Isolating_the_Substrate_and_Well_Layers.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="extraction_Bulk_Area_Connectivity_Extraction.html" />
<meta name="c_product" content="Virtuoso Layout Suite" />
<meta name="Product" content="Virtuoso Layout Suite" />
<meta name="ProductFamily" content="Virtuoso Layout Suite" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Layout Suite XL: Connectivity Driven Editing User Guide -- Bulk Area Connectivity Extraction - Identifying the Substrate Area" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Layout XL" />
<meta name="prod_subfeature" content="Extraction" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vxlhelpIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vxlhelpTOC.html">Contents</a></li><li><a class="prev" href="extraction_Bulk_Area_Connectivity_Extraction.html" title="Bulk Area Connectivity Extraction">Bulk Area Connectivity Extract ...</a></li><li style="float: right;"><a class="viewPrint" href="vxlhelp.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="extraction_Bulk_Area_Connectivity_Extraction_-_Isolating_the_Substrate_and_Well_Layers.html" title="Bulk Area Connectivity Extraction - Isolating the Substrate and Well Layers">Bulk Area Connectivity Extract ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Layout Suite XL: Connectivity Driven Editing User Guide<br />Product Version IC23.1, November 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:Bulk_Area_Connectivity_Extraction_-_Identifying_the_Substrate_Area" title="Bulk Area Connectivity Extraction - Identifying the Substrate Area"></a><h3>
<a id="pgfId-1074318"></a><a id="21846"></a>Bulk Area Connectivity Extraction - Identifying the Substrate Area</h3>

<p>
<a id="pgfId-1074319"></a>Before we discuss why it is important to identify the substrate area for bulk area extraction, let us find out what a substrate means in the context of chip fabrication. </p>
<p>
<a id="pgfId-1074320"></a>A substrate is the base layer of a chip on which the various devices are placed to form a functional model. The substrate can be <code>n-type</code> or <code>p-type</code>. Depending on the substrate type, devices can be placed directly on the substrate or inside a well shape.</p>
<p>
<a id="pgfId-1074321"></a>For example, in the figure below, the substrate is <code>p-type</code>. So, the NMOS (Nch) devices are directly placed over the substrate. Conversely, the PMOS (Pch) devices are placed over an n-well shape. The p-substrate and the n-well shape form a diode that must be reverse-biased to prevent the current to flow from one side to the other. This is why the <code>p-type</code> substrate is polarized to a net such as VSS, similar to the bulk terminal of the Nch devices. Likewise, the n-well shape is polarized to a net such as VDD, similar to the bulk terminal of the Pch devices.</p>

<p>
<a id="pgfId-1074328"></a></p>
<div class="webflare-div-image">
<img width="483" height="266" src="images/extraction-23.gif" /></div>

<ul><li>
<a id="pgfId-1074330"></a>The n-well shape drawn over the substrate isolates the enclosed devices from the main substrate. </li><li>
<a id="pgfId-1074331"></a>The n-well shape can be a guard ring. In such a case, the isolation created by the Nwell guard ring divides the substrate into two areas&#8212;substrate1 and substrate2&#8212;as displayed in the figure below.
<br /><div class="webflare-div-image">
<img width="638" height="261" src="images/extraction-24.gif" /></div></li></ul>




<p>
<a id="pgfId-1074340"></a>The main substrate is the Global substrate that belongs to the entire chip. The Local substrate, which is the area enclosed within the n-well guard ring, is shown in the figure below. The local and global substrates are used in a design configuration to separate the digital and analog parts on a chip.</p>

<p class="webflare-indent1">
<a id="pgfId-1074344"></a></p>
<div class="webflare-div-image">
<img src="images/nTypeProcess2.GIF" /></div>

<p>
<a id="pgfId-1074345"></a>With this kind of isolation, the bulk instance terminals of devices placed on one substrate area are not connected to the bulk instance terminals of devices placed on the other substrate area. </p>
<p>
<a id="pgfId-1134646"></a>See <a href="extraction_Bulk_Area_Connectivity_Extraction_-_Isolating_the_Substrate_and_Well_Layers.html#10785">Bulk Area Connectivity Extraction - Isolating the Substrate and Well Layers</a>.</p>
<p>
<a id="pgfId-1074349"></a>The n-well guard ring can additionally be overlapped by an <code>n-buried</code> shape. This increases the isolation between the global and the local substrate by preventing the current to flow vertically between the two substrate areas. </p>
<p>
<a id="pgfId-1134654"></a>See <a href="extraction_Bulk_Area_Connectivity_Extraction_-_Isolating_the_Substrate_and_Well_Layers.html#24261">Substrate and Well Isolation Using a Buried Layer</a>. </p>
<p>
<a id="pgfId-1075092"></a>When extracting connectivity, you identify the substrate area by representing it using the PR boundary. If there is no PR boundary in the design, the substrate is considered to extend over the entire area of the current layout.</p>
<p>
<a id="pgfId-1075093"></a>You can then partition the global substrate into specific local substrates. Only those devices on the given substrate area that have their bulk area (physical shape or derived area) fully enclosed within the PR boundary (if present) are considered for extraction.</p>
<p>
<a id="pgfId-1075094"></a>For example, in the figure below, the two devices that are labeled as &#8220;unconnected&#8221; do not have their bulk area fully inside the PR boundary. So, these devices are not considered for connectivity extraction.</p>

<p>
<a id="pgfId-1134601"></a></p>
<div class="webflare-div-image">
<img width="584" height="396" src="images/extraction-26.gif" /></div>
<h4><em>
<a id="pgfId-1134540"></a>Related Topics</em></h4>

<p>
<a id="pgfId-1134544"></a><a href="xlAssistants_Annotation_Browser_Assistant.html#23026">Annotation Browser Assistant</a></p>
<p>
<a id="pgfId-1134575"></a><a href="extraction_Bulk_Area_Connectivity_Extraction_-_Identify_the_Bulk_Area.html#50443">Bulk Area Connectivity Extraction - Identify the Bulk Area</a>.</p>
<p>
<a id="pgfId-1134548"></a><a href="extraction_Soft_Connection_Extraction.html#19502">Soft Connection Extraction</a></p>
<p>
<a id="pgfId-1134556"></a><a href="extraction_Bulk_Area_Connectivity_Extraction.html#21808">Bulk Area Connectivity Extraction</a></p>
<p>
<a id="pgfId-1074361"></a><a href="extraction_Connectivity_Propagation_through_the_Substrate_and_Well_Areas.html#72321">Connectivity Propagation through the Substrate and Well Areas</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="extraction_Bulk_Area_Connectivity_Extraction.html" id="prev" title="Bulk Area Connectivity Extraction">Bulk Area Connectivity Extract ...</a></em></b><b><em><a href="extraction_Bulk_Area_Connectivity_Extraction_-_Isolating_the_Substrate_and_Well_Layers.html" id="nex" title="Bulk Area Connectivity Extraction - Isolating the Substrate and Well Layers">Bulk Area Connectivity Extract ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;⠀ </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>