EESchema-LIBRARY Version 2.3  12/08/2012-21:58:41
# Converted with eagle2kicad.ulp Version 1.1
# Device count = 2
#
# DEVSET Name: 4075
# Dev Prefix: IC
# Gate count = 7
#
DEF IC_4075 IC 0 1 N Y 7 L N
# Gate Name: A
# Symbol Name: 4075
F0 "IC" 32 40 75 H V L B
F1 "4075" 32 -64 75 H V L B
F2 "40xx-SO16" 0 175 75 H I C C
DRAW
P 2 1 0 0 -64 -64 64 0 N
P 2 1 0 0 64 0 -64 64 N
P 2 1 0 0 -64 64 -64 -64 N
X I 3 -128 0 75 R 20 20 1 1 I 
X O 2 128 0 75 L 20 20 1 1 O 
# Gate Name: B
# Symbol Name: 4075
P 2 2 0 0 -64 -64 64 0 N
P 2 2 0 0 64 0 -64 64 N
P 2 2 0 0 -64 64 -64 -64 N
X I 5 -128 0 75 R 20 20 2 1 I 
X O 4 128 0 75 L 20 20 2 1 O 
# Gate Name: C
# Symbol Name: 4075
P 2 3 0 0 -64 -64 64 0 N
P 2 3 0 0 64 0 -64 64 N
P 2 3 0 0 -64 64 -64 -64 N
X I 7 -128 0 75 R 20 20 3 1 I 
X O 6 128 0 75 L 20 20 3 1 O 
# Gate Name: D
# Symbol Name: 4075
P 2 4 0 0 -64 -64 64 0 N
P 2 4 0 0 64 0 -64 64 N
P 2 4 0 0 -64 64 -64 -64 N
X I 9 -128 0 75 R 20 20 4 1 I 
X O 10 128 0 75 L 20 20 4 1 O 
# Gate Name: E
# Symbol Name: 4075
P 2 5 0 0 -64 -64 64 0 N
P 2 5 0 0 64 0 -64 64 N
P 2 5 0 0 -64 64 -64 -64 N
X I 11 -128 0 75 R 20 20 5 1 I 
X O 12 128 0 75 L 20 20 5 1 O 
# Gate Name: F
# Symbol Name: 4075
P 2 6 0 0 -64 -64 64 0 N
P 2 6 0 0 64 0 -64 64 N
P 2 6 0 0 -64 64 -64 -64 N
X I 14 -128 0 75 R 20 20 6 1 I 
X O 15 128 0 75 L 20 20 6 1 O 
# Gate Name: P
# Symbol Name: PWRN
X VDD 1 0 96 75 D 20 20 7 1 W 
X VSS 8 0 -96 75 U 20 20 7 1 W 
ENDDRAW
ENDDEF
# Device count = 89
#
# DEVSET Name: AVR_SPI_PRG_6
# Dev Prefix: J
# Gate count = 1
#
DEF J_AVR_SPI_PRG_6 J 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: AVR_SPI_PROGRAMMER_6
F0 "J" -54 73 75 H V L B
F1 "AVR_SPI_PRG_6" -51 -96 75 H V L B
F2 "SparkFun-2X3_LOCK" 0 175 75 H I C C
DRAW
P 2 1 0 0 -64 -64 96 -64 N
P 2 1 0 0 96 -64 96 64 N
P 2 1 0 0 96 64 -64 64 N
P 2 1 0 0 -64 64 -64 -64 N
T 0 112 8 16 0 1 0 MOSI N 0 L B
T 0 -175 -25 16 0 1 0 RESET N 0 L B
T 0 -175 6 16 0 1 0 SCK N 0 L B
T 0 -175 41 16 0 1 0 MISO N 0 L B
T 0 112 38 16 0 1 0 +5 N 0 L B
T 0 112 -25 16 0 1 0 GND N 0 L B
X 1 1 -96 32 300 R 20 20 1 1 P I
X 2 2 128 32 300 L 20 20 1 1 P I
X 3 3 -96 0 300 R 20 20 1 1 P I
X 4 4 128 0 300 L 20 20 1 1 P I
X 5 5 -96 -32 300 R 20 20 1 1 P I
X 6 6 128 -32 300 L 20 20 1 1 P I
ENDDRAW
ENDDEF
#
# DEVSET Name: CAP
# Dev Prefix: C
# Gate count = 1
#
DEF C_CAP C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: CAP
F0 "C" 19 36 75 H V L B
F1 "CAP" 19 -27 75 H V L B
F2 "SparkFun-0402-CAP" 0 175 75 H I C C
DRAW
P 2 1 0 0 0 32 0 25 N
P 2 1 0 0 0 0 0 6 N
S -25 6 25 12 1 1 0 F
S -25 19 25 25 1 1 0 F
X 1 1 0 64 75 D 20 20 1 1 P 
X 2 2 0 -32 75 U 20 20 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: FT232RL-BASIC
# Dev Prefix: U
# Gate count = 1
#
DEF U_FT232RL-BASIC U 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: FT232R-BASIC
F0 "U" -96 198 75 H V L B
F1 "FT232RL-BASIC" -96 -256 75 H V L B
F2 "SparkFun-SSOP28DB" 0 175 75 H I C C
DRAW
P 2 1 0 0 -128 192 128 192 N
P 2 1 0 0 128 192 128 -224 N
P 2 1 0 0 128 -224 -128 -224 N
P 2 1 0 0 -128 -224 -128 192 N
X 3V3OUT 17 -192 32 75 R 20 20 1 1 O 
X AGND 25 -192 -96 75 R 20 20 1 1 W 
X CTS 11 192 64 75 L 20 20 1 1 B I
X DTR 2 192 0 75 L 20 20 1 1 B I
X GND1 7 -192 -128 75 R 20 20 1 1 W 
X GND2 18 -192 -160 75 R 20 20 1 1 W 
X GND3 21 -192 -192 75 R 20 20 1 1 W 
X RTS 3 192 32 75 L 20 20 1 1 B I
X RXD 5 192 128 75 L 20 20 1 1 I 
X RXLED 22 192 -192 75 L 20 20 1 1 B I
X TEST 26 -192 -64 75 R 20 20 1 1 I 
X TXD 1 192 160 75 L 20 20 1 1 O 
X TXLED 23 192 -160 75 L 20 20 1 1 B I
X USBDM 16 -192 160 75 R 20 20 1 1 B 
X USBDP 15 -192 128 75 R 20 20 1 1 B 
X VCC 20 -192 64 75 R 20 20 1 1 W 
X VCCIO 4 -192 0 75 R 20 20 1 1 W 
ENDDRAW
ENDDEF
#
# DEVSET Name: GND
# Dev Prefix: GND
# Gate count = 1
#
DEF GND_GND GND 0 1 N N 1 L N
# Gate Name: 1
# Symbol Name: GND
F0 "GND" 0 0 75 H V L B
F1 "GND" -32 -32 75 H V L B
DRAW
P 2 1 0 0 -24 0 24 0 N
X GND ~ 0 32 75 D 20 20 1 1 w 
ENDDRAW
ENDDEF
#
# DEVSET Name: JUMPER-2
# Dev Prefix: JP
# Gate count = 1
#
DEF JP_JUMPER-2 JP 0 1 N Y 1 L N
# Gate Name: A
# Symbol Name: JUMPER-2
F0 "JP" -27 0 75 V V L B
F1 "JUMPER-2" 61 0 75 V V L B
F2 "SparkFun-1X02" 0 175 75 H I C C
DRAW
P 2 1 0 0 0 0 0 16 N
P 2 1 0 0 0 32 0 16 N
P 2 1 0 0 32 0 32 16 N
P 2 1 0 0 32 32 32 16 N
P 2 1 0 0 -8 0 40 0 N
P 2 1 0 0 40 0 40 8 N
P 2 1 0 0 40 8 -8 8 N
P 2 1 0 0 -8 8 -8 0 N
X 1 1 0 -32 75 U 20 20 1 1 P 
X 2 2 32 -32 75 U 20 20 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: LED
# Dev Prefix: LED
# Gate count = 1
#
DEF LED_LED LED 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: LED
F0 "LED" 33 -57 75 V V L B
F1 "LED" 61 -57 75 V V L B
F2 "SparkFun-LED3MM" 0 175 75 H I C C
DRAW
P 6 1 1 0     -43 -27 -38 -16 -38 -16 -32 -22 -32 -22 -43 -27 F
P 6 1 1 0     -41 -41 -36 -30 -36 -30 -30 -36 -30 -36 -41 -41 F
P 2 1 0 0 16 0 0 -32 N
P 2 1 0 0 0 -32 -16 0 N
P 2 1 0 0 16 -32 0 -32 N
P 2 1 0 0 0 -32 -16 -32 N
P 2 1 0 0 16 0 0 0 N
P 2 1 0 0 0 0 -16 0 N
P 2 1 0 0 0 0 0 -32 N
P 2 1 0 0 -25 -9 -43 -27 N
P 2 1 0 0 -24 -24 -41 -41 N
X A A 0 32 75 D 20 20 1 1 P 
X C K 0 -64 75 U 20 20 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: M02
# Dev Prefix: JP
# Gate count = 1
#
DEF JP_M02 JP 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: M02
F0 "JP" -32 73 75 H V L B
F1 "M02" -32 -64 75 H V L B
F2 "SparkFun-JST-2-PTH-NS" 0 175 75 H I C C
DRAW
P 2 1 0 0 48 -32 -32 -32 N
P 2 1 0 0 16 32 32 32 N
P 2 1 0 0 16 0 32 0 N
P 2 1 0 0 -32 64 -32 -32 N
P 2 1 0 0 48 -32 48 64 N
P 2 1 0 0 -32 64 48 64 N
X 1 1 96 0 75 L 20 20 1 1 P 
X 2 2 96 32 75 L 20 20 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: M03
# Dev Prefix: JP
# Gate count = 1
#
DEF JP_M03 JP 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: M03
F0 "JP" -32 73 75 H V L B
F1 "M03" -32 -96 75 H V L B
F2 "SparkFun-1X03_NO_SILK" 0 175 75 H I C C
DRAW
P 2 1 0 0 48 -64 -32 -64 N
P 2 1 0 0 16 32 32 32 N
P 2 1 0 0 16 0 32 0 N
P 2 1 0 0 16 -32 32 -32 N
P 2 1 0 0 -32 64 -32 -64 N
P 2 1 0 0 48 -64 48 64 N
P 2 1 0 0 -32 64 48 64 N
X 1 1 96 -32 75 L 20 20 1 1 P 
X 2 2 96 0 75 L 20 20 1 1 P 
X 3 3 96 32 75 L 20 20 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: M04
# Dev Prefix: JP
# Gate count = 1
#
DEF JP_M04 JP 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: M04
F0 "JP" -64 105 75 H V L B
F1 "M04" -64 -96 75 H V L B
F2 "SparkFun-1X04-1.27MM" 0 175 75 H I C C
DRAW
P 2 1 0 0 16 -64 -64 -64 N
P 2 1 0 0 -16 32 0 32 N
P 2 1 0 0 -16 0 0 0 N
P 2 1 0 0 -16 -32 0 -32 N
P 2 1 0 0 -64 96 -64 -64 N
P 2 1 0 0 16 -64 16 96 N
P 2 1 0 0 -64 96 16 96 N
P 2 1 0 0 -16 64 0 64 N
X 1 1 64 -32 75 L 20 20 1 1 P 
X 2 2 64 0 75 L 20 20 1 1 P 
X 3 3 64 32 75 L 20 20 1 1 P 
X 4 4 64 64 75 L 20 20 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: M05X2
# Dev Prefix: JP
# Gate count = 1
#
DEF JP_M05X2 JP 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: M05X2
F0 "JP" -32 105 75 H V L B
F1 "M05X2" -32 -128 75 H V L B
F2 "SparkFun-AVR_ICSP" 0 175 75 H I C C
DRAW
P 2 1 0 0 48 -96 -48 -96 N
P 2 1 0 0 16 0 32 0 N
P 2 1 0 0 16 -32 32 -32 N
P 2 1 0 0 16 -64 32 -64 N
P 2 1 0 0 -48 96 -48 -96 N
P 2 1 0 0 48 -96 48 96 N
P 2 1 0 0 -48 96 48 96 N
P 2 1 0 0 16 64 32 64 N
P 2 1 0 0 16 32 32 32 N
P 2 1 0 0 -16 0 -32 0 N
P 2 1 0 0 -16 -32 -32 -32 N
P 2 1 0 0 -16 -64 -32 -64 N
P 2 1 0 0 -16 64 -32 64 N
P 2 1 0 0 -16 32 -32 32 N
X 1 1 -96 64 75 R 20 20 1 1 P 
X 2 2 96 64 75 L 20 20 1 1 P 
X 3 3 -96 32 75 R 20 20 1 1 P 
X 4 4 96 32 75 L 20 20 1 1 P 
X 5 5 -96 0 75 R 20 20 1 1 P 
X 6 6 96 0 75 L 20 20 1 1 P 
X 7 7 -96 -32 75 R 20 20 1 1 P 
X 8 8 96 -32 75 L 20 20 1 1 P 
X 9 9 -96 -64 75 R 20 20 1 1 P 
X 10 10 96 -64 75 L 20 20 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: MOSFET-NCHANNEL
# Dev Prefix: Q
# Gate count = 1
#
DEF Q_MOSFET-NCHANNEL Q 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: MOSFET-NCHANNEL
F0 "Q" 32 0 75 H V L B
F1 "MOSFET-NCHANNEL" 32 -32 75 H V L B
F2 "SparkFun-DPAK" 0 175 75 H I C C
DRAW
P 2 1 0 0 -46 30 -46 -32 N
P 2 1 0 0 0 24 -25 24 N
P 2 1 0 0 0 0 0 -24 N
P 2 1 0 0 -25 -24 0 -24 N
P 2 1 0 0 0 32 0 24 N
P 2 1 0 0 0 -24 0 -32 N
P 2 1 0 0 -48 0 -64 0 N
P 2 1 0 0 -25 0 -9 -6 N
P 2 1 0 0 -9 -6 -9 6 N
P 2 1 0 0 -9 6 -25 0 N
P 2 1 0 0 -11 0 0 0 N
P 2 1 0 0 -11 3 -22 0 N
P 2 1 0 0 -22 0 -11 -3 N
P 2 1 0 0 -11 -3 -11 0 N
P 2 1 0 0 -11 0 -14 0 N
S -35 -32 -25 -16 1 1 0 F
S -35 16 -25 32 1 1 0 F
S -35 -11 -25 11 1 1 0 F
C 0 -24 1 1 1 0 F
C 0 24 1 1 1 0 F
T 0 -16 32 10 0 1 0 D N 0 L B
T 0 -16 -44 10 0 1 0 S N 0 L B
T 0 -64 -16 10 0 1 0 G N 0 L B
X D 4 0 64 75 D 20 20 1 1 P 
X G 1 -96 0 75 R 20 20 1 1 P 
X S 3 0 -64 75 U 20 20 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: RESISTOR
# Dev Prefix: R
# Gate count = 1
#
DEF R_RESISTOR R 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: RESISTOR
F0 "R" -48 18 75 H V L B
F1 "RESISTOR" -48 -41 75 H V L B
F2 "SparkFun-0805" 0 175 75 H I C C
DRAW
P 2 1 0 0 -32 0 -27 12 N
P 2 1 0 0 -27 12 -19 -12 N
P 2 1 0 0 -19 -12 -11 12 N
P 2 1 0 0 -11 12 -3 -12 N
P 2 1 0 0 -3 -12 4 12 N
P 2 1 0 0 4 12 12 -12 N
P 2 1 0 0 12 -12 20 12 N
P 2 1 0 0 20 12 28 -12 N
P 2 1 0 0 28 -12 32 0 N
X 1 1 -64 0 75 R 20 20 1 1 P 
X 2 2 64 0 75 L 20 20 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: TAC_SWITCH
# Dev Prefix: S
# Gate count = 1
#
DEF S_TAC_SWITCH S 0 1 N Y 1 L N
# Gate Name: S
# Symbol Name: SWITCH-MOMENTARY
F0 "S" -32 80 75 H V L B
F1 "TAC_SWITCH" -32 -80 75 H V L B
F2 "SparkFun-KSA_SEALED_TAC_SWITCH" 0 175 75 H I C C
DRAW
P 2 1 0 0 24 0 32 0 N
P 2 1 0 0 24 56 24 40 N
P 2 1 0 0 -24 56 -24 40 N
P 2 1 0 0 24 56 0 56 N
P 2 1 0 0 0 56 -24 56 N
P 2 1 0 0 0 32 0 24 N
P 2 1 0 0 0 16 0 8 N
P 2 1 0 0 0 56 0 40 N
P 2 1 0 0 32 -32 32 0 N
P 2 1 0 0 -32 -32 -32 0 N
P 2 1 0 0 -32 0 24 16 N
C -32 0 1 1 1 0 F
C 32 0 1 1 1 0 F
X 1 P$1 -64 0 75 R 20 20 1 1 P 
X 2 P$2 -64 -32 75 R 20 20 1 1 P 
X 3 P$3 64 0 75 L 20 20 1 1 P 
X 4 P$4 64 -32 75 L 20 20 1 1 P 
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: MICROSD
# Dev Prefix: 
# Gate count = 1
#
DEF adafruit_MICROSD adafruit 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: TRANSFLASH
DRAW
P 2 1 0 0 -192 256 -192 -288 N
P 2 1 0 0 128 -320 128 256 N
P 2 1 0 0 128 256 -192 256 N
P 2 1 0 0 -192 -288 -64 -288 N
P 2 1 0 0 -64 -288 -32 -320 N
P 2 1 0 0 -32 -320 0 -320 N
P 2 1 0 0 0 -320 0 -288 N
P 2 1 0 0 0 -288 32 -288 N
P 2 1 0 0 32 -288 32 -320 N
P 2 1 0 0 32 -320 128 -320 N
T 0 -96 -128 28 0 1 0 SD~&~MMC N 0 L B
X CARD_DETECT CD1 -224 224 75 R 20 20 1 1 P 
X CARD_DETECT1 CD2 -224 192 75 R 20 20 1 1 P 
X CS 2 -224 0 75 R 20 20 1 1 I 
X DAT1 8 -224 -32 75 R 20 20 1 1 B 
X DAT2 1 -224 -64 75 R 20 20 1 1 B 
X DATA_IN 3 -224 64 75 R 20 20 1 1 I 
X DATA_OUT 7 -224 96 75 R 20 20 1 1 O 
X GND MT1 -224 -256 75 R 20 20 1 1 w 
X GND1 MT2 -224 -224 75 R 20 20 1 1 w 
X SCLK 5 -224 32 75 R 20 20 1 1 I 
X VDD 4 -224 -128 75 R 20 20 1 1 w 
X VSS 6 -224 -160 75 R 20 20 1 1 w 
ENDDRAW
ENDDEF
# Device count = 2
#
# DEVSET Name: ATMEGA644
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_ATMEGA644 IC 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: ATMEGA644
F0 "IC" -288 592 75 H V L B
F1 "ATMEGA644" -288 -608 75 H V L B
F2 "atmel-TQFP44" 0 175 75 H I C C
DRAW
P 2 1 0 0 -288 576 256 576 N
P 2 1 0 0 256 576 256 -576 N
P 2 1 0 0 256 -576 -288 -576 N
P 2 1 0 0 -288 -576 -288 576 N
X (PCINT0/ADC0)PA0 37 320 320 75 L 20 20 1 1 B 
X (PCINT1/ADC1)PA1 36 320 352 75 L 20 20 1 1 B 
X (PCINT2/ADC2)PA2 35 320 384 75 L 20 20 1 1 B 
X (PCINT3/ADC3)PA3 34 320 416 75 L 20 20 1 1 B 
X (PCINT4/ADC4)PA4 33 320 448 75 L 20 20 1 1 B 
X (PCINT5/ADC5)PA5 32 320 480 75 L 20 20 1 1 B 
X (PCINT6/ADC6)PA6 31 320 512 75 L 20 20 1 1 B 
X (PCINT7/ADC7)PA7 30 320 544 75 L 20 20 1 1 B 
X (PCINT8/XCK0/T0)PB0 40 320 32 75 L 20 20 1 1 B 
X (PCINT9/CLKO/T1)PB1 41 320 64 75 L 20 20 1 1 B 
X (PCINT10/INT2/AIN0)PB2 42 320 96 75 L 20 20 1 1 B 
X (PCINT11/OC0A/AIN1)PB3 43 320 128 75 L 20 20 1 1 B 
X (PCINT12/OC0B/!SS!)PB4 44 320 160 75 L 20 20 1 1 B 
X (PCINT13/MOSI)PB5 1 320 192 75 L 20 20 1 1 B 
X (PCINT14/MISO)PB6 2 320 224 75 L 20 20 1 1 B 
X (PCINT15/SCK)PB7 3 320 256 75 L 20 20 1 1 B 
X (PCINT16/SCL)PC0 19 320 -256 75 L 20 20 1 1 O 
X (PCINT17/SDA)PC1 20 320 -224 75 L 20 20 1 1 O 
X (PCINT18/TCK)PC2 21 320 -192 75 L 20 20 1 1 O 
X (PCINT19/TMS)PC3 22 320 -160 75 L 20 20 1 1 O 
X (PCINT20/TDO)PC4 23 320 -128 75 L 20 20 1 1 O 
X (PCINT21/TDI)PC5 24 320 -96 75 L 20 20 1 1 O 
X (PCINT22/TOSC1)PC6 25 320 -64 75 L 20 20 1 1 O 
X (PCINT23/TOSC2)PC7 26 320 -32 75 L 20 20 1 1 O 
X (PCINT24/RXD0)PD0 9 320 -544 75 L 20 20 1 1 B 
X (PCINT25/TXD0)PD1 10 320 -512 75 L 20 20 1 1 B 
X (PCINT26/INT0)PD2 11 320 -480 75 L 20 20 1 1 B 
X (PCINT27/INT1)PD3 12 320 -448 75 L 20 20 1 1 B 
X (PCINT28/OC1B)PD4 13 320 -416 75 L 20 20 1 1 B 
X (PCINT29/OC1A)PD5 14 320 -384 75 L 20 20 1 1 B 
X (PCINT30/OC2B/ICP)PD6 15 320 -352 75 L 20 20 1 1 B 
X (PCINT31/OC2A)PD7 16 320 -320 75 L 20 20 1 1 B 
X AREF 29 -352 224 75 R 20 20 1 1 P 
X AVCC 27 -352 192 75 R 20 20 1 1 W 
X GND 6 -352 -544 75 R 20 20 1 1 W 
X GND@1 18 -352 -512 75 R 20 20 1 1 W 
X GND@2 28 -352 -480 75 R 20 20 1 1 W 
X GND@3 39 -352 -448 75 R 20 20 1 1 W 
X RESET 4 -352 384 75 R 20 20 1 1 I I
X VCC 5 -352 544 75 R 20 20 1 1 W 
X VCC@1 17 -352 512 75 R 20 20 1 1 W 
X VCC@2 38 -352 480 75 R 20 20 1 1 W 
X XTAL1 8 -352 288 75 R 20 20 1 1 B 
X XTAL2 7 -352 320 75 R 20 20 1 1 B 
ENDDRAW
ENDDEF
# Device count = 3
#
# DEVSET Name: MINI-USB-SHIELD-
# Dev Prefix: X
# Gate count = 2
#
DEF X_MINI-USB-SHIELD- X 0 1 N N 2 L N
# Gate Name: G$1
# Symbol Name: MINI-USB
F0 "X" -32 144 75 V V L B
F1 "MINI-USB-SHIELD-" 117 -96 75 V V L B
F2 "con-hirose-UX60-MB-5S8" 0 175 75 H I C C
DRAW
P 2 1 0 0 -32 80 -32 -80 N
A -16 -80 16 -1799 -901 1 1 0 N -32 -80 -16 -96
P 2 1 0 0 -16 -96 0 -96 N
A 0 -112 16 -3230 -2701 1 1 0 N 12 -102 0 -96
A 32 -88 24 -1430 -901 1 1 0 N 12 -102 32 -112
P 2 1 0 0 32 -112 64 -112 N
A 64 -96 16 -899 -1 1 1 0 N 64 -112 80 -96
P 2 1 0 0 80 -96 80 96 N
A -16 80 16 -2699 -1801 1 1 0 N -16 96 -32 80
P 2 1 0 0 -16 96 0 96 N
A 0 112 16 -898 -369 1 1 0 N 0 96 12 102
A 32 88 24 -2698 -2169 1 1 0 N 32 112 12 102
P 2 1 0 0 32 112 64 112 N
A 64 96 16 -3599 -2701 1 1 0 N 80 96 64 112
P 2 1 0 0 0 64 0 -64 N
P 2 1 0 0 0 -64 16 -80 N
P 2 1 0 0 16 -80 48 -80 N
P 2 1 0 0 48 -80 48 80 N
P 2 1 0 0 48 80 16 80 N
P 2 1 0 0 16 80 0 64 N
X 1 1 -64 64 300 R 20 20 1 1 I 
X 2 2 -64 32 300 R 20 20 1 1 I 
X 3 3 -64 0 300 R 20 20 1 1 I 
X 4 4 -64 -32 300 R 20 20 1 1 I 
X 5 5 -64 -64 300 R 20 20 1 1 I 
# Gate Name: S
# Symbol Name: USB-SHIELD
P 2 2 0 0 -96 0 16 0 N
A 16 16 16 -899 -1 2 1 0 N 16 0 32 16
P 2 2 0 0 32 16 32 240 N
P 2 2 0 0 -96 256 16 256 N
A 16 240 16 -3599 -2701 2 1 0 N 32 240 16 256
X S1 M1 -96 -32 75 U 20 20 2 1 P 
X S2 M2 -64 -32 75 U 20 20 2 1 P 
X S3 M3 -32 -32 75 U 20 20 2 1 P 
X S4 M4 0 -32 75 U 20 20 2 1 P 
ENDDRAW
ENDDEF
# Device count = 13
#
# DEVSET Name: CAPACITOR_
# Dev Prefix: C
# Gate count = 1
#
DEF C_CAPACITOR_ C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: CAPACITOR
F0 "C" -32 32 75 H V L B
F1 "CAPACITOR_" -32 -54 75 H V L B
F2 "ipc-7351-capacitor-CAPC755X60N" 0 175 75 H I C C
DRAW
P 2 1 0 0 -32 0 -9 0 N
P 2 1 0 0 32 0 9 0 N
S -19 -3 32 3 1 1 0 F
S -32 -3 19 3 1 1 0 F
X 1 1 -64 0 75 R 20 20 1 1 P 
X 2 2 64 0 75 L 20 20 1 1 P 
ENDDRAW
ENDDEF
# Device count = 9
#
# DEVSET Name: RESISTOR_
# Dev Prefix: R
# Gate count = 1
#
DEF R_RESISTOR_ R 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: RESISTOR
F0 "R" -32 19 75 H V L B
F1 "RESISTOR_" -32 -41 75 H V L B
F2 "ipc-7351-resistor-RESC0603X30N" 0 175 75 H I C C
DRAW
P 2 1 0 0 -32 -11 32 -11 N
P 2 1 0 0 32 11 -32 11 N
P 2 1 0 0 32 -11 32 11 N
P 2 1 0 0 -32 -11 -32 11 N
X 1 1 -64 0 75 R 20 20 1 1 P 
X 2 2 64 0 75 L 20 20 1 1 P 
ENDDRAW
ENDDEF
# Device count = 41
#
# DEVSET Name: 78*
# Dev Prefix: IC
# Gate count = 1
#
DEF IC_78* IC 0 1 N Y 1 L N
# Gate Name: A1
# Symbol Name: 78XX
F0 "IC" -96 72 75 H V L B
F1 "78*" -96 40 75 H V L B
F2 "linear-TO252" 0 175 75 H I C C
DRAW
P 2 1 0 0 -96 -64 96 -64 N
P 2 1 0 0 96 -64 96 32 N
P 2 1 0 0 96 32 -96 32 N
P 2 1 0 0 -96 32 -96 -64 N
X GND 3 0 -96 75 U 20 20 1 1 P 
X VI 1 -128 0 75 R 20 20 1 1 I 
X VO 2 128 0 75 L 20 20 1 1 P 
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: CSTCR
# Dev Prefix: Q
# Gate count = 1
#
DEF Q_CSTCR Q 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: CST
F0 "Q" -64 48 75 H V L B
F1 "CSTCR" 32 -96 75 H V L B
F2 "murata-filter-CSTCR6M" 0 175 75 H I C C
DRAW
P 2 1 0 0 -64 32 64 32 N
P 2 1 0 0 64 32 64 0 N
P 2 1 0 0 64 0 64 -64 N
P 2 1 0 0 64 -64 0 -64 N
P 2 1 0 0 0 -64 -64 -64 N
P 2 1 0 0 -64 -64 -64 0 N
P 2 1 0 0 -64 0 -64 32 N
P 2 1 0 0 -64 0 -48 0 N
P 2 1 0 0 -48 0 -16 0 N
P 2 1 0 0 -16 0 -16 16 N
P 2 1 0 0 -16 0 -16 -16 N
P 2 1 0 0 -6 16 -6 -16 N
P 2 1 0 0 -6 -16 6 -16 N
P 2 1 0 0 6 -16 6 16 N
P 2 1 0 0 6 16 -6 16 N
P 2 1 0 0 16 16 16 0 N
P 2 1 0 0 16 0 16 -16 N
P 2 1 0 0 16 0 48 0 N
P 2 1 0 0 48 0 64 0 N
P 2 1 0 0 0 -64 0 -41 N
P 2 1 0 0 0 -41 -22 -41 N
P 2 1 0 0 0 -41 22 -41 N
P 2 1 0 0 22 -28 22 -54 N
P 2 1 0 0 32 -28 32 -41 N
P 2 1 0 0 32 -41 32 -54 N
P 2 1 0 0 32 -41 48 -41 N
P 2 1 0 0 48 -41 48 0 N
P 2 1 0 0 -22 -28 -22 -54 N
P 2 1 0 0 -32 -28 -32 -41 N
P 2 1 0 0 -32 -41 -32 -54 N
P 2 1 0 0 -32 -41 -48 -41 N
P 2 1 0 0 -48 -41 -48 0 N
C -48 0 3 1 1 0 F
C 48 0 3 1 1 0 F
C 0 -41 3 1 1 0 F
X 1 1 -96 0 75 R 20 20 1 1 P 
X 2 2 0 -96 75 U 20 20 1 1 P 
X 3 3 96 0 75 L 20 20 1 1 P 
ENDDRAW
ENDDEF
# Device count = 9
#
# DEVSET Name: A4982
# Dev Prefix: U
# Gate count = 1
#
DEF U_A4982 U 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: A4982
F0 "U" -192 -352 75 H V L B
F1 "A4982" 192 -352 75 H V L B
F2 "printrbot-TSSOP-24" 0 175 75 H I C C
DRAW
P 2 1 0 0 -160 256 160 256 N
P 2 1 0 0 160 256 160 -320 N
P 2 1 0 0 160 -320 -160 -320 N
P 2 1 0 0 -160 -320 -160 256 N
X !ENABLE 23 -224 -96 75 R 20 20 1 1 I 
X !RESET 7 -224 -64 75 R 20 20 1 1 I 
X !SLEEP 9 -224 -32 75 R 20 20 1 1 I 
X CP1 1 -32 320 75 D 20 20 1 1 P 
X CP2 2 32 320 75 D 20 20 1 1 P 
X DIR 14 -224 160 75 R 20 20 1 1 I 
X GND1 13 -224 -224 75 R 20 20 1 1 w 
X GND2 24 -224 -256 75 R 20 20 1 1 w 
X MS1 5 -224 64 75 R 20 20 1 1 I 
X MS2 6 -224 32 75 R 20 20 1 1 I 
X OUT1A 18 224 96 75 L 20 20 1 1 O 
X OUT1B 15 224 64 75 L 20 20 1 1 O 
X OUT2A 19 224 32 75 L 20 20 1 1 O 
X OUT2B 22 224 0 75 L 20 20 1 1 O 
X PAD PAD -224 -288 75 R 20 20 1 1 w 
X REF 12 -224 -160 75 R 20 20 1 1 I 
X ROSC 8 224 -288 75 L 20 20 1 1 P 
X SENSE1 17 224 -64 75 L 20 20 1 1 P 
X SENSE2 20 224 -96 75 L 20 20 1 1 P 
X STEP 11 -224 128 75 R 20 20 1 1 I 
X VBB1 16 224 224 75 L 20 20 1 1 W 
X VBB2 21 224 192 75 L 20 20 1 1 W 
X VCP 3 224 -224 75 L 20 20 1 1 P 
X VDD 10 -224 224 75 R 20 20 1 1 W 
X VREG 4 224 -256 75 L 20 20 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: RTRIM-ST-4EA
# Dev Prefix: R
# Gate count = 1
#
DEF R_RTRIM-ST-4EA R 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: RTRIM
F0 "R" -86 -48 75 V V L B
F1 "RTRIM-ST-4EA" -59 -48 75 V V L B
F2 "printrbot-RTRIM-ST4ETB" 0 175 75 H I C C
DRAW
P 2 1 0 0 9 32 0 32 N
P 2 1 0 0 -9 32 -9 -32 N
P 2 1 0 0 9 -32 9 32 N
P 2 1 0 0 32 0 20 0 N
P 2 1 0 0 20 0 -23 22 N
P 2 1 0 0 0 32 0 64 N
P 2 1 0 0 0 32 -9 32 N
P 2 1 0 0 -9 -32 9 -32 N
P 2 1 0 0 -28 16 -20 30 N
P 2 1 0 0 -32 -32 -32 -6 N
P 2 1 0 0 -32 -6 -38 -19 N
P 2 1 0 0 -32 -6 -25 -19 N
X A 1 0 64 75 D 20 20 1 1 P 
X E 2 0 -64 75 U 20 20 1 1 P 
X S W 64 0 75 L 20 20 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: SOLDERJUMPER_2WAY
# Dev Prefix: SJ
# Gate count = 1
#
DEF SJ_SOLDERJUMPER_2WAY SJ 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: SJ_2
F0 "SJ" 32 4 75 H V L B
F1 "SOLDERJUMPER_2WAY" 32 -24 75 H V L B
F2 "printrbot-SJ_3_PASTE_ALL" 0 175 75 H I C C
DRAW
A 0 -17 8 -1799 -1 1 1 0 N -8 -17 8 -17
A 0 17 8 -3599 -1801 1 1 0 N 8 17 -8 17
P 2 1 0 0 16 -8 -16 -8 N
P 2 1 0 0 -16 -8 -16 0 N
P 2 1 0 0 -16 0 -16 8 N
P 2 1 0 0 -16 8 16 8 N
P 2 1 0 0 16 8 16 -8 N
P 2 1 0 0 -32 0 -16 0 N
S -16 -8 16 8 1 1 0 F
X 1 1 0 64 75 D 20 20 1 1 P 
X 2 2 -64 0 75 R 20 20 1 1 P 
X 3 3 0 -64 75 U 20 20 1 1 P 
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: VMOT
# Dev Prefix: 
# Gate count = 1
#
DEF pwr_VMOT pwr 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: VMOT
DRAW
P 2 1 0 0 9 16 0 32 N
P 2 1 0 0 0 32 -9 16 N
P 2 1 0 0 9 16 -9 16 N
X VMOT ~ 0 0 75 U 20 20 1 1 w 
ENDDRAW
ENDDEF
# Device count = 514
#
# DEVSET Name: C-EU
# Dev Prefix: C
# Gate count = 1
#
DEF C_C-EU C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: C-EU
F0 "C" 19 4 75 H V L B
F1 "C-EU" 19 -59 75 H V L B
F2 "rcl-C025-024X044" 0 175 75 H I C C
DRAW
P 2 1 0 0 0 0 0 -6 N
P 2 1 0 0 0 -32 0 -25 N
S -25 -25 25 -19 1 1 0 F
S -25 -12 25 -6 1 1 0 F
X 1 1 0 32 75 D 20 20 1 1 P 
X 2 2 0 -64 75 U 20 20 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: CPOL-EU
# Dev Prefix: C
# Gate count = 1
#
DEF C_CPOL-EU C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: CPOL
F0 "C" 14 6 75 H V L B
F1 "CPOL-EU" 14 -57 75 H V L B
F2 "rcl-085CS_1AR" 0 175 75 H I C C
DRAW
P 2 1 0 0 -19 -11 19 -11 N
P 2 1 0 0 19 -11 19 0 N
P 2 1 0 0 -19 0 -19 -11 N
P 2 1 0 0 -19 0 19 0 N
S -20 -32 20 -20 1 1 0 F
T 900 -15 36 16 0 1 0 + N 0 L B
X + + 0 32 75 D 20 20 1 1 P 
X - - 0 -64 75 U 20 20 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: CPOL-US
# Dev Prefix: C
# Gate count = 1
#
DEF C_CPOL-US C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: CPOL-US
F0 "C" 12 8 75 H V L B
F1 "CPOL-US" 12 -52 75 H V L B
F2 "rcl-085CS_1AR" 0 175 75 H I C C
DRAW
P 2 1 0 0 -32 0 32 0 N
P 2 1 0 0 0 -12 0 -32 N
A 0 -63 51 -3077 -2701 1 1 0 N 31 -23 0 -12
A 0 -63 51 -2699 -2327 1 1 0 N 0 -12 -31 -23
S -28 8 -17 10 1 1 0 F
S -23 3 -21 14 1 1 0 F
X + + 0 32 75 D 20 20 1 1 P 
X - - 0 -64 75 U 20 20 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: R-EU_
# Dev Prefix: R
# Gate count = 1
#
DEF R_R-EU_ R 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: R-EU
F0 "R" -48 18 75 H V L B
F1 "R-EU_" -48 -41 75 H V L B
F2 "rcl-0204V" 0 175 75 H I C C
DRAW
P 2 1 0 0 -32 -11 32 -11 N
P 2 1 0 0 32 11 -32 11 N
P 2 1 0 0 32 -11 32 11 N
P 2 1 0 0 -32 -11 -32 11 N
X 1 1 -64 0 75 R 20 20 1 1 P 
X 2 2 64 0 75 L 20 20 1 1 P 
ENDDRAW
ENDDEF
# Device count = 3
#
# DEVSET Name: GND
# Dev Prefix: GND
# Gate count = 1
#
DEF GND_GND GND 0 1 N N 1 L N
# Gate Name: 1
# Symbol Name: GND
F0 "GND" 0 0 75 H V L B
F1 "GND" -32 -32 75 H V L B
DRAW
P 2 1 0 0 -24 0 24 0 N
X GND ~ 0 32 75 D 20 20 1 1 w 
ENDDRAW
ENDDEF
#
# DEVSET Name: VCC
# Dev Prefix: P+
# Gate count = 1
#
DEF P+_VCC P+ 0 1 N N 1 L N
# Gate Name: VCC
# Symbol Name: VCC
F0 "P+" 0 0 75 V V L B
F1 "VCC" -43 -32 75 V V L B
DRAW
P 2 1 0 0 16 -24 0 0 N
P 2 1 0 0 0 0 -16 -24 N
X VCC ~ 0 -32 75 U 20 20 1 1 w 
ENDDRAW
ENDDEF
#
# DEVSET Name: VDD
# Dev Prefix: VDD
# Gate count = 1
#
DEF VDD_VDD VDD 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: VDD
F0 "VDD" 0 0 75 V V L B
F1 "VDD" -43 -32 75 V V L B
DRAW
P 2 1 0 0 16 -24 0 0 N
P 2 1 0 0 0 0 -16 -24 N
P 2 1 0 0 0 16 -16 -24 N
P 2 1 0 0 16 -24 0 16 N
X VDD ~ 0 -32 75 U 20 20 1 1 w 
ENDDRAW
ENDDEF
#End Library
