============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sun Oct 30 20:51:20 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(210)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 208 in ../../RTL/image_process.v(242)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 210 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(79)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(80)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(45)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(188)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(189)
HDL-5007 WARNING: identifier 'ok_flag_n20' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(271)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(273)
HDL-5007 WARNING: identifier 'ok_flag_n11' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(275)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 31 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6201 instances
RUN-0007 : 2499 luts, 2302 seqs, 888 mslices, 329 lslices, 144 pads, 14 brams, 16 dsps
RUN-1001 : There are total 7538 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 5117 nets have 2 pins
RUN-1001 : 1616 nets have [3 - 5] pins
RUN-1001 : 646 nets have [6 - 10] pins
RUN-1001 : 91 nets have [11 - 20] pins
RUN-1001 : 55 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     156     
RUN-1001 :   No   |  No   |  Yes  |    1472     
RUN-1001 :   No   |  Yes  |  No   |     76      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     542     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    60   |  35   |    104     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 198
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6199 instances, 2499 luts, 2302 seqs, 1217 slices, 218 macros(1217 instances: 888 mslices 329 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1816 pins
PHY-0007 : Cell area utilization is 25%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29316, tnet num: 7536, tinst num: 6199, tnode num: 36670, tedge num: 50797.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.151549s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (99.1%)

RUN-1004 : used memory is 264 MB, reserved memory is 242 MB, peak memory is 264 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.298599s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (99.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.88899e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6199.
PHY-3001 : End clustering;  0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.24518e+06, overlap = 63
PHY-3002 : Step(2): len = 1.03214e+06, overlap = 78.0625
PHY-3002 : Step(3): len = 655545, overlap = 87.3438
PHY-3002 : Step(4): len = 556091, overlap = 77.4062
PHY-3002 : Step(5): len = 479330, overlap = 90.1562
PHY-3002 : Step(6): len = 420590, overlap = 103.125
PHY-3002 : Step(7): len = 375926, overlap = 128.875
PHY-3002 : Step(8): len = 335079, overlap = 168.219
PHY-3002 : Step(9): len = 296177, overlap = 188.219
PHY-3002 : Step(10): len = 268943, overlap = 198.562
PHY-3002 : Step(11): len = 247307, overlap = 206.844
PHY-3002 : Step(12): len = 227949, overlap = 212.719
PHY-3002 : Step(13): len = 212543, overlap = 224.75
PHY-3002 : Step(14): len = 201110, overlap = 229.469
PHY-3002 : Step(15): len = 192890, overlap = 241.375
PHY-3002 : Step(16): len = 179399, overlap = 257.625
PHY-3002 : Step(17): len = 168254, overlap = 263.125
PHY-3002 : Step(18): len = 164880, overlap = 265.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.69852e-06
PHY-3002 : Step(19): len = 167475, overlap = 248.594
PHY-3002 : Step(20): len = 175103, overlap = 230.562
PHY-3002 : Step(21): len = 191720, overlap = 181.688
PHY-3002 : Step(22): len = 202038, overlap = 152.344
PHY-3002 : Step(23): len = 201938, overlap = 138.281
PHY-3002 : Step(24): len = 203340, overlap = 131.562
PHY-3002 : Step(25): len = 194445, overlap = 117.781
PHY-3002 : Step(26): len = 188362, overlap = 127.406
PHY-3002 : Step(27): len = 185440, overlap = 122.094
PHY-3002 : Step(28): len = 179137, overlap = 119.281
PHY-3002 : Step(29): len = 174236, overlap = 114.594
PHY-3002 : Step(30): len = 171115, overlap = 110.562
PHY-3002 : Step(31): len = 166767, overlap = 108.375
PHY-3002 : Step(32): len = 160440, overlap = 121.438
PHY-3002 : Step(33): len = 159828, overlap = 114.062
PHY-3002 : Step(34): len = 155558, overlap = 108.688
PHY-3002 : Step(35): len = 154069, overlap = 110.531
PHY-3002 : Step(36): len = 151629, overlap = 112.75
PHY-3002 : Step(37): len = 150986, overlap = 113.469
PHY-3002 : Step(38): len = 149657, overlap = 110.562
PHY-3002 : Step(39): len = 147821, overlap = 108.875
PHY-3002 : Step(40): len = 146799, overlap = 104.438
PHY-3002 : Step(41): len = 146021, overlap = 106.781
PHY-3002 : Step(42): len = 143739, overlap = 100.844
PHY-3002 : Step(43): len = 143392, overlap = 99.25
PHY-3002 : Step(44): len = 142226, overlap = 103
PHY-3002 : Step(45): len = 139893, overlap = 106.938
PHY-3002 : Step(46): len = 139917, overlap = 97.9062
PHY-3002 : Step(47): len = 137663, overlap = 98
PHY-3002 : Step(48): len = 137919, overlap = 96.5938
PHY-3002 : Step(49): len = 137527, overlap = 90
PHY-3002 : Step(50): len = 136960, overlap = 85.875
PHY-3002 : Step(51): len = 135998, overlap = 84.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.9397e-05
PHY-3002 : Step(52): len = 136238, overlap = 81.7812
PHY-3002 : Step(53): len = 136702, overlap = 83.9688
PHY-3002 : Step(54): len = 137112, overlap = 82.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.59472e-05
PHY-3002 : Step(55): len = 139566, overlap = 80.125
PHY-3002 : Step(56): len = 140415, overlap = 77.8125
PHY-3002 : Step(57): len = 145811, overlap = 77
PHY-3002 : Step(58): len = 148513, overlap = 65.1562
PHY-3002 : Step(59): len = 151854, overlap = 70.25
PHY-3002 : Step(60): len = 156671, overlap = 62.7188
PHY-3002 : Step(61): len = 161627, overlap = 63.0312
PHY-3002 : Step(62): len = 162152, overlap = 64.3438
PHY-3002 : Step(63): len = 163602, overlap = 64.8438
PHY-3002 : Step(64): len = 162838, overlap = 74.0938
PHY-3002 : Step(65): len = 162528, overlap = 73.25
PHY-3002 : Step(66): len = 161389, overlap = 71.5312
PHY-3002 : Step(67): len = 160704, overlap = 65.4688
PHY-3002 : Step(68): len = 159962, overlap = 62.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.18944e-05
PHY-3002 : Step(69): len = 159840, overlap = 59.8438
PHY-3002 : Step(70): len = 159892, overlap = 59.8438
PHY-3002 : Step(71): len = 160577, overlap = 57.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015928s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (196.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7538.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 214304, over cnt = 827(2%), over = 3704, worst = 64
PHY-1001 : End global iterations;  0.356289s wall, 0.546875s user + 0.093750s system = 0.640625s CPU (179.8%)

PHY-1001 : Congestion index: top1 = 55.34, top5 = 39.17, top10 = 31.98, top15 = 27.47.
PHY-3001 : End congestion estimation;  0.467599s wall, 0.656250s user + 0.093750s system = 0.750000s CPU (160.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.178704s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (104.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.10299e-06
PHY-3002 : Step(72): len = 176400, overlap = 66.75
PHY-3002 : Step(73): len = 176979, overlap = 68.2188
PHY-3002 : Step(74): len = 170449, overlap = 78.9375
PHY-3002 : Step(75): len = 170380, overlap = 78.7188
PHY-3002 : Step(76): len = 161944, overlap = 84.1562
PHY-3002 : Step(77): len = 161819, overlap = 83.7812
PHY-3002 : Step(78): len = 157655, overlap = 83.0625
PHY-3002 : Step(79): len = 157655, overlap = 83.0625
PHY-3002 : Step(80): len = 156387, overlap = 81.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.0206e-05
PHY-3002 : Step(81): len = 156315, overlap = 79.5938
PHY-3002 : Step(82): len = 156385, overlap = 79.2812
PHY-3002 : Step(83): len = 159088, overlap = 79.25
PHY-3002 : Step(84): len = 161276, overlap = 75.7812
PHY-3002 : Step(85): len = 157952, overlap = 83.4688
PHY-3002 : Step(86): len = 157520, overlap = 83.875
PHY-3002 : Step(87): len = 157520, overlap = 83.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.0412e-05
PHY-3002 : Step(88): len = 159269, overlap = 80.4688
PHY-3002 : Step(89): len = 159540, overlap = 79.6562
PHY-3002 : Step(90): len = 166108, overlap = 68.2812
PHY-3002 : Step(91): len = 166991, overlap = 65.4375
PHY-3002 : Step(92): len = 165680, overlap = 67.6562
PHY-3002 : Step(93): len = 165632, overlap = 67.4062
PHY-3002 : Step(94): len = 164752, overlap = 62.4688
PHY-3002 : Step(95): len = 168769, overlap = 53.5312
PHY-3002 : Step(96): len = 163192, overlap = 56.8125
PHY-3002 : Step(97): len = 163192, overlap = 56.8125
PHY-3002 : Step(98): len = 162250, overlap = 56.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.0824e-05
PHY-3002 : Step(99): len = 166150, overlap = 53.6562
PHY-3002 : Step(100): len = 166150, overlap = 53.6562
PHY-3002 : Step(101): len = 165691, overlap = 53.6875
PHY-3002 : Step(102): len = 165691, overlap = 53.6875
PHY-3002 : Step(103): len = 165898, overlap = 53.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.16479e-05
PHY-3002 : Step(104): len = 176768, overlap = 37.3438
PHY-3002 : Step(105): len = 177975, overlap = 36.625
PHY-3002 : Step(106): len = 178694, overlap = 36.0312
PHY-3002 : Step(107): len = 179019, overlap = 35.6875
PHY-3002 : Step(108): len = 186697, overlap = 24.0312
PHY-3002 : Step(109): len = 190689, overlap = 20
PHY-3002 : Step(110): len = 192945, overlap = 21.25
PHY-3002 : Step(111): len = 193381, overlap = 17.3438
PHY-3002 : Step(112): len = 193231, overlap = 17.6875
PHY-3002 : Step(113): len = 193852, overlap = 15.4375
PHY-3002 : Step(114): len = 191113, overlap = 12.8438
PHY-3002 : Step(115): len = 190774, overlap = 12.9062
PHY-3002 : Step(116): len = 186915, overlap = 13.3125
PHY-3002 : Step(117): len = 184154, overlap = 14.25
PHY-3002 : Step(118): len = 184154, overlap = 14.25
PHY-3002 : Step(119): len = 183403, overlap = 14
PHY-3002 : Step(120): len = 183339, overlap = 13.9062
PHY-3002 : Step(121): len = 183339, overlap = 13.9062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000163296
PHY-3002 : Step(122): len = 187068, overlap = 11.7188
PHY-3002 : Step(123): len = 188191, overlap = 13.4688
PHY-3002 : Step(124): len = 193493, overlap = 12.5312
PHY-3002 : Step(125): len = 193246, overlap = 10.4375
PHY-3002 : Step(126): len = 193246, overlap = 10.4375
PHY-3002 : Step(127): len = 191652, overlap = 11.3438
PHY-3002 : Step(128): len = 191370, overlap = 11.3438
PHY-3002 : Step(129): len = 190778, overlap = 11.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000326592
PHY-3002 : Step(130): len = 194952, overlap = 9.375
PHY-3002 : Step(131): len = 197312, overlap = 8.9375
PHY-3002 : Step(132): len = 203203, overlap = 5.1875
PHY-3002 : Step(133): len = 207493, overlap = 5.5
PHY-3002 : Step(134): len = 204532, overlap = 5.5625
PHY-3002 : Step(135): len = 202917, overlap = 5.9375
PHY-3002 : Step(136): len = 200608, overlap = 5.9375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000653183
PHY-3002 : Step(137): len = 202793, overlap = 5.25
PHY-3002 : Step(138): len = 205971, overlap = 5.375
PHY-3002 : Step(139): len = 210639, overlap = 3.8125
PHY-3002 : Step(140): len = 214035, overlap = 4.1875
PHY-3002 : Step(141): len = 218846, overlap = 3.6875
PHY-3002 : Step(142): len = 219488, overlap = 3
PHY-3002 : Step(143): len = 218886, overlap = 2.75
PHY-3002 : Step(144): len = 218941, overlap = 1
PHY-3002 : Step(145): len = 217898, overlap = 1.125
PHY-3002 : Step(146): len = 217289, overlap = 1.125
PHY-3002 : Step(147): len = 216581, overlap = 1.375
PHY-3002 : Step(148): len = 215952, overlap = 1.125
PHY-3002 : Step(149): len = 214764, overlap = 0.3125
PHY-3002 : Step(150): len = 214220, overlap = 0.84375
PHY-3002 : Step(151): len = 214085, overlap = 0.71875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13/7538.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 250056, over cnt = 859(2%), over = 3202, worst = 31
PHY-1001 : End global iterations;  0.400850s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (187.1%)

PHY-1001 : Congestion index: top1 = 45.73, top5 = 34.83, top10 = 29.35, top15 = 25.99.
PHY-3001 : End congestion estimation;  0.518293s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (165.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.172987s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.94141e-05
PHY-3002 : Step(152): len = 215918, overlap = 61.0938
PHY-3002 : Step(153): len = 217002, overlap = 55.8125
PHY-3002 : Step(154): len = 213859, overlap = 45.5625
PHY-3002 : Step(155): len = 213554, overlap = 43.2188
PHY-3002 : Step(156): len = 211542, overlap = 39.3438
PHY-3002 : Step(157): len = 208761, overlap = 40.4062
PHY-3002 : Step(158): len = 208244, overlap = 38.375
PHY-3002 : Step(159): len = 206409, overlap = 36.2188
PHY-3002 : Step(160): len = 203662, overlap = 34.5625
PHY-3002 : Step(161): len = 203380, overlap = 34.5312
PHY-3002 : Step(162): len = 201125, overlap = 30.4375
PHY-3002 : Step(163): len = 200990, overlap = 30.6875
PHY-3002 : Step(164): len = 199525, overlap = 30.6562
PHY-3002 : Step(165): len = 199020, overlap = 29.6562
PHY-3002 : Step(166): len = 198713, overlap = 31.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000198828
PHY-3002 : Step(167): len = 201212, overlap = 30.0312
PHY-3002 : Step(168): len = 203738, overlap = 28.875
PHY-3002 : Step(169): len = 206111, overlap = 25.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000391008
PHY-3002 : Step(170): len = 208855, overlap = 24.9688
PHY-3002 : Step(171): len = 213940, overlap = 23.9688
PHY-3002 : Step(172): len = 218748, overlap = 24.2188
PHY-3002 : Step(173): len = 220981, overlap = 24.8438
PHY-3002 : Step(174): len = 220211, overlap = 21.2188
PHY-3002 : Step(175): len = 219644, overlap = 21.5938
PHY-3002 : Step(176): len = 218758, overlap = 22.4688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29316, tnet num: 7536, tinst num: 6199, tnode num: 36670, tedge num: 50797.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.204918s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (99.9%)

RUN-1004 : used memory is 304 MB, reserved memory is 285 MB, peak memory is 316 MB
OPT-1001 : Total overflow 195.44 peak overflow 2.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 290/7538.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 264376, over cnt = 852(2%), over = 2681, worst = 16
PHY-1001 : End global iterations;  0.431971s wall, 0.703125s user + 0.125000s system = 0.828125s CPU (191.7%)

PHY-1001 : Congestion index: top1 = 38.90, top5 = 30.66, top10 = 26.85, top15 = 24.44.
PHY-1001 : End incremental global routing;  0.546818s wall, 0.812500s user + 0.125000s system = 0.937500s CPU (171.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.187504s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.854741s wall, 1.109375s user + 0.125000s system = 1.234375s CPU (144.4%)

OPT-1001 : Current memory(MB): used = 312, reserve = 293, peak = 316.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5917/7538.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 264376, over cnt = 852(2%), over = 2681, worst = 16
PHY-1002 : len = 276496, over cnt = 480(1%), over = 1060, worst = 13
PHY-1002 : len = 282376, over cnt = 181(0%), over = 389, worst = 11
PHY-1002 : len = 285032, over cnt = 63(0%), over = 125, worst = 9
PHY-1002 : len = 286088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.390641s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (144.0%)

PHY-1001 : Congestion index: top1 = 33.49, top5 = 27.90, top10 = 24.94, top15 = 23.06.
OPT-1001 : End congestion update;  0.496858s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (135.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.140788s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (99.9%)

OPT-0007 : Start: WNS 4420 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.637801s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (127.4%)

OPT-1001 : Current memory(MB): used = 315, reserve = 297, peak = 316.
OPT-1001 : End physical optimization;  2.756422s wall, 3.187500s user + 0.156250s system = 3.343750s CPU (121.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2499 LUT to BLE ...
SYN-4008 : Packed 2499 LUT and 1305 SEQ to BLE.
SYN-4003 : Packing 997 remaining SEQ's ...
SYN-4005 : Packed 516 SEQ with LUT/SLICE
SYN-4006 : 812 single LUT's are left
SYN-4006 : 481 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2980/5908 primitive instances ...
PHY-3001 : End packing;  0.294383s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.8%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3126 instances
RUN-1001 : 1471 mslices, 1472 lslices, 144 pads, 14 brams, 16 dsps
RUN-1001 : There are total 6301 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 3820 nets have 2 pins
RUN-1001 : 1651 nets have [3 - 5] pins
RUN-1001 : 672 nets have [6 - 10] pins
RUN-1001 : 91 nets have [11 - 20] pins
RUN-1001 : 55 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 3124 instances, 2943 slices, 218 macros(1217 instances: 888 mslices 329 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1060 pins
PHY-3001 : Cell area utilization is 36%
PHY-3001 : After packing: Len = 219793, Over = 57.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3147/6301.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 276912, over cnt = 345(0%), over = 519, worst = 7
PHY-1002 : len = 278440, over cnt = 189(0%), over = 271, worst = 5
PHY-1002 : len = 280584, over cnt = 49(0%), over = 67, worst = 4
PHY-1002 : len = 281304, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 281448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.473152s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (135.4%)

PHY-1001 : Congestion index: top1 = 32.59, top5 = 27.19, top10 = 24.14, top15 = 22.10.
PHY-3001 : End congestion estimation;  0.602935s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (129.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25375, tnet num: 6299, tinst num: 3124, tnode num: 30783, tedge num: 46396.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.300448s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (99.7%)

RUN-1004 : used memory is 319 MB, reserved memory is 300 MB, peak memory is 319 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.473075s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.2816e-05
PHY-3002 : Step(177): len = 212808, overlap = 55.5
PHY-3002 : Step(178): len = 210087, overlap = 58.25
PHY-3002 : Step(179): len = 201918, overlap = 66
PHY-3002 : Step(180): len = 198392, overlap = 73.25
PHY-3002 : Step(181): len = 196007, overlap = 84
PHY-3002 : Step(182): len = 193857, overlap = 88.75
PHY-3002 : Step(183): len = 192480, overlap = 91
PHY-3002 : Step(184): len = 191583, overlap = 86.25
PHY-3002 : Step(185): len = 191583, overlap = 86.25
PHY-3002 : Step(186): len = 191301, overlap = 85.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.5632e-05
PHY-3002 : Step(187): len = 200822, overlap = 64.75
PHY-3002 : Step(188): len = 202984, overlap = 63.25
PHY-3002 : Step(189): len = 203557, overlap = 61.75
PHY-3002 : Step(190): len = 203970, overlap = 60.5
PHY-3002 : Step(191): len = 203970, overlap = 60.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000131264
PHY-3002 : Step(192): len = 213565, overlap = 48
PHY-3002 : Step(193): len = 218240, overlap = 43.25
PHY-3002 : Step(194): len = 220211, overlap = 39.5
PHY-3002 : Step(195): len = 220887, overlap = 38.75
PHY-3002 : Step(196): len = 221624, overlap = 37
PHY-3002 : Step(197): len = 221696, overlap = 36.75
PHY-3002 : Step(198): len = 221979, overlap = 37
PHY-3002 : Step(199): len = 222221, overlap = 37
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000262528
PHY-3002 : Step(200): len = 228981, overlap = 35.25
PHY-3002 : Step(201): len = 232455, overlap = 32.75
PHY-3002 : Step(202): len = 236926, overlap = 30.5
PHY-3002 : Step(203): len = 236157, overlap = 29.75
PHY-3002 : Step(204): len = 235418, overlap = 29.25
PHY-3002 : Step(205): len = 235953, overlap = 28.5
PHY-3002 : Step(206): len = 236317, overlap = 26.5
PHY-3002 : Step(207): len = 236850, overlap = 23.5
PHY-3002 : Step(208): len = 235870, overlap = 23.25
PHY-3002 : Step(209): len = 235634, overlap = 22.25
PHY-3002 : Step(210): len = 235352, overlap = 23
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000471618
PHY-3002 : Step(211): len = 239556, overlap = 22.25
PHY-3002 : Step(212): len = 243101, overlap = 21
PHY-3002 : Step(213): len = 244998, overlap = 21.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000943237
PHY-3002 : Step(214): len = 247207, overlap = 20.5
PHY-3002 : Step(215): len = 250591, overlap = 19
PHY-3002 : Step(216): len = 253495, overlap = 18
PHY-3002 : Step(217): len = 254247, overlap = 17.75
PHY-3002 : Step(218): len = 254542, overlap = 17.5
PHY-3002 : Step(219): len = 254522, overlap = 17.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.869868s wall, 0.656250s user + 1.703125s system = 2.359375s CPU (271.2%)

PHY-3001 : Trial Legalized: Len = 265196
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 194/6301.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 323624, over cnt = 398(1%), over = 587, worst = 6
PHY-1002 : len = 325008, over cnt = 246(0%), over = 323, worst = 5
PHY-1002 : len = 326984, over cnt = 107(0%), over = 130, worst = 3
PHY-1002 : len = 328112, over cnt = 25(0%), over = 29, worst = 2
PHY-1002 : len = 328368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.941978s wall, 1.328125s user + 0.093750s system = 1.421875s CPU (150.9%)

PHY-1001 : Congestion index: top1 = 32.22, top5 = 27.16, top10 = 24.41, top15 = 22.64.
PHY-3001 : End congestion estimation;  1.092149s wall, 1.484375s user + 0.093750s system = 1.578125s CPU (144.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.166822s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000113679
PHY-3002 : Step(220): len = 248716, overlap = 2
PHY-3002 : Step(221): len = 240270, overlap = 7.5
PHY-3002 : Step(222): len = 238100, overlap = 9.75
PHY-3002 : Step(223): len = 238047, overlap = 11.5
PHY-3002 : Step(224): len = 237505, overlap = 11.5
PHY-3002 : Step(225): len = 237053, overlap = 12.5
PHY-3002 : Step(226): len = 236467, overlap = 13.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008714s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 242083, Over = 0
PHY-3001 : Spreading special nets. 26 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021590s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.4%)

PHY-3001 : 31 instances has been re-located, deltaX = 2, deltaY = 21, maxDist = 1.
PHY-3001 : Final: Len = 242569, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25375, tnet num: 6299, tinst num: 3124, tnode num: 30783, tedge num: 46396.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.350945s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (99.5%)

RUN-1004 : used memory is 319 MB, reserved memory is 300 MB, peak memory is 328 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1707/6301.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 302328, over cnt = 418(1%), over = 590, worst = 6
PHY-1002 : len = 303896, over cnt = 235(0%), over = 290, worst = 5
PHY-1002 : len = 305608, over cnt = 106(0%), over = 129, worst = 3
PHY-1002 : len = 306120, over cnt = 65(0%), over = 79, worst = 3
PHY-1002 : len = 307040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.756724s wall, 1.234375s user + 0.062500s system = 1.296875s CPU (171.4%)

PHY-1001 : Congestion index: top1 = 30.71, top5 = 25.92, top10 = 23.52, top15 = 21.96.
PHY-1001 : End incremental global routing;  0.904644s wall, 1.359375s user + 0.078125s system = 1.437500s CPU (158.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.173935s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.200507s wall, 1.656250s user + 0.078125s system = 1.734375s CPU (144.5%)

OPT-1001 : Current memory(MB): used = 324, reserve = 306, peak = 328.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5481/6301.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 307040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.050887s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.1%)

PHY-1001 : Congestion index: top1 = 30.71, top5 = 25.92, top10 = 23.52, top15 = 21.96.
OPT-1001 : End congestion update;  0.176188s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.124224s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.6%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.300582s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (98.8%)

OPT-1001 : Current memory(MB): used = 327, reserve = 308, peak = 328.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.126915s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5481/6301.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 307040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039396s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (119.0%)

PHY-1001 : Congestion index: top1 = 30.71, top5 = 25.92, top10 = 23.52, top15 = 21.96.
PHY-1001 : End incremental global routing;  0.160575s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.163981s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.8%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5481/6301.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 307040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039415s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.3%)

PHY-1001 : Congestion index: top1 = 30.71, top5 = 25.92, top10 = 23.52, top15 = 21.96.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.125720s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 30.344828
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.642301s wall, 4.046875s user + 0.125000s system = 4.171875s CPU (114.5%)

RUN-1003 : finish command "place" in  21.804737s wall, 38.734375s user + 10.093750s system = 48.828125s CPU (223.9%)

RUN-1004 : used memory is 315 MB, reserved memory is 297 MB, peak memory is 328 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3126 instances
RUN-1001 : 1471 mslices, 1472 lslices, 144 pads, 14 brams, 16 dsps
RUN-1001 : There are total 6301 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 3820 nets have 2 pins
RUN-1001 : 1651 nets have [3 - 5] pins
RUN-1001 : 672 nets have [6 - 10] pins
RUN-1001 : 91 nets have [11 - 20] pins
RUN-1001 : 55 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25375, tnet num: 6299, tinst num: 3124, tnode num: 30783, tedge num: 46396.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.292969s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (100.3%)

RUN-1004 : used memory is 319 MB, reserved memory is 300 MB, peak memory is 366 MB
PHY-1001 : 1471 mslices, 1472 lslices, 144 pads, 14 brams, 16 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 294816, over cnt = 463(1%), over = 702, worst = 7
PHY-1002 : len = 297352, over cnt = 255(0%), over = 332, worst = 5
PHY-1002 : len = 299224, over cnt = 110(0%), over = 143, worst = 3
PHY-1002 : len = 300536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.730631s wall, 1.140625s user + 0.078125s system = 1.218750s CPU (166.8%)

PHY-1001 : Congestion index: top1 = 30.93, top5 = 26.00, top10 = 23.49, top15 = 21.89.
PHY-1001 : End global routing;  0.867214s wall, 1.281250s user + 0.078125s system = 1.359375s CPU (156.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 349, reserve = 330, peak = 366.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 605, reserve = 590, peak = 605.
PHY-1001 : End build detailed router design. 3.914424s wall, 3.875000s user + 0.046875s system = 3.921875s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 92984, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.154508s wall, 4.156250s user + 0.000000s system = 4.156250s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 638, reserve = 624, peak = 638.
PHY-1001 : End phase 1; 4.161557s wall, 4.156250s user + 0.000000s system = 4.156250s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Patch 2469 net; 3.287788s wall, 3.265625s user + 0.000000s system = 3.265625s CPU (99.3%)

PHY-1022 : len = 693248, over cnt = 203(0%), over = 203, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 643, reserve = 628, peak = 643.
PHY-1001 : End initial routed; 8.871237s wall, 17.015625s user + 0.109375s system = 17.125000s CPU (193.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5229(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.634979s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 650, reserve = 635, peak = 650.
PHY-1001 : End phase 2; 10.506284s wall, 18.656250s user + 0.109375s system = 18.765625s CPU (178.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 693248, over cnt = 203(0%), over = 203, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023935s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (130.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 692432, over cnt = 28(0%), over = 28, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.265650s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (123.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 692248, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.138142s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (124.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 692336, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.091829s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (102.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5229(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.634945s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 50 feed throughs used by 17 nets
PHY-1001 : End commit to database; 0.707870s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (99.3%)

PHY-1001 : Current memory(MB): used = 682, reserve = 669, peak = 682.
PHY-1001 : End phase 3; 3.017172s wall, 3.093750s user + 0.015625s system = 3.109375s CPU (103.1%)

PHY-1003 : Routed, final wirelength = 692336
PHY-1001 : Current memory(MB): used = 684, reserve = 671, peak = 684.
PHY-1001 : End export database. 0.022248s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (140.5%)

PHY-1001 : End detail routing;  21.894731s wall, 30.062500s user + 0.171875s system = 30.234375s CPU (138.1%)

RUN-1003 : finish command "route" in  24.319428s wall, 32.859375s user + 0.281250s system = 33.140625s CPU (136.3%)

RUN-1004 : used memory is 651 MB, reserved memory is 637 MB, peak memory is 684 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5072   out of  19600   25.88%
#reg                     2307   out of  19600   11.77%
#le                      5552
  #lut only              3245   out of   5552   58.45%
  #reg only               480   out of   5552    8.65%
  #lut&reg               1827   out of   5552   32.91%
#dsp                       16   out of     29   55.17%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                       Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                            1063
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                         198
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                         45
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                         23
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                 22
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                 18
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_select/mode[3]_syn_33.f1             15
#8        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_17.f1    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                             6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                         0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                         0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5552   |3855    |1217    |2307    |14      |16      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |670    |471     |108     |393     |2       |0       |
|    command1                          |command                                    |64     |63      |0       |48      |0       |0       |
|    control1                          |control_interface                          |95     |62      |24      |49      |0       |0       |
|    data_path1                        |sdr_data_path                              |19     |19      |0       |5       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |129    |69      |18      |100     |1       |0       |
|      dcfifo_component                |softfifo                                   |129    |69      |18      |100     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |30     |19      |0       |30      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |29      |0       |39      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |125    |79      |18      |93      |1       |0       |
|      dcfifo_component                |softfifo                                   |125    |79      |18      |93      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |25      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |28     |21      |0       |28      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |12     |12      |0       |8       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |151    |86      |64      |33      |0       |0       |
|  u_camera_init                       |camera_init                                |673    |654     |9       |91      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |192    |192     |0       |49      |0       |0       |
|  u_camera_reader                     |camera_reader                              |90     |50      |17      |55      |0       |0       |
|  u_image_process                     |image_process                              |3614   |2315    |947     |1633    |12      |16      |
|    u_Dilation_Detector               |Dilation_Detector                          |179    |115     |45      |75      |2       |0       |
|      u_three_martix_4                |three_martix                               |165    |109     |45      |62      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |180    |126     |45      |81      |2       |0       |
|      u_three_martix_3                |three_martix                               |169    |117     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |999    |725     |216     |538     |0       |12      |
|      u_Divider_1                     |Divider                                    |170    |97      |32      |95      |0       |0       |
|      u_Divider_2                     |Divider                                    |124    |75      |32      |42      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |171    |119     |45      |64      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |5      |2       |0       |5       |0       |0       |
|      u_three_martix                  |three_martix                               |166    |117     |45      |59      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |729    |440     |235     |266     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |495    |305     |190     |128     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |88     |58      |30      |25      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |31      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |7       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |234    |135     |45      |138     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |736    |436     |235     |260     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |493    |303     |190     |119     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |51     |31      |20      |13      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |243    |133     |45      |141     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |81     |24      |14      |58      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |369    |202     |92      |171     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |138    |90      |47      |41      |0       |0       |
|      u_three_martix_2                |three_martix                               |231    |112     |45      |130     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |173    |134     |36      |57      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |123    |99      |24      |29      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3751  
    #2          2       989   
    #3          3       339   
    #4          4       275   
    #5        5-10      687   
    #6        11-50     107   
    #7       51-100      16   
    #8       101-500     3    
    #9        >500       1    
  Average     2.83            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3124
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6301, pip num: 57437
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 50
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3026 valid insts, and 171218 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.474009s wall, 68.687500s user + 0.531250s system = 69.218750s CPU (1264.5%)

RUN-1004 : used memory is 653 MB, reserved memory is 641 MB, peak memory is 835 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221030_205120.log"
