Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov 24 00:44:52 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab7_control_sets_placed.rpt
| Design       : lab7
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              73 |           26 |
| No           | No                    | Yes                    |             122 |           41 |
| No           | Yes                   | No                     |              14 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              35 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-----------------------------------------------+--------------------------------+------------------+----------------+
|               Clock Signal              |                 Enable Signal                 |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------------------+-----------------------------------------------+--------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                          | e2/E[0]                                       | c2/AR[0]                       |                1 |              3 |
|  clk_IBUF_BUFG                          | kd/inst/inst/Ps2Interface_i/bits_count        | c2/AR[0]                       |                1 |              4 |
|                                         |                                               | music_00/toneL_reg[25]_i_1_n_0 |                5 |              7 |
|  noteGen_00/audio_right_reg[14]_i_2_n_0 |                                               | playerCtrl_00/AR[0]            |                2 |              7 |
|  clk_IBUF_BUFG                          | kd/inst/inst/Ps2Interface_i/rx_finish         | c2/AR[0]                       |                3 |              8 |
|  clock_22/out[0]                        | _play_IBUF                                    | rst_IBUF                       |                3 |              9 |
|  clk_d/num_reg[14]_0                    |                                               |                                |                6 |              9 |
|  clk_IBUF_BUFG                          | kd/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | c2/AR[0]                       |                2 |             11 |
|  sc/out[1]                              |                                               | rst_IBUF                       |                5 |             14 |
|  clk_IBUF_BUFG                          |                                               | c2/AR[0]                       |               18 |             53 |
|  clk_IBUF_BUFG                          |                                               | rst_IBUF                       |               18 |             55 |
|  clk_IBUF_BUFG                          |                                               |                                |               20 |             64 |
+-----------------------------------------+-----------------------------------------------+--------------------------------+------------------+----------------+


