C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\c_hdl.exe  -osyn  "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\synthesis\rev_11\synwork\m2s010_som_comp.srs"  -top  work.m2s010_som  -hdllog  "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\synthesis\rev_11\synlog\m2s010_som_compiler.srr"  -encrypt  -mp  4  -verification_mode 0  -vhdl  -prodtype  synplify_pro  -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -encrypt  -pro  -dmgen  "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\synthesis\rev_11\dm"  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -vhdl2008  -ignore_undefined_lib  -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\IdleLineDetector.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\BitDetector.vhd" -lib COREFIFO_LIB "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_doubleSync.vhd" -lib COREFIFO_LIB "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd" -lib COREFIFO_LIB "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\COREFIFO\2.6.108\rtl\vhdl\core\fifo_pkg.vhd" -lib COREFIFO_LIB "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd" -lib COREFIFO_LIB "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_fwft.vhd" -lib COREFIFO_LIB "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_sync.vhd" -lib COREFIFO_LIB "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_sync_scntr.vhd" -lib COREFIFO_LIB "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_USRAM_top.vhd" -lib COREFIFO_LIB "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd" -lib COREFIFO_LIB "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\RX_SM.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder_Adapter.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder2.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Edge_Detect.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Jabber_SM.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Nib2Ser_SM.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesEncoder2.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CRC16x4_Generator.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Debounce.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\TriDebounce.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\TX_Collision_Detector2.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Interrupts.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\uP_if.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb\m2s010_som_sb.vhd" -lib COREAPB3_LIB "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd" -lib COREAPB3_LIB "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd" -lib COREAPB3_LIB "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd" -lib COREAPB3_LIB "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd" -lib work "E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som\m2s010_som.vhd" 
rc:0 success:1 runtime:4
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\synthesis\rev_11\synwork\m2s010_som_comp.srs|io:o|time:1521205339|size:196715|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\synthesis\rev_11\synlog\m2s010_som_compiler.srr|io:o|time:1521205340|size:133085|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\IdleLineDetector.vhd|io:i|time:1518187600|size:5701|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\BitDetector.vhd|io:i|time:1518187594|size:3143|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_doubleSync.vhd|io:i|time:1520522930|size:3648|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd|io:i|time:1520522930|size:3124|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\COREFIFO\2.6.108\rtl\vhdl\core\fifo_pkg.vhd|io:i|time:1503346040|size:2242|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd|io:i|time:1520522930|size:61082|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_fwft.vhd|io:i|time:1520522930|size:14846|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_sync.vhd|io:i|time:1520522930|size:39659|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_sync_scntr.vhd|io:i|time:1520522930|size:29550|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_USRAM_top.vhd|io:i|time:1520522930|size:8232|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd|io:i|time:1520522929|size:3012|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd|io:i|time:1520522930|size:67853|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER.vhd|io:i|time:1520522930|size:8438|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\RX_SM.vhd|io:i|time:1520541131|size:14501|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder_Adapter.vhd|io:i|time:1518187601|size:11887|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder2.vhd|io:i|time:1520541081|size:11112|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Edge_Detect.vhd|io:i|time:1518187600|size:3529|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Jabber_SM.vhd|io:i|time:1518187601|size:6635|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Nib2Ser_SM.vhd|io:i|time:1520540932|size:10117|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesEncoder2.vhd|io:i|time:1520540874|size:9425|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd|io:i|time:1518187601|size:29207|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CRC16x4_Generator.vhd|io:i|time:1518187600|size:2573|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd|io:i|time:1519157371|size:20311|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd|io:i|time:1519157408|size:15385|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd|io:i|time:1520282465|size:10085|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Debounce.vhd|io:i|time:1518187600|size:1999|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\TriDebounce.vhd|io:i|time:1518187609|size:2290|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\TX_Collision_Detector2.vhd|io:i|time:1518187609|size:4208|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Interrupts.vhd|io:i|time:1518187600|size:8387|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\uP_if.vhd|io:i|time:1518187594|size:13515|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd|io:i|time:1520541024|size:30202|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd|io:i|time:1520607890|size:5817|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd|io:i|time:1497640216|size:32692|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd|io:i|time:1497640216|size:9297|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd|io:i|time:1497640216|size:75039|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd|io:i|time:1520438669|size:5548|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd|io:i|time:1498678485|size:2164|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd|io:i|time:1520438671|size:1908|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd|io:i|time:1520440837|size:121166|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd|io:i|time:1520440839|size:152698|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb\m2s010_som_sb.vhd|io:i|time:1520438671|size:60617|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd|io:i|time:1500639526|size:9523|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd|io:i|time:1500639526|size:5757|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd|io:i|time:1500639526|size:78851|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd|io:i|time:1500639526|size:6172|exec:0
file:E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som\m2s010_som.vhd|io:i|time:1520607890|size:45243|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\c_hdl.exe|io:i|time:1479391564|size:1337856|exec:1
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\c_hdl.exe|io:i|time:1479391768|size:1973248|exec:1
