Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Nov 19 00:11:26 2018
| Host         : tao-linux-vmware running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file lab8_2_1_timing_summary_routed.rpt -pb lab8_2_1_timing_summary_routed.pb -rpx lab8_2_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8_2_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line20/CD/Clk1000Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 79 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.228        0.000                      0                  161        0.144        0.000                      0                  161        3.000        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
Clk100MHz               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk100MHz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        194.228        0.000                      0                  161        0.461        0.000                      0                  161       13.360        0.000                       0                    81  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      194.256        0.000                      0                  161        0.461        0.000                      0                  161       13.360        0.000                       0                    81  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        194.228        0.000                      0                  161        0.144        0.000                      0                  161  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      194.228        0.000                      0                  161        0.144        0.000                      0                  161  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk100MHz
  To Clock:  Clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.228ns  (required time - arrival time)
  Source:                 nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 1.887ns (36.287%)  route 3.313ns (63.713%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 199.717 - 200.000 ) 
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.781ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          2.391    -0.149    nolabel_line18/clk_out1
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.124    -0.025 r  nolabel_line18/nolabel_line16_i_1/O
                         net (fo=13, routed)          0.807     0.782    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y91          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     1.238 f  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=9, routed)           1.656     2.894    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     3.018 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     3.018    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.550 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.898 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.860     4.759    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/s[5]
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.303     5.062 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/eqOp/O
                         net (fo=1, routed)           0.796     5.858    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/thresh0_i
    SLICE_X4Y92          LUT4 (Prop_lut4_I2_O)        0.124     5.982 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     5.982    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_12
    SLICE_X4Y92          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          2.138   199.118    nolabel_line18/clk_out1
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.100   199.218 r  nolabel_line18/nolabel_line16_i_1/O
                         net (fo=13, routed)          0.499   199.717    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.781   200.498    
                         clock uncertainty           -0.318   200.181    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.029   200.210    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                        200.210    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                194.228    

Slack (MET) :             194.571ns  (required time - arrival time)
  Source:                 nolabel_line20/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.715ns (38.934%)  route 2.690ns (61.066%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.724    -0.816    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  nolabel_line20/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.613     1.316    nolabel_line20/CD/n_reg[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.440 r  nolabel_line20/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.440    nolabel_line20/CD/n1_carry_i_7_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.972 r  nolabel_line20/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line20/CD/n1_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  nolabel_line20/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.086    nolabel_line20/CD/n1_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.200 r  nolabel_line20/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.200    nolabel_line20/CD/n1_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.513 r  nolabel_line20/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.076     3.589    nolabel_line20/CD/n1_carry__2_n_4
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[0]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.706   198.161    nolabel_line20/CD/n_reg[0]
  -------------------------------------------------------------------
                         required time                        198.161    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                194.571    

Slack (MET) :             194.571ns  (required time - arrival time)
  Source:                 nolabel_line20/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.715ns (38.934%)  route 2.690ns (61.066%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.724    -0.816    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  nolabel_line20/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.613     1.316    nolabel_line20/CD/n_reg[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.440 r  nolabel_line20/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.440    nolabel_line20/CD/n1_carry_i_7_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.972 r  nolabel_line20/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line20/CD/n1_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  nolabel_line20/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.086    nolabel_line20/CD/n1_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.200 r  nolabel_line20/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.200    nolabel_line20/CD/n1_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.513 r  nolabel_line20/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.076     3.589    nolabel_line20/CD/n1_carry__2_n_4
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[1]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.706   198.161    nolabel_line20/CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                        198.161    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                194.571    

Slack (MET) :             194.571ns  (required time - arrival time)
  Source:                 nolabel_line20/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.715ns (38.934%)  route 2.690ns (61.066%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.724    -0.816    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  nolabel_line20/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.613     1.316    nolabel_line20/CD/n_reg[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.440 r  nolabel_line20/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.440    nolabel_line20/CD/n1_carry_i_7_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.972 r  nolabel_line20/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line20/CD/n1_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  nolabel_line20/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.086    nolabel_line20/CD/n1_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.200 r  nolabel_line20/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.200    nolabel_line20/CD/n1_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.513 r  nolabel_line20/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.076     3.589    nolabel_line20/CD/n1_carry__2_n_4
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[2]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.706   198.161    nolabel_line20/CD/n_reg[2]
  -------------------------------------------------------------------
                         required time                        198.161    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                194.571    

Slack (MET) :             194.571ns  (required time - arrival time)
  Source:                 nolabel_line20/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.715ns (38.934%)  route 2.690ns (61.066%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.724    -0.816    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  nolabel_line20/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.613     1.316    nolabel_line20/CD/n_reg[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.440 r  nolabel_line20/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.440    nolabel_line20/CD/n1_carry_i_7_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.972 r  nolabel_line20/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line20/CD/n1_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  nolabel_line20/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.086    nolabel_line20/CD/n1_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.200 r  nolabel_line20/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.200    nolabel_line20/CD/n1_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.513 r  nolabel_line20/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.076     3.589    nolabel_line20/CD/n1_carry__2_n_4
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.706   198.161    nolabel_line20/CD/n_reg[3]
  -------------------------------------------------------------------
                         required time                        198.161    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                194.571    

Slack (MET) :             194.586ns  (required time - arrival time)
  Source:                 nolabel_line18/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.579ns (35.369%)  route 2.885ns (64.631%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.725    -0.815    nolabel_line18/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line18/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line18/cnt_reg[4]/Q
                         net (fo=2, routed)           1.719     1.361    nolabel_line18/cnt_reg[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124     1.485 r  nolabel_line18/cnt1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.485    nolabel_line18/cnt1_carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.017 r  nolabel_line18/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.017    nolabel_line18/cnt1_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.131 r  nolabel_line18/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.131    nolabel_line18/cnt1_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.245 r  nolabel_line18/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.245    nolabel_line18/cnt1_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.484 r  nolabel_line18/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.166     3.650    nolabel_line18/clear
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line18/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[0]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.607   198.236    nolabel_line18/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                194.586    

Slack (MET) :             194.586ns  (required time - arrival time)
  Source:                 nolabel_line18/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.579ns (35.369%)  route 2.885ns (64.631%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.725    -0.815    nolabel_line18/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line18/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line18/cnt_reg[4]/Q
                         net (fo=2, routed)           1.719     1.361    nolabel_line18/cnt_reg[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124     1.485 r  nolabel_line18/cnt1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.485    nolabel_line18/cnt1_carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.017 r  nolabel_line18/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.017    nolabel_line18/cnt1_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.131 r  nolabel_line18/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.131    nolabel_line18/cnt1_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.245 r  nolabel_line18/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.245    nolabel_line18/cnt1_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.484 r  nolabel_line18/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.166     3.650    nolabel_line18/clear
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line18/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[1]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.607   198.236    nolabel_line18/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                194.586    

Slack (MET) :             194.586ns  (required time - arrival time)
  Source:                 nolabel_line18/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.579ns (35.369%)  route 2.885ns (64.631%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.725    -0.815    nolabel_line18/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line18/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line18/cnt_reg[4]/Q
                         net (fo=2, routed)           1.719     1.361    nolabel_line18/cnt_reg[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124     1.485 r  nolabel_line18/cnt1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.485    nolabel_line18/cnt1_carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.017 r  nolabel_line18/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.017    nolabel_line18/cnt1_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.131 r  nolabel_line18/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.131    nolabel_line18/cnt1_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.245 r  nolabel_line18/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.245    nolabel_line18/cnt1_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.484 r  nolabel_line18/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.166     3.650    nolabel_line18/clear
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line18/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[2]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.607   198.236    nolabel_line18/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                194.586    

Slack (MET) :             194.586ns  (required time - arrival time)
  Source:                 nolabel_line18/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.579ns (35.369%)  route 2.885ns (64.631%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.725    -0.815    nolabel_line18/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line18/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line18/cnt_reg[4]/Q
                         net (fo=2, routed)           1.719     1.361    nolabel_line18/cnt_reg[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124     1.485 r  nolabel_line18/cnt1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.485    nolabel_line18/cnt1_carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.017 r  nolabel_line18/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.017    nolabel_line18/cnt1_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.131 r  nolabel_line18/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.131    nolabel_line18/cnt1_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.245 r  nolabel_line18/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.245    nolabel_line18/cnt1_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.484 r  nolabel_line18/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.166     3.650    nolabel_line18/clear
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line18/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[3]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.607   198.236    nolabel_line18/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                194.586    

Slack (MET) :             194.640ns  (required time - arrival time)
  Source:                 nolabel_line20/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.715ns (39.765%)  route 2.598ns (60.235%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.724    -0.816    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  nolabel_line20/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.613     1.316    nolabel_line20/CD/n_reg[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.440 r  nolabel_line20/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.440    nolabel_line20/CD/n1_carry_i_7_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.972 r  nolabel_line20/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line20/CD/n1_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  nolabel_line20/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.086    nolabel_line20/CD/n1_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.200 r  nolabel_line20/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.200    nolabel_line20/CD/n1_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.513 r  nolabel_line20/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          0.984     3.497    nolabel_line20/CD/n1_carry__2_n_4
    SLICE_X2Y93          FDRE                                         r  nolabel_line20/CD/n_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.605   198.585    nolabel_line20/CD/clk_out1
    SLICE_X2Y93          FDRE                                         r  nolabel_line20/CD/n_reg[4]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.706   198.137    nolabel_line20/CD/n_reg[4]
  -------------------------------------------------------------------
                         required time                        198.137    
                         arrival time                          -3.497    
  -------------------------------------------------------------------
                         slack                                194.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 nolabel_line18/Clk1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/Clk1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.954%)  route 0.372ns (64.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.603    -0.561    nolabel_line18/clk_out1
    SLICE_X6Y93          FDRE                                         r  nolabel_line18/Clk1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  nolabel_line18/Clk1Hz_reg/Q
                         net (fo=2, routed)           0.372    -0.025    nolabel_line18/Clk1Hz
    SLICE_X6Y93          LUT2 (Prop_lut2_I1_O)        0.045     0.020 r  nolabel_line18/Clk1Hz_i_1/O
                         net (fo=1, routed)           0.000     0.020    nolabel_line18/Clk1Hz_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  nolabel_line18/Clk1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.874    -0.799    nolabel_line18/clk_out1
    SLICE_X6Y93          FDRE                                         r  nolabel_line18/Clk1Hz_reg/C
                         clock pessimism              0.238    -0.561    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.120    -0.441    nolabel_line18/Clk1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.145%)  route 0.411ns (68.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.062ns
    Clock Pessimism Removal (CPR):    -0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.830    -0.333    nolabel_line18/clk_out1
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.045    -0.288 r  nolabel_line18/nolabel_line16_i_1/O
                         net (fo=13, routed)          0.226    -0.062    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.079 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.411     0.490    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/THRESH0
    SLICE_X4Y92          LUT4 (Prop_lut4_I0_O)        0.045     0.535 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     0.535    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_12
    SLICE_X4Y92          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.153    -0.520    nolabel_line18/clk_out1
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.056    -0.464 r  nolabel_line18/nolabel_line16_i_1/O
                         net (fo=13, routed)          0.257    -0.206    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.144    -0.062    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.091     0.029    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/n_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.274ns (41.876%)  route 0.380ns (58.124%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.605    -0.559    nolabel_line20/CD/clk_out1
    SLICE_X2Y99          FDRE                                         r  nolabel_line20/CD/n_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  nolabel_line20/CD/n_reg[30]/Q
                         net (fo=2, routed)           0.380    -0.015    nolabel_line20/CD/n_reg[30]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.095 r  nolabel_line20/CD/n_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.095    nolabel_line20/CD/n_reg[28]_i_1_n_5
    SLICE_X2Y99          FDRE                                         r  nolabel_line20/CD/n_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.878    -0.795    nolabel_line20/CD/clk_out1
    SLICE_X2Y99          FDRE                                         r  nolabel_line20/CD/n_reg[30]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.134    -0.425    nolabel_line20/CD/n_reg[30]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.275ns (42.000%)  route 0.380ns (58.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.603    -0.561    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  nolabel_line20/CD/n_reg[1]/Q
                         net (fo=1, routed)           0.380    -0.018    nolabel_line20/CD/n_reg_n_0_[1]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.093 r  nolabel_line20/CD/n_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.093    nolabel_line20/CD/n_reg[0]_i_1_n_6
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.797    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[1]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134    -0.427    nolabel_line20/CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 nolabel_line18/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.256ns (40.905%)  route 0.370ns (59.095%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.598    -0.566    nolabel_line18/clk_out1
    SLICE_X4Y100         FDRE                                         r  nolabel_line18/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line18/cnt_reg[12]/Q
                         net (fo=2, routed)           0.370    -0.055    nolabel_line18/cnt_reg[12]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.060 r  nolabel_line18/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.060    nolabel_line18/cnt_reg[12]_i_1_n_7
    SLICE_X4Y100         FDRE                                         r  nolabel_line18/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.868    -0.804    nolabel_line18/clk_out1
    SLICE_X4Y100         FDRE                                         r  nolabel_line18/cnt_reg[12]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105    -0.461    nolabel_line18/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/n_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.275ns (41.782%)  route 0.383ns (58.218%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.605    -0.559    nolabel_line20/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line20/CD/n_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  nolabel_line20/CD/n_reg[21]/Q
                         net (fo=2, routed)           0.383    -0.012    nolabel_line20/CD/n_reg[21]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.099 r  nolabel_line20/CD/n_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.099    nolabel_line20/CD/n_reg[20]_i_1_n_6
    SLICE_X2Y97          FDRE                                         r  nolabel_line20/CD/n_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.878    -0.795    nolabel_line20/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line20/CD/n_reg[21]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.134    -0.425    nolabel_line20/CD/n_reg[21]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/n_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.274ns (41.575%)  route 0.385ns (58.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.604    -0.560    nolabel_line20/CD/clk_out1
    SLICE_X2Y96          FDRE                                         r  nolabel_line20/CD/n_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line20/CD/n_reg[18]/Q
                         net (fo=2, routed)           0.385    -0.011    nolabel_line20/CD/n_reg[18]
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.099 r  nolabel_line20/CD/n_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.099    nolabel_line20/CD/n_reg[16]_i_1_n_5
    SLICE_X2Y96          FDRE                                         r  nolabel_line20/CD/n_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.877    -0.796    nolabel_line20/CD/clk_out1
    SLICE_X2Y96          FDRE                                         r  nolabel_line20/CD/n_reg[18]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.134    -0.426    nolabel_line20/CD/n_reg[18]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 nolabel_line18/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.249ns (39.356%)  route 0.384ns (60.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.597    -0.567    nolabel_line18/clk_out1
    SLICE_X4Y103         FDRE                                         r  nolabel_line18/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line18/cnt_reg[27]/Q
                         net (fo=2, routed)           0.384    -0.042    nolabel_line18/cnt_reg[27]
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.066 r  nolabel_line18/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.066    nolabel_line18/cnt_reg[24]_i_1_n_4
    SLICE_X4Y103         FDRE                                         r  nolabel_line18/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.867    -0.805    nolabel_line18/clk_out1
    SLICE_X4Y103         FDRE                                         r  nolabel_line18/cnt_reg[27]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.105    -0.462    nolabel_line18/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/Clk1000Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/Clk1000Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (30.023%)  route 0.434ns (69.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.603    -0.561    nolabel_line20/CD/clk_out1
    SLICE_X4Y96          FDRE                                         r  nolabel_line20/CD/Clk1000Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  nolabel_line20/CD/Clk1000Hz_reg/Q
                         net (fo=3, routed)           0.434     0.013    nolabel_line20/CD/CLK
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.058 r  nolabel_line20/CD/Clk1000Hz_i_1/O
                         net (fo=1, routed)           0.000     0.058    nolabel_line20/CD/Clk1000Hz_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  nolabel_line20/CD/Clk1000Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.874    -0.799    nolabel_line20/CD/clk_out1
    SLICE_X4Y96          FDRE                                         r  nolabel_line20/CD/Clk1000Hz_reg/C
                         clock pessimism              0.238    -0.561    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.091    -0.470    nolabel_line20/CD/Clk1000Hz_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/n_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.275ns (41.457%)  route 0.388ns (58.543%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.604    -0.560    nolabel_line20/CD/clk_out1
    SLICE_X2Y94          FDRE                                         r  nolabel_line20/CD/n_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line20/CD/n_reg[9]/Q
                         net (fo=3, routed)           0.388    -0.008    nolabel_line20/CD/n_reg[9]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.103 r  nolabel_line20/CD/n_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.103    nolabel_line20/CD/n_reg[8]_i_1_n_6
    SLICE_X2Y94          FDRE                                         r  nolabel_line20/CD/n_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.877    -0.796    nolabel_line20/CD/clk_out1
    SLICE_X2Y94          FDRE                                         r  nolabel_line20/CD/n_reg[9]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.134    -0.426    nolabel_line20/CD/n_reg[9]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.529    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line17/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line17/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X6Y93      nolabel_line18/Clk1Hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y97      nolabel_line18/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y99      nolabel_line18/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y99      nolabel_line18/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y100     nolabel_line18/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y100     nolabel_line18/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y100     nolabel_line18/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y100     nolabel_line18/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y93      nolabel_line18/Clk1Hz_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y103     nolabel_line18/cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y103     nolabel_line18/cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y103     nolabel_line18/cnt_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y103     nolabel_line18/cnt_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y104     nolabel_line18/cnt_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y104     nolabel_line18/cnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y104     nolabel_line18/cnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y104     nolabel_line18/cnt_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      nolabel_line20/CD/Clk1000Hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y93      nolabel_line18/Clk1Hz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y97      nolabel_line18/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y97      nolabel_line18/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y99      nolabel_line18/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y99      nolabel_line18/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y99      nolabel_line18/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y99      nolabel_line18/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y100     nolabel_line18/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y100     nolabel_line18/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y100     nolabel_line18/cnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line17/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line17/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.256ns  (required time - arrival time)
  Source:                 nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 1.887ns (36.287%)  route 3.313ns (63.713%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 199.717 - 200.000 ) 
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.781ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          2.391    -0.149    nolabel_line18/clk_out1
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.124    -0.025 r  nolabel_line18/nolabel_line16_i_1/O
                         net (fo=13, routed)          0.807     0.782    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y91          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     1.238 f  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=9, routed)           1.656     2.894    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     3.018 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     3.018    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.550 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.898 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.860     4.759    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/s[5]
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.303     5.062 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/eqOp/O
                         net (fo=1, routed)           0.796     5.858    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/thresh0_i
    SLICE_X4Y92          LUT4 (Prop_lut4_I2_O)        0.124     5.982 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     5.982    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_12
    SLICE_X4Y92          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          2.138   199.118    nolabel_line18/clk_out1
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.100   199.218 r  nolabel_line18/nolabel_line16_i_1/O
                         net (fo=13, routed)          0.499   199.717    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.781   200.498    
                         clock uncertainty           -0.289   200.209    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.029   200.238    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                        200.238    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                194.256    

Slack (MET) :             194.600ns  (required time - arrival time)
  Source:                 nolabel_line20/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.715ns (38.934%)  route 2.690ns (61.066%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.724    -0.816    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  nolabel_line20/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.613     1.316    nolabel_line20/CD/n_reg[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.440 r  nolabel_line20/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.440    nolabel_line20/CD/n1_carry_i_7_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.972 r  nolabel_line20/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line20/CD/n1_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  nolabel_line20/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.086    nolabel_line20/CD/n1_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.200 r  nolabel_line20/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.200    nolabel_line20/CD/n1_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.513 r  nolabel_line20/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.076     3.589    nolabel_line20/CD/n1_carry__2_n_4
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[0]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.289   198.895    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.706   198.189    nolabel_line20/CD/n_reg[0]
  -------------------------------------------------------------------
                         required time                        198.189    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                194.600    

Slack (MET) :             194.600ns  (required time - arrival time)
  Source:                 nolabel_line20/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.715ns (38.934%)  route 2.690ns (61.066%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.724    -0.816    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  nolabel_line20/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.613     1.316    nolabel_line20/CD/n_reg[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.440 r  nolabel_line20/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.440    nolabel_line20/CD/n1_carry_i_7_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.972 r  nolabel_line20/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line20/CD/n1_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  nolabel_line20/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.086    nolabel_line20/CD/n1_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.200 r  nolabel_line20/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.200    nolabel_line20/CD/n1_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.513 r  nolabel_line20/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.076     3.589    nolabel_line20/CD/n1_carry__2_n_4
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[1]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.289   198.895    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.706   198.189    nolabel_line20/CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                        198.189    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                194.600    

Slack (MET) :             194.600ns  (required time - arrival time)
  Source:                 nolabel_line20/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.715ns (38.934%)  route 2.690ns (61.066%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.724    -0.816    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  nolabel_line20/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.613     1.316    nolabel_line20/CD/n_reg[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.440 r  nolabel_line20/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.440    nolabel_line20/CD/n1_carry_i_7_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.972 r  nolabel_line20/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line20/CD/n1_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  nolabel_line20/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.086    nolabel_line20/CD/n1_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.200 r  nolabel_line20/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.200    nolabel_line20/CD/n1_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.513 r  nolabel_line20/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.076     3.589    nolabel_line20/CD/n1_carry__2_n_4
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[2]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.289   198.895    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.706   198.189    nolabel_line20/CD/n_reg[2]
  -------------------------------------------------------------------
                         required time                        198.189    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                194.600    

Slack (MET) :             194.600ns  (required time - arrival time)
  Source:                 nolabel_line20/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.715ns (38.934%)  route 2.690ns (61.066%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.724    -0.816    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  nolabel_line20/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.613     1.316    nolabel_line20/CD/n_reg[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.440 r  nolabel_line20/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.440    nolabel_line20/CD/n1_carry_i_7_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.972 r  nolabel_line20/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line20/CD/n1_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  nolabel_line20/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.086    nolabel_line20/CD/n1_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.200 r  nolabel_line20/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.200    nolabel_line20/CD/n1_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.513 r  nolabel_line20/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.076     3.589    nolabel_line20/CD/n1_carry__2_n_4
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.289   198.895    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.706   198.189    nolabel_line20/CD/n_reg[3]
  -------------------------------------------------------------------
                         required time                        198.189    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                194.600    

Slack (MET) :             194.614ns  (required time - arrival time)
  Source:                 nolabel_line18/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.579ns (35.369%)  route 2.885ns (64.631%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.725    -0.815    nolabel_line18/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line18/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line18/cnt_reg[4]/Q
                         net (fo=2, routed)           1.719     1.361    nolabel_line18/cnt_reg[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124     1.485 r  nolabel_line18/cnt1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.485    nolabel_line18/cnt1_carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.017 r  nolabel_line18/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.017    nolabel_line18/cnt1_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.131 r  nolabel_line18/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.131    nolabel_line18/cnt1_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.245 r  nolabel_line18/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.245    nolabel_line18/cnt1_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.484 r  nolabel_line18/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.166     3.650    nolabel_line18/clear
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line18/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[0]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.607   198.264    nolabel_line18/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                194.614    

Slack (MET) :             194.614ns  (required time - arrival time)
  Source:                 nolabel_line18/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.579ns (35.369%)  route 2.885ns (64.631%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.725    -0.815    nolabel_line18/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line18/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line18/cnt_reg[4]/Q
                         net (fo=2, routed)           1.719     1.361    nolabel_line18/cnt_reg[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124     1.485 r  nolabel_line18/cnt1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.485    nolabel_line18/cnt1_carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.017 r  nolabel_line18/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.017    nolabel_line18/cnt1_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.131 r  nolabel_line18/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.131    nolabel_line18/cnt1_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.245 r  nolabel_line18/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.245    nolabel_line18/cnt1_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.484 r  nolabel_line18/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.166     3.650    nolabel_line18/clear
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line18/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[1]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.607   198.264    nolabel_line18/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                194.614    

Slack (MET) :             194.614ns  (required time - arrival time)
  Source:                 nolabel_line18/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.579ns (35.369%)  route 2.885ns (64.631%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.725    -0.815    nolabel_line18/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line18/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line18/cnt_reg[4]/Q
                         net (fo=2, routed)           1.719     1.361    nolabel_line18/cnt_reg[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124     1.485 r  nolabel_line18/cnt1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.485    nolabel_line18/cnt1_carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.017 r  nolabel_line18/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.017    nolabel_line18/cnt1_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.131 r  nolabel_line18/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.131    nolabel_line18/cnt1_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.245 r  nolabel_line18/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.245    nolabel_line18/cnt1_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.484 r  nolabel_line18/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.166     3.650    nolabel_line18/clear
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line18/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[2]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.607   198.264    nolabel_line18/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                194.614    

Slack (MET) :             194.614ns  (required time - arrival time)
  Source:                 nolabel_line18/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.579ns (35.369%)  route 2.885ns (64.631%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.725    -0.815    nolabel_line18/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line18/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line18/cnt_reg[4]/Q
                         net (fo=2, routed)           1.719     1.361    nolabel_line18/cnt_reg[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124     1.485 r  nolabel_line18/cnt1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.485    nolabel_line18/cnt1_carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.017 r  nolabel_line18/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.017    nolabel_line18/cnt1_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.131 r  nolabel_line18/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.131    nolabel_line18/cnt1_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.245 r  nolabel_line18/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.245    nolabel_line18/cnt1_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.484 r  nolabel_line18/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.166     3.650    nolabel_line18/clear
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line18/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[3]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.607   198.264    nolabel_line18/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                194.614    

Slack (MET) :             194.668ns  (required time - arrival time)
  Source:                 nolabel_line20/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.715ns (39.765%)  route 2.598ns (60.235%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.724    -0.816    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  nolabel_line20/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.613     1.316    nolabel_line20/CD/n_reg[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.440 r  nolabel_line20/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.440    nolabel_line20/CD/n1_carry_i_7_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.972 r  nolabel_line20/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line20/CD/n1_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  nolabel_line20/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.086    nolabel_line20/CD/n1_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.200 r  nolabel_line20/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.200    nolabel_line20/CD/n1_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.513 r  nolabel_line20/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          0.984     3.497    nolabel_line20/CD/n1_carry__2_n_4
    SLICE_X2Y93          FDRE                                         r  nolabel_line20/CD/n_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.605   198.585    nolabel_line20/CD/clk_out1
    SLICE_X2Y93          FDRE                                         r  nolabel_line20/CD/n_reg[4]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.706   198.165    nolabel_line20/CD/n_reg[4]
  -------------------------------------------------------------------
                         required time                        198.165    
                         arrival time                          -3.497    
  -------------------------------------------------------------------
                         slack                                194.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 nolabel_line18/Clk1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/Clk1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.954%)  route 0.372ns (64.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.603    -0.561    nolabel_line18/clk_out1
    SLICE_X6Y93          FDRE                                         r  nolabel_line18/Clk1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  nolabel_line18/Clk1Hz_reg/Q
                         net (fo=2, routed)           0.372    -0.025    nolabel_line18/Clk1Hz
    SLICE_X6Y93          LUT2 (Prop_lut2_I1_O)        0.045     0.020 r  nolabel_line18/Clk1Hz_i_1/O
                         net (fo=1, routed)           0.000     0.020    nolabel_line18/Clk1Hz_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  nolabel_line18/Clk1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.874    -0.799    nolabel_line18/clk_out1
    SLICE_X6Y93          FDRE                                         r  nolabel_line18/Clk1Hz_reg/C
                         clock pessimism              0.238    -0.561    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.120    -0.441    nolabel_line18/Clk1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.145%)  route 0.411ns (68.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.062ns
    Clock Pessimism Removal (CPR):    -0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.830    -0.333    nolabel_line18/clk_out1
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.045    -0.288 r  nolabel_line18/nolabel_line16_i_1/O
                         net (fo=13, routed)          0.226    -0.062    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.079 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.411     0.490    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/THRESH0
    SLICE_X4Y92          LUT4 (Prop_lut4_I0_O)        0.045     0.535 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     0.535    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_12
    SLICE_X4Y92          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.153    -0.520    nolabel_line18/clk_out1
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.056    -0.464 r  nolabel_line18/nolabel_line16_i_1/O
                         net (fo=13, routed)          0.257    -0.206    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.144    -0.062    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.091     0.029    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/n_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.274ns (41.876%)  route 0.380ns (58.124%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.605    -0.559    nolabel_line20/CD/clk_out1
    SLICE_X2Y99          FDRE                                         r  nolabel_line20/CD/n_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  nolabel_line20/CD/n_reg[30]/Q
                         net (fo=2, routed)           0.380    -0.015    nolabel_line20/CD/n_reg[30]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.095 r  nolabel_line20/CD/n_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.095    nolabel_line20/CD/n_reg[28]_i_1_n_5
    SLICE_X2Y99          FDRE                                         r  nolabel_line20/CD/n_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.878    -0.795    nolabel_line20/CD/clk_out1
    SLICE_X2Y99          FDRE                                         r  nolabel_line20/CD/n_reg[30]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.134    -0.425    nolabel_line20/CD/n_reg[30]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.275ns (42.000%)  route 0.380ns (58.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.603    -0.561    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  nolabel_line20/CD/n_reg[1]/Q
                         net (fo=1, routed)           0.380    -0.018    nolabel_line20/CD/n_reg_n_0_[1]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.093 r  nolabel_line20/CD/n_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.093    nolabel_line20/CD/n_reg[0]_i_1_n_6
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.797    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[1]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134    -0.427    nolabel_line20/CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 nolabel_line18/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.256ns (40.905%)  route 0.370ns (59.095%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.598    -0.566    nolabel_line18/clk_out1
    SLICE_X4Y100         FDRE                                         r  nolabel_line18/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line18/cnt_reg[12]/Q
                         net (fo=2, routed)           0.370    -0.055    nolabel_line18/cnt_reg[12]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.060 r  nolabel_line18/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.060    nolabel_line18/cnt_reg[12]_i_1_n_7
    SLICE_X4Y100         FDRE                                         r  nolabel_line18/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.868    -0.804    nolabel_line18/clk_out1
    SLICE_X4Y100         FDRE                                         r  nolabel_line18/cnt_reg[12]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105    -0.461    nolabel_line18/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/n_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.275ns (41.782%)  route 0.383ns (58.218%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.605    -0.559    nolabel_line20/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line20/CD/n_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  nolabel_line20/CD/n_reg[21]/Q
                         net (fo=2, routed)           0.383    -0.012    nolabel_line20/CD/n_reg[21]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.099 r  nolabel_line20/CD/n_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.099    nolabel_line20/CD/n_reg[20]_i_1_n_6
    SLICE_X2Y97          FDRE                                         r  nolabel_line20/CD/n_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.878    -0.795    nolabel_line20/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line20/CD/n_reg[21]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.134    -0.425    nolabel_line20/CD/n_reg[21]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/n_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.274ns (41.575%)  route 0.385ns (58.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.604    -0.560    nolabel_line20/CD/clk_out1
    SLICE_X2Y96          FDRE                                         r  nolabel_line20/CD/n_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line20/CD/n_reg[18]/Q
                         net (fo=2, routed)           0.385    -0.011    nolabel_line20/CD/n_reg[18]
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.099 r  nolabel_line20/CD/n_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.099    nolabel_line20/CD/n_reg[16]_i_1_n_5
    SLICE_X2Y96          FDRE                                         r  nolabel_line20/CD/n_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.877    -0.796    nolabel_line20/CD/clk_out1
    SLICE_X2Y96          FDRE                                         r  nolabel_line20/CD/n_reg[18]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.134    -0.426    nolabel_line20/CD/n_reg[18]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 nolabel_line18/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.249ns (39.356%)  route 0.384ns (60.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.597    -0.567    nolabel_line18/clk_out1
    SLICE_X4Y103         FDRE                                         r  nolabel_line18/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line18/cnt_reg[27]/Q
                         net (fo=2, routed)           0.384    -0.042    nolabel_line18/cnt_reg[27]
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.066 r  nolabel_line18/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.066    nolabel_line18/cnt_reg[24]_i_1_n_4
    SLICE_X4Y103         FDRE                                         r  nolabel_line18/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.867    -0.805    nolabel_line18/clk_out1
    SLICE_X4Y103         FDRE                                         r  nolabel_line18/cnt_reg[27]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.105    -0.462    nolabel_line18/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/Clk1000Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/Clk1000Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (30.023%)  route 0.434ns (69.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.603    -0.561    nolabel_line20/CD/clk_out1
    SLICE_X4Y96          FDRE                                         r  nolabel_line20/CD/Clk1000Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  nolabel_line20/CD/Clk1000Hz_reg/Q
                         net (fo=3, routed)           0.434     0.013    nolabel_line20/CD/CLK
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.058 r  nolabel_line20/CD/Clk1000Hz_i_1/O
                         net (fo=1, routed)           0.000     0.058    nolabel_line20/CD/Clk1000Hz_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  nolabel_line20/CD/Clk1000Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.874    -0.799    nolabel_line20/CD/clk_out1
    SLICE_X4Y96          FDRE                                         r  nolabel_line20/CD/Clk1000Hz_reg/C
                         clock pessimism              0.238    -0.561    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.091    -0.470    nolabel_line20/CD/Clk1000Hz_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/n_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.275ns (41.457%)  route 0.388ns (58.543%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.604    -0.560    nolabel_line20/CD/clk_out1
    SLICE_X2Y94          FDRE                                         r  nolabel_line20/CD/n_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line20/CD/n_reg[9]/Q
                         net (fo=3, routed)           0.388    -0.008    nolabel_line20/CD/n_reg[9]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.103 r  nolabel_line20/CD/n_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.103    nolabel_line20/CD/n_reg[8]_i_1_n_6
    SLICE_X2Y94          FDRE                                         r  nolabel_line20/CD/n_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.877    -0.796    nolabel_line20/CD/clk_out1
    SLICE_X2Y94          FDRE                                         r  nolabel_line20/CD/n_reg[9]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.134    -0.426    nolabel_line20/CD/n_reg[9]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.529    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line17/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line17/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X6Y93      nolabel_line18/Clk1Hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y97      nolabel_line18/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y99      nolabel_line18/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y99      nolabel_line18/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y100     nolabel_line18/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y100     nolabel_line18/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y100     nolabel_line18/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y100     nolabel_line18/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y93      nolabel_line18/Clk1Hz_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y103     nolabel_line18/cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y103     nolabel_line18/cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y103     nolabel_line18/cnt_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y103     nolabel_line18/cnt_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y104     nolabel_line18/cnt_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y104     nolabel_line18/cnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y104     nolabel_line18/cnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y104     nolabel_line18/cnt_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      nolabel_line20/CD/Clk1000Hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y93      nolabel_line18/Clk1Hz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y97      nolabel_line18/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y97      nolabel_line18/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y99      nolabel_line18/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y99      nolabel_line18/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y99      nolabel_line18/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y99      nolabel_line18/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y100     nolabel_line18/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y100     nolabel_line18/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y100     nolabel_line18/cnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line17/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line17/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line17/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.228ns  (required time - arrival time)
  Source:                 nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 1.887ns (36.287%)  route 3.313ns (63.713%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 199.717 - 200.000 ) 
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.781ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          2.391    -0.149    nolabel_line18/clk_out1
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.124    -0.025 r  nolabel_line18/nolabel_line16_i_1/O
                         net (fo=13, routed)          0.807     0.782    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y91          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     1.238 f  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=9, routed)           1.656     2.894    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     3.018 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     3.018    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.550 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.898 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.860     4.759    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/s[5]
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.303     5.062 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/eqOp/O
                         net (fo=1, routed)           0.796     5.858    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/thresh0_i
    SLICE_X4Y92          LUT4 (Prop_lut4_I2_O)        0.124     5.982 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     5.982    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_12
    SLICE_X4Y92          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          2.138   199.118    nolabel_line18/clk_out1
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.100   199.218 r  nolabel_line18/nolabel_line16_i_1/O
                         net (fo=13, routed)          0.499   199.717    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.781   200.498    
                         clock uncertainty           -0.318   200.181    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.029   200.210    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                        200.210    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                194.228    

Slack (MET) :             194.571ns  (required time - arrival time)
  Source:                 nolabel_line20/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.715ns (38.934%)  route 2.690ns (61.066%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.724    -0.816    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  nolabel_line20/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.613     1.316    nolabel_line20/CD/n_reg[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.440 r  nolabel_line20/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.440    nolabel_line20/CD/n1_carry_i_7_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.972 r  nolabel_line20/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line20/CD/n1_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  nolabel_line20/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.086    nolabel_line20/CD/n1_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.200 r  nolabel_line20/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.200    nolabel_line20/CD/n1_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.513 r  nolabel_line20/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.076     3.589    nolabel_line20/CD/n1_carry__2_n_4
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[0]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.706   198.161    nolabel_line20/CD/n_reg[0]
  -------------------------------------------------------------------
                         required time                        198.161    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                194.571    

Slack (MET) :             194.571ns  (required time - arrival time)
  Source:                 nolabel_line20/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.715ns (38.934%)  route 2.690ns (61.066%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.724    -0.816    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  nolabel_line20/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.613     1.316    nolabel_line20/CD/n_reg[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.440 r  nolabel_line20/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.440    nolabel_line20/CD/n1_carry_i_7_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.972 r  nolabel_line20/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line20/CD/n1_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  nolabel_line20/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.086    nolabel_line20/CD/n1_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.200 r  nolabel_line20/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.200    nolabel_line20/CD/n1_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.513 r  nolabel_line20/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.076     3.589    nolabel_line20/CD/n1_carry__2_n_4
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[1]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.706   198.161    nolabel_line20/CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                        198.161    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                194.571    

Slack (MET) :             194.571ns  (required time - arrival time)
  Source:                 nolabel_line20/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.715ns (38.934%)  route 2.690ns (61.066%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.724    -0.816    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  nolabel_line20/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.613     1.316    nolabel_line20/CD/n_reg[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.440 r  nolabel_line20/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.440    nolabel_line20/CD/n1_carry_i_7_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.972 r  nolabel_line20/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line20/CD/n1_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  nolabel_line20/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.086    nolabel_line20/CD/n1_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.200 r  nolabel_line20/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.200    nolabel_line20/CD/n1_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.513 r  nolabel_line20/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.076     3.589    nolabel_line20/CD/n1_carry__2_n_4
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[2]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.706   198.161    nolabel_line20/CD/n_reg[2]
  -------------------------------------------------------------------
                         required time                        198.161    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                194.571    

Slack (MET) :             194.571ns  (required time - arrival time)
  Source:                 nolabel_line20/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.715ns (38.934%)  route 2.690ns (61.066%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.724    -0.816    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  nolabel_line20/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.613     1.316    nolabel_line20/CD/n_reg[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.440 r  nolabel_line20/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.440    nolabel_line20/CD/n1_carry_i_7_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.972 r  nolabel_line20/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line20/CD/n1_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  nolabel_line20/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.086    nolabel_line20/CD/n1_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.200 r  nolabel_line20/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.200    nolabel_line20/CD/n1_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.513 r  nolabel_line20/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.076     3.589    nolabel_line20/CD/n1_carry__2_n_4
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.706   198.161    nolabel_line20/CD/n_reg[3]
  -------------------------------------------------------------------
                         required time                        198.161    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                194.571    

Slack (MET) :             194.586ns  (required time - arrival time)
  Source:                 nolabel_line18/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.579ns (35.369%)  route 2.885ns (64.631%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.725    -0.815    nolabel_line18/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line18/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line18/cnt_reg[4]/Q
                         net (fo=2, routed)           1.719     1.361    nolabel_line18/cnt_reg[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124     1.485 r  nolabel_line18/cnt1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.485    nolabel_line18/cnt1_carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.017 r  nolabel_line18/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.017    nolabel_line18/cnt1_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.131 r  nolabel_line18/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.131    nolabel_line18/cnt1_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.245 r  nolabel_line18/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.245    nolabel_line18/cnt1_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.484 r  nolabel_line18/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.166     3.650    nolabel_line18/clear
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line18/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[0]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.607   198.236    nolabel_line18/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                194.586    

Slack (MET) :             194.586ns  (required time - arrival time)
  Source:                 nolabel_line18/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.579ns (35.369%)  route 2.885ns (64.631%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.725    -0.815    nolabel_line18/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line18/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line18/cnt_reg[4]/Q
                         net (fo=2, routed)           1.719     1.361    nolabel_line18/cnt_reg[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124     1.485 r  nolabel_line18/cnt1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.485    nolabel_line18/cnt1_carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.017 r  nolabel_line18/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.017    nolabel_line18/cnt1_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.131 r  nolabel_line18/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.131    nolabel_line18/cnt1_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.245 r  nolabel_line18/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.245    nolabel_line18/cnt1_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.484 r  nolabel_line18/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.166     3.650    nolabel_line18/clear
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line18/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[1]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.607   198.236    nolabel_line18/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                194.586    

Slack (MET) :             194.586ns  (required time - arrival time)
  Source:                 nolabel_line18/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.579ns (35.369%)  route 2.885ns (64.631%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.725    -0.815    nolabel_line18/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line18/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line18/cnt_reg[4]/Q
                         net (fo=2, routed)           1.719     1.361    nolabel_line18/cnt_reg[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124     1.485 r  nolabel_line18/cnt1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.485    nolabel_line18/cnt1_carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.017 r  nolabel_line18/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.017    nolabel_line18/cnt1_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.131 r  nolabel_line18/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.131    nolabel_line18/cnt1_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.245 r  nolabel_line18/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.245    nolabel_line18/cnt1_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.484 r  nolabel_line18/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.166     3.650    nolabel_line18/clear
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line18/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[2]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.607   198.236    nolabel_line18/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                194.586    

Slack (MET) :             194.586ns  (required time - arrival time)
  Source:                 nolabel_line18/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.579ns (35.369%)  route 2.885ns (64.631%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.725    -0.815    nolabel_line18/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line18/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line18/cnt_reg[4]/Q
                         net (fo=2, routed)           1.719     1.361    nolabel_line18/cnt_reg[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124     1.485 r  nolabel_line18/cnt1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.485    nolabel_line18/cnt1_carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.017 r  nolabel_line18/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.017    nolabel_line18/cnt1_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.131 r  nolabel_line18/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.131    nolabel_line18/cnt1_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.245 r  nolabel_line18/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.245    nolabel_line18/cnt1_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.484 r  nolabel_line18/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.166     3.650    nolabel_line18/clear
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line18/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[3]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.607   198.236    nolabel_line18/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                194.586    

Slack (MET) :             194.640ns  (required time - arrival time)
  Source:                 nolabel_line20/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.715ns (39.765%)  route 2.598ns (60.235%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.724    -0.816    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  nolabel_line20/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.613     1.316    nolabel_line20/CD/n_reg[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.440 r  nolabel_line20/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.440    nolabel_line20/CD/n1_carry_i_7_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.972 r  nolabel_line20/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line20/CD/n1_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  nolabel_line20/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.086    nolabel_line20/CD/n1_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.200 r  nolabel_line20/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.200    nolabel_line20/CD/n1_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.513 r  nolabel_line20/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          0.984     3.497    nolabel_line20/CD/n1_carry__2_n_4
    SLICE_X2Y93          FDRE                                         r  nolabel_line20/CD/n_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.605   198.585    nolabel_line20/CD/clk_out1
    SLICE_X2Y93          FDRE                                         r  nolabel_line20/CD/n_reg[4]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.706   198.137    nolabel_line20/CD/n_reg[4]
  -------------------------------------------------------------------
                         required time                        198.137    
                         arrival time                          -3.497    
  -------------------------------------------------------------------
                         slack                                194.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 nolabel_line18/Clk1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/Clk1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.954%)  route 0.372ns (64.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.603    -0.561    nolabel_line18/clk_out1
    SLICE_X6Y93          FDRE                                         r  nolabel_line18/Clk1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  nolabel_line18/Clk1Hz_reg/Q
                         net (fo=2, routed)           0.372    -0.025    nolabel_line18/Clk1Hz
    SLICE_X6Y93          LUT2 (Prop_lut2_I1_O)        0.045     0.020 r  nolabel_line18/Clk1Hz_i_1/O
                         net (fo=1, routed)           0.000     0.020    nolabel_line18/Clk1Hz_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  nolabel_line18/Clk1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.874    -0.799    nolabel_line18/clk_out1
    SLICE_X6Y93          FDRE                                         r  nolabel_line18/Clk1Hz_reg/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.120    -0.124    nolabel_line18/Clk1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.145%)  route 0.411ns (68.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.062ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.830    -0.333    nolabel_line18/clk_out1
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.045    -0.288 r  nolabel_line18/nolabel_line16_i_1/O
                         net (fo=13, routed)          0.226    -0.062    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.079 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.411     0.490    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/THRESH0
    SLICE_X4Y92          LUT4 (Prop_lut4_I0_O)        0.045     0.535 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     0.535    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_12
    SLICE_X4Y92          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.153    -0.520    nolabel_line18/clk_out1
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.056    -0.464 r  nolabel_line18/nolabel_line16_i_1/O
                         net (fo=13, routed)          0.257    -0.206    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.144    -0.062    
                         clock uncertainty            0.318     0.255    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.091     0.346    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         -0.346    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/n_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.274ns (41.876%)  route 0.380ns (58.124%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.605    -0.559    nolabel_line20/CD/clk_out1
    SLICE_X2Y99          FDRE                                         r  nolabel_line20/CD/n_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  nolabel_line20/CD/n_reg[30]/Q
                         net (fo=2, routed)           0.380    -0.015    nolabel_line20/CD/n_reg[30]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.095 r  nolabel_line20/CD/n_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.095    nolabel_line20/CD/n_reg[28]_i_1_n_5
    SLICE_X2Y99          FDRE                                         r  nolabel_line20/CD/n_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.878    -0.795    nolabel_line20/CD/clk_out1
    SLICE_X2Y99          FDRE                                         r  nolabel_line20/CD/n_reg[30]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.134    -0.108    nolabel_line20/CD/n_reg[30]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.275ns (42.000%)  route 0.380ns (58.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.603    -0.561    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  nolabel_line20/CD/n_reg[1]/Q
                         net (fo=1, routed)           0.380    -0.018    nolabel_line20/CD/n_reg_n_0_[1]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.093 r  nolabel_line20/CD/n_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.093    nolabel_line20/CD/n_reg[0]_i_1_n_6
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.797    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[1]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134    -0.110    nolabel_line20/CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line18/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.256ns (40.905%)  route 0.370ns (59.095%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.598    -0.566    nolabel_line18/clk_out1
    SLICE_X4Y100         FDRE                                         r  nolabel_line18/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line18/cnt_reg[12]/Q
                         net (fo=2, routed)           0.370    -0.055    nolabel_line18/cnt_reg[12]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.060 r  nolabel_line18/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.060    nolabel_line18/cnt_reg[12]_i_1_n_7
    SLICE_X4Y100         FDRE                                         r  nolabel_line18/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.868    -0.804    nolabel_line18/clk_out1
    SLICE_X4Y100         FDRE                                         r  nolabel_line18/cnt_reg[12]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105    -0.143    nolabel_line18/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/n_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.275ns (41.782%)  route 0.383ns (58.218%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.605    -0.559    nolabel_line20/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line20/CD/n_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  nolabel_line20/CD/n_reg[21]/Q
                         net (fo=2, routed)           0.383    -0.012    nolabel_line20/CD/n_reg[21]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.099 r  nolabel_line20/CD/n_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.099    nolabel_line20/CD/n_reg[20]_i_1_n_6
    SLICE_X2Y97          FDRE                                         r  nolabel_line20/CD/n_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.878    -0.795    nolabel_line20/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line20/CD/n_reg[21]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.134    -0.108    nolabel_line20/CD/n_reg[21]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/n_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.274ns (41.575%)  route 0.385ns (58.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.604    -0.560    nolabel_line20/CD/clk_out1
    SLICE_X2Y96          FDRE                                         r  nolabel_line20/CD/n_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line20/CD/n_reg[18]/Q
                         net (fo=2, routed)           0.385    -0.011    nolabel_line20/CD/n_reg[18]
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.099 r  nolabel_line20/CD/n_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.099    nolabel_line20/CD/n_reg[16]_i_1_n_5
    SLICE_X2Y96          FDRE                                         r  nolabel_line20/CD/n_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.877    -0.796    nolabel_line20/CD/clk_out1
    SLICE_X2Y96          FDRE                                         r  nolabel_line20/CD/n_reg[18]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.134    -0.109    nolabel_line20/CD/n_reg[18]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 nolabel_line18/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.249ns (39.356%)  route 0.384ns (60.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.597    -0.567    nolabel_line18/clk_out1
    SLICE_X4Y103         FDRE                                         r  nolabel_line18/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line18/cnt_reg[27]/Q
                         net (fo=2, routed)           0.384    -0.042    nolabel_line18/cnt_reg[27]
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.066 r  nolabel_line18/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.066    nolabel_line18/cnt_reg[24]_i_1_n_4
    SLICE_X4Y103         FDRE                                         r  nolabel_line18/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.867    -0.805    nolabel_line18/clk_out1
    SLICE_X4Y103         FDRE                                         r  nolabel_line18/cnt_reg[27]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.105    -0.144    nolabel_line18/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/Clk1000Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/Clk1000Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (30.023%)  route 0.434ns (69.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.603    -0.561    nolabel_line20/CD/clk_out1
    SLICE_X4Y96          FDRE                                         r  nolabel_line20/CD/Clk1000Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  nolabel_line20/CD/Clk1000Hz_reg/Q
                         net (fo=3, routed)           0.434     0.013    nolabel_line20/CD/CLK
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.058 r  nolabel_line20/CD/Clk1000Hz_i_1/O
                         net (fo=1, routed)           0.000     0.058    nolabel_line20/CD/Clk1000Hz_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  nolabel_line20/CD/Clk1000Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.874    -0.799    nolabel_line20/CD/clk_out1
    SLICE_X4Y96          FDRE                                         r  nolabel_line20/CD/Clk1000Hz_reg/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.091    -0.153    nolabel_line20/CD/Clk1000Hz_reg
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/n_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.275ns (41.457%)  route 0.388ns (58.543%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.604    -0.560    nolabel_line20/CD/clk_out1
    SLICE_X2Y94          FDRE                                         r  nolabel_line20/CD/n_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line20/CD/n_reg[9]/Q
                         net (fo=3, routed)           0.388    -0.008    nolabel_line20/CD/n_reg[9]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.103 r  nolabel_line20/CD/n_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.103    nolabel_line20/CD/n_reg[8]_i_1_n_6
    SLICE_X2Y94          FDRE                                         r  nolabel_line20/CD/n_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.877    -0.796    nolabel_line20/CD/clk_out1
    SLICE_X2Y94          FDRE                                         r  nolabel_line20/CD/n_reg[9]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.134    -0.109    nolabel_line20/CD/n_reg[9]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.228ns  (required time - arrival time)
  Source:                 nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 1.887ns (36.287%)  route 3.313ns (63.713%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 199.717 - 200.000 ) 
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.781ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          2.391    -0.149    nolabel_line18/clk_out1
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.124    -0.025 r  nolabel_line18/nolabel_line16_i_1/O
                         net (fo=13, routed)          0.807     0.782    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y91          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     1.238 f  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=9, routed)           1.656     2.894    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     3.018 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     3.018    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.550 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.550    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.898 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.860     4.759    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/s[5]
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.303     5.062 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/eqOp/O
                         net (fo=1, routed)           0.796     5.858    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/thresh0_i
    SLICE_X4Y92          LUT4 (Prop_lut4_I2_O)        0.124     5.982 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     5.982    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_12
    SLICE_X4Y92          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          2.138   199.118    nolabel_line18/clk_out1
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.100   199.218 r  nolabel_line18/nolabel_line16_i_1/O
                         net (fo=13, routed)          0.499   199.717    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.781   200.498    
                         clock uncertainty           -0.318   200.181    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.029   200.210    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                        200.210    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                194.228    

Slack (MET) :             194.571ns  (required time - arrival time)
  Source:                 nolabel_line20/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.715ns (38.934%)  route 2.690ns (61.066%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.724    -0.816    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  nolabel_line20/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.613     1.316    nolabel_line20/CD/n_reg[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.440 r  nolabel_line20/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.440    nolabel_line20/CD/n1_carry_i_7_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.972 r  nolabel_line20/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line20/CD/n1_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  nolabel_line20/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.086    nolabel_line20/CD/n1_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.200 r  nolabel_line20/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.200    nolabel_line20/CD/n1_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.513 r  nolabel_line20/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.076     3.589    nolabel_line20/CD/n1_carry__2_n_4
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[0]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.706   198.161    nolabel_line20/CD/n_reg[0]
  -------------------------------------------------------------------
                         required time                        198.161    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                194.571    

Slack (MET) :             194.571ns  (required time - arrival time)
  Source:                 nolabel_line20/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.715ns (38.934%)  route 2.690ns (61.066%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.724    -0.816    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  nolabel_line20/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.613     1.316    nolabel_line20/CD/n_reg[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.440 r  nolabel_line20/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.440    nolabel_line20/CD/n1_carry_i_7_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.972 r  nolabel_line20/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line20/CD/n1_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  nolabel_line20/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.086    nolabel_line20/CD/n1_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.200 r  nolabel_line20/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.200    nolabel_line20/CD/n1_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.513 r  nolabel_line20/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.076     3.589    nolabel_line20/CD/n1_carry__2_n_4
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[1]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.706   198.161    nolabel_line20/CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                        198.161    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                194.571    

Slack (MET) :             194.571ns  (required time - arrival time)
  Source:                 nolabel_line20/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.715ns (38.934%)  route 2.690ns (61.066%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.724    -0.816    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  nolabel_line20/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.613     1.316    nolabel_line20/CD/n_reg[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.440 r  nolabel_line20/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.440    nolabel_line20/CD/n1_carry_i_7_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.972 r  nolabel_line20/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line20/CD/n1_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  nolabel_line20/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.086    nolabel_line20/CD/n1_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.200 r  nolabel_line20/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.200    nolabel_line20/CD/n1_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.513 r  nolabel_line20/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.076     3.589    nolabel_line20/CD/n1_carry__2_n_4
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[2]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.706   198.161    nolabel_line20/CD/n_reg[2]
  -------------------------------------------------------------------
                         required time                        198.161    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                194.571    

Slack (MET) :             194.571ns  (required time - arrival time)
  Source:                 nolabel_line20/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.715ns (38.934%)  route 2.690ns (61.066%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.724    -0.816    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  nolabel_line20/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.613     1.316    nolabel_line20/CD/n_reg[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.440 r  nolabel_line20/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.440    nolabel_line20/CD/n1_carry_i_7_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.972 r  nolabel_line20/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line20/CD/n1_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  nolabel_line20/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.086    nolabel_line20/CD/n1_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.200 r  nolabel_line20/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.200    nolabel_line20/CD/n1_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.513 r  nolabel_line20/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          1.076     3.589    nolabel_line20/CD/n1_carry__2_n_4
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X2Y92          FDRE (Setup_fdre_C_R)       -0.706   198.161    nolabel_line20/CD/n_reg[3]
  -------------------------------------------------------------------
                         required time                        198.161    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                194.571    

Slack (MET) :             194.586ns  (required time - arrival time)
  Source:                 nolabel_line18/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.579ns (35.369%)  route 2.885ns (64.631%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.725    -0.815    nolabel_line18/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line18/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line18/cnt_reg[4]/Q
                         net (fo=2, routed)           1.719     1.361    nolabel_line18/cnt_reg[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124     1.485 r  nolabel_line18/cnt1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.485    nolabel_line18/cnt1_carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.017 r  nolabel_line18/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.017    nolabel_line18/cnt1_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.131 r  nolabel_line18/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.131    nolabel_line18/cnt1_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.245 r  nolabel_line18/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.245    nolabel_line18/cnt1_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.484 r  nolabel_line18/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.166     3.650    nolabel_line18/clear
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line18/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[0]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.607   198.236    nolabel_line18/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                194.586    

Slack (MET) :             194.586ns  (required time - arrival time)
  Source:                 nolabel_line18/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.579ns (35.369%)  route 2.885ns (64.631%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.725    -0.815    nolabel_line18/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line18/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line18/cnt_reg[4]/Q
                         net (fo=2, routed)           1.719     1.361    nolabel_line18/cnt_reg[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124     1.485 r  nolabel_line18/cnt1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.485    nolabel_line18/cnt1_carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.017 r  nolabel_line18/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.017    nolabel_line18/cnt1_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.131 r  nolabel_line18/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.131    nolabel_line18/cnt1_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.245 r  nolabel_line18/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.245    nolabel_line18/cnt1_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.484 r  nolabel_line18/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.166     3.650    nolabel_line18/clear
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line18/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[1]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.607   198.236    nolabel_line18/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                194.586    

Slack (MET) :             194.586ns  (required time - arrival time)
  Source:                 nolabel_line18/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.579ns (35.369%)  route 2.885ns (64.631%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.725    -0.815    nolabel_line18/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line18/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line18/cnt_reg[4]/Q
                         net (fo=2, routed)           1.719     1.361    nolabel_line18/cnt_reg[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124     1.485 r  nolabel_line18/cnt1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.485    nolabel_line18/cnt1_carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.017 r  nolabel_line18/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.017    nolabel_line18/cnt1_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.131 r  nolabel_line18/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.131    nolabel_line18/cnt1_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.245 r  nolabel_line18/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.245    nolabel_line18/cnt1_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.484 r  nolabel_line18/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.166     3.650    nolabel_line18/clear
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line18/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[2]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.607   198.236    nolabel_line18/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                194.586    

Slack (MET) :             194.586ns  (required time - arrival time)
  Source:                 nolabel_line18/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.579ns (35.369%)  route 2.885ns (64.631%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.725    -0.815    nolabel_line18/clk_out1
    SLICE_X4Y98          FDRE                                         r  nolabel_line18/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  nolabel_line18/cnt_reg[4]/Q
                         net (fo=2, routed)           1.719     1.361    nolabel_line18/cnt_reg[4]
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.124     1.485 r  nolabel_line18/cnt1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.485    nolabel_line18/cnt1_carry_i_8_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.017 r  nolabel_line18/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.017    nolabel_line18/cnt1_carry_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.131 r  nolabel_line18/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.131    nolabel_line18/cnt1_carry__0_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.245 r  nolabel_line18/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.245    nolabel_line18/cnt1_carry__1_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.484 r  nolabel_line18/cnt1_carry__2/O[2]
                         net (fo=33, routed)          1.166     3.650    nolabel_line18/clear
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.604   198.584    nolabel_line18/clk_out1
    SLICE_X4Y97          FDRE                                         r  nolabel_line18/cnt_reg[3]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.607   198.236    nolabel_line18/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                194.586    

Slack (MET) :             194.640ns  (required time - arrival time)
  Source:                 nolabel_line20/CD/n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.715ns (39.765%)  route 2.598ns (60.235%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.724    -0.816    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  nolabel_line20/CD/n_reg[3]/Q
                         net (fo=3, routed)           1.613     1.316    nolabel_line20/CD/n_reg[3]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.124     1.440 r  nolabel_line20/CD/n1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.440    nolabel_line20/CD/n1_carry_i_7_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.972 r  nolabel_line20/CD/n1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.972    nolabel_line20/CD/n1_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.086 r  nolabel_line20/CD/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.086    nolabel_line20/CD/n1_carry__0_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.200 r  nolabel_line20/CD/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.200    nolabel_line20/CD/n1_carry__1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.513 r  nolabel_line20/CD/n1_carry__2/O[3]
                         net (fo=33, routed)          0.984     3.497    nolabel_line20/CD/n1_carry__2_n_4
    SLICE_X2Y93          FDRE                                         r  nolabel_line20/CD/n_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.605   198.585    nolabel_line20/CD/clk_out1
    SLICE_X2Y93          FDRE                                         r  nolabel_line20/CD/n_reg[4]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.706   198.137    nolabel_line20/CD/n_reg[4]
  -------------------------------------------------------------------
                         required time                        198.137    
                         arrival time                          -3.497    
  -------------------------------------------------------------------
                         slack                                194.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 nolabel_line18/Clk1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/Clk1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.954%)  route 0.372ns (64.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.603    -0.561    nolabel_line18/clk_out1
    SLICE_X6Y93          FDRE                                         r  nolabel_line18/Clk1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  nolabel_line18/Clk1Hz_reg/Q
                         net (fo=2, routed)           0.372    -0.025    nolabel_line18/Clk1Hz
    SLICE_X6Y93          LUT2 (Prop_lut2_I1_O)        0.045     0.020 r  nolabel_line18/Clk1Hz_i_1/O
                         net (fo=1, routed)           0.000     0.020    nolabel_line18/Clk1Hz_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  nolabel_line18/Clk1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.874    -0.799    nolabel_line18/clk_out1
    SLICE_X6Y93          FDRE                                         r  nolabel_line18/Clk1Hz_reg/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.120    -0.124    nolabel_line18/Clk1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.145%)  route 0.411ns (68.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.062ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.830    -0.333    nolabel_line18/clk_out1
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.045    -0.288 r  nolabel_line18/nolabel_line16_i_1/O
                         net (fo=13, routed)          0.226    -0.062    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.079 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=2, routed)           0.411     0.490    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/THRESH0
    SLICE_X4Y92          LUT4 (Prop_lut4_I0_O)        0.045     0.535 r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     0.535    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_12
    SLICE_X4Y92          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          1.153    -0.520    nolabel_line18/clk_out1
    SLICE_X6Y93          LUT3 (Prop_lut3_I1_O)        0.056    -0.464 r  nolabel_line18/nolabel_line16_i_1/O
                         net (fo=13, routed)          0.257    -0.206    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X4Y92          FDRE                                         r  nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism              0.144    -0.062    
                         clock uncertainty            0.318     0.255    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.091     0.346    nolabel_line19/nolabel_line16/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         -0.346    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/n_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.274ns (41.876%)  route 0.380ns (58.124%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.605    -0.559    nolabel_line20/CD/clk_out1
    SLICE_X2Y99          FDRE                                         r  nolabel_line20/CD/n_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  nolabel_line20/CD/n_reg[30]/Q
                         net (fo=2, routed)           0.380    -0.015    nolabel_line20/CD/n_reg[30]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.095 r  nolabel_line20/CD/n_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.095    nolabel_line20/CD/n_reg[28]_i_1_n_5
    SLICE_X2Y99          FDRE                                         r  nolabel_line20/CD/n_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.878    -0.795    nolabel_line20/CD/clk_out1
    SLICE_X2Y99          FDRE                                         r  nolabel_line20/CD/n_reg[30]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.134    -0.108    nolabel_line20/CD/n_reg[30]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.275ns (42.000%)  route 0.380ns (58.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.603    -0.561    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  nolabel_line20/CD/n_reg[1]/Q
                         net (fo=1, routed)           0.380    -0.018    nolabel_line20/CD/n_reg_n_0_[1]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.093 r  nolabel_line20/CD/n_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.093    nolabel_line20/CD/n_reg[0]_i_1_n_6
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.876    -0.797    nolabel_line20/CD/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line20/CD/n_reg[1]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134    -0.110    nolabel_line20/CD/n_reg[1]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line18/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.256ns (40.905%)  route 0.370ns (59.095%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.598    -0.566    nolabel_line18/clk_out1
    SLICE_X4Y100         FDRE                                         r  nolabel_line18/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  nolabel_line18/cnt_reg[12]/Q
                         net (fo=2, routed)           0.370    -0.055    nolabel_line18/cnt_reg[12]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.060 r  nolabel_line18/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.060    nolabel_line18/cnt_reg[12]_i_1_n_7
    SLICE_X4Y100         FDRE                                         r  nolabel_line18/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.868    -0.804    nolabel_line18/clk_out1
    SLICE_X4Y100         FDRE                                         r  nolabel_line18/cnt_reg[12]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105    -0.143    nolabel_line18/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/n_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.275ns (41.782%)  route 0.383ns (58.218%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.605    -0.559    nolabel_line20/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line20/CD/n_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  nolabel_line20/CD/n_reg[21]/Q
                         net (fo=2, routed)           0.383    -0.012    nolabel_line20/CD/n_reg[21]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.099 r  nolabel_line20/CD/n_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.099    nolabel_line20/CD/n_reg[20]_i_1_n_6
    SLICE_X2Y97          FDRE                                         r  nolabel_line20/CD/n_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.878    -0.795    nolabel_line20/CD/clk_out1
    SLICE_X2Y97          FDRE                                         r  nolabel_line20/CD/n_reg[21]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.134    -0.108    nolabel_line20/CD/n_reg[21]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/n_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.274ns (41.575%)  route 0.385ns (58.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.604    -0.560    nolabel_line20/CD/clk_out1
    SLICE_X2Y96          FDRE                                         r  nolabel_line20/CD/n_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line20/CD/n_reg[18]/Q
                         net (fo=2, routed)           0.385    -0.011    nolabel_line20/CD/n_reg[18]
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.099 r  nolabel_line20/CD/n_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.099    nolabel_line20/CD/n_reg[16]_i_1_n_5
    SLICE_X2Y96          FDRE                                         r  nolabel_line20/CD/n_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.877    -0.796    nolabel_line20/CD/clk_out1
    SLICE_X2Y96          FDRE                                         r  nolabel_line20/CD/n_reg[18]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.134    -0.109    nolabel_line20/CD/n_reg[18]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 nolabel_line18/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line18/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.249ns (39.356%)  route 0.384ns (60.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.597    -0.567    nolabel_line18/clk_out1
    SLICE_X4Y103         FDRE                                         r  nolabel_line18/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  nolabel_line18/cnt_reg[27]/Q
                         net (fo=2, routed)           0.384    -0.042    nolabel_line18/cnt_reg[27]
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.066 r  nolabel_line18/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.066    nolabel_line18/cnt_reg[24]_i_1_n_4
    SLICE_X4Y103         FDRE                                         r  nolabel_line18/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.867    -0.805    nolabel_line18/clk_out1
    SLICE_X4Y103         FDRE                                         r  nolabel_line18/cnt_reg[27]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.105    -0.144    nolabel_line18/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/Clk1000Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/Clk1000Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (30.023%)  route 0.434ns (69.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.603    -0.561    nolabel_line20/CD/clk_out1
    SLICE_X4Y96          FDRE                                         r  nolabel_line20/CD/Clk1000Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  nolabel_line20/CD/Clk1000Hz_reg/Q
                         net (fo=3, routed)           0.434     0.013    nolabel_line20/CD/CLK
    SLICE_X4Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.058 r  nolabel_line20/CD/Clk1000Hz_i_1/O
                         net (fo=1, routed)           0.000     0.058    nolabel_line20/CD/Clk1000Hz_i_1_n_0
    SLICE_X4Y96          FDRE                                         r  nolabel_line20/CD/Clk1000Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.874    -0.799    nolabel_line20/CD/clk_out1
    SLICE_X4Y96          FDRE                                         r  nolabel_line20/CD/Clk1000Hz_reg/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.091    -0.153    nolabel_line20/CD/Clk1000Hz_reg
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nolabel_line20/CD/n_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line20/CD/n_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.275ns (41.457%)  route 0.388ns (58.543%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.604    -0.560    nolabel_line20/CD/clk_out1
    SLICE_X2Y94          FDRE                                         r  nolabel_line20/CD/n_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  nolabel_line20/CD/n_reg[9]/Q
                         net (fo=3, routed)           0.388    -0.008    nolabel_line20/CD/n_reg[9]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.103 r  nolabel_line20/CD/n_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.103    nolabel_line20/CD/n_reg[8]_i_1_n_6
    SLICE_X2Y94          FDRE                                         r  nolabel_line20/CD/n_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line17/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line17/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line17/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line17/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line17/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line17/inst/clkout1_buf/O
                         net (fo=67, routed)          0.877    -0.796    nolabel_line20/CD/clk_out1
    SLICE_X2Y94          FDRE                                         r  nolabel_line20/CD/n_reg[9]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.134    -0.109    nolabel_line20/CD/n_reg[9]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.212    





