Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 15 22:45:07 2024
| Host         : LAPTOP-8E795V2D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk_div_inst/o_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    139.098        0.000                      0                   23        0.325        0.000                      0                   23        2.000        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
i_clk                 {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 71.429}       142.857         7.000           
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk                                                                                                                                                                   2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      139.098        0.000                      0                   23        0.325        0.000                      0                   23       17.143        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      139.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             139.098ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            clk_div_inst/counter_r_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_clk_wiz_0 rise@142.857ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 2.109ns (57.847%)  route 1.537ns (42.153%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 141.066 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.127ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.739    -2.127    clk_div_inst/CLK
    SLICE_X40Y58         FDCE                                         r  clk_div_inst/counter_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456    -1.671 r  clk_div_inst/counter_r_reg[2]/Q
                         net (fo=2, routed)           0.732    -0.939    clk_div_inst/counter_r[2]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.265 r  clk_div_inst/counter_r0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.265    clk_div_inst/counter_r0_carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.151 r  clk_div_inst/counter_r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.151    clk_div_inst/counter_r0_carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.037 r  clk_div_inst/counter_r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.037    clk_div_inst/counter_r0_carry__1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.077 r  clk_div_inst/counter_r0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.077    clk_div_inst/counter_r0_carry__2_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.411 r  clk_div_inst/counter_r0_carry__3/O[1]
                         net (fo=1, routed)           0.805     1.216    clk_div_inst/data0[18]
    SLICE_X40Y62         LUT6 (Prop_lut6_I5_O)        0.303     1.519 r  clk_div_inst/counter_r[18]_i_1/O
                         net (fo=1, routed)           0.000     1.519    clk_div_inst/counter_r_0[18]
    SLICE_X40Y62         FDCE                                         r  clk_div_inst/counter_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    K17                                               0.000   142.857 r  i_clk (IN)
                         net (fo=0)                   0.000   142.857    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   144.278 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.459    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   137.822 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   139.416    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   139.507 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.559   141.066    clk_div_inst/CLK
    SLICE_X40Y62         FDCE                                         r  clk_div_inst/counter_r_reg[18]/C
                         clock pessimism             -0.364   140.702    
                         clock uncertainty           -0.117   140.585    
    SLICE_X40Y62         FDCE (Setup_fdce_C_D)        0.031   140.616    clk_div_inst/counter_r_reg[18]
  -------------------------------------------------------------------
                         required time                        140.616    
                         arrival time                          -1.519    
  -------------------------------------------------------------------
                         slack                                139.098    

Slack (MET) :             139.142ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            clk_div_inst/counter_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_clk_wiz_0 rise@142.857ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.879ns (52.172%)  route 1.723ns (47.828%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 141.068 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.127ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.739    -2.127    clk_div_inst/CLK
    SLICE_X40Y58         FDCE                                         r  clk_div_inst/counter_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456    -1.671 r  clk_div_inst/counter_r_reg[2]/Q
                         net (fo=2, routed)           0.732    -0.939    clk_div_inst/counter_r[2]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.265 r  clk_div_inst/counter_r0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.265    clk_div_inst/counter_r0_carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.151 r  clk_div_inst/counter_r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.151    clk_div_inst/counter_r0_carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.037 r  clk_div_inst/counter_r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.037    clk_div_inst/counter_r0_carry__1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.185 r  clk_div_inst/counter_r0_carry__2/O[0]
                         net (fo=1, routed)           0.990     1.175    clk_div_inst/data0[13]
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.299     1.474 r  clk_div_inst/counter_r[13]_i_1/O
                         net (fo=1, routed)           0.000     1.474    clk_div_inst/counter_r_0[13]
    SLICE_X40Y59         FDCE                                         r  clk_div_inst/counter_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    K17                                               0.000   142.857 r  i_clk (IN)
                         net (fo=0)                   0.000   142.857    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   144.278 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.459    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   137.822 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   139.416    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   139.507 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.561   141.068    clk_div_inst/CLK
    SLICE_X40Y59         FDCE                                         r  clk_div_inst/counter_r_reg[13]/C
                         clock pessimism             -0.364   140.704    
                         clock uncertainty           -0.117   140.587    
    SLICE_X40Y59         FDCE (Setup_fdce_C_D)        0.029   140.616    clk_div_inst/counter_r_reg[13]
  -------------------------------------------------------------------
                         required time                        140.616    
                         arrival time                          -1.474    
  -------------------------------------------------------------------
                         slack                                139.142    

Slack (MET) :             139.173ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            clk_div_inst/counter_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_clk_wiz_0 rise@142.857ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.977ns (55.357%)  route 1.594ns (44.643%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 141.067 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.127ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.739    -2.127    clk_div_inst/CLK
    SLICE_X40Y58         FDCE                                         r  clk_div_inst/counter_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456    -1.671 r  clk_div_inst/counter_r_reg[2]/Q
                         net (fo=2, routed)           0.732    -0.939    clk_div_inst/counter_r[2]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.265 r  clk_div_inst/counter_r0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.265    clk_div_inst/counter_r0_carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.151 r  clk_div_inst/counter_r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.151    clk_div_inst/counter_r0_carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.037 r  clk_div_inst/counter_r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.037    clk_div_inst/counter_r0_carry__1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.276 r  clk_div_inst/counter_r0_carry__2/O[3]
                         net (fo=1, routed)           0.862     1.138    clk_div_inst/data0[16]
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.306     1.444 r  clk_div_inst/counter_r[16]_i_1/O
                         net (fo=1, routed)           0.000     1.444    clk_div_inst/counter_r_0[16]
    SLICE_X40Y61         FDCE                                         r  clk_div_inst/counter_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    K17                                               0.000   142.857 r  i_clk (IN)
                         net (fo=0)                   0.000   142.857    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   144.278 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.459    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   137.822 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   139.416    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   139.507 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.560   141.067    clk_div_inst/CLK
    SLICE_X40Y61         FDCE                                         r  clk_div_inst/counter_r_reg[16]/C
                         clock pessimism             -0.364   140.703    
                         clock uncertainty           -0.117   140.586    
    SLICE_X40Y61         FDCE (Setup_fdce_C_D)        0.031   140.617    clk_div_inst/counter_r_reg[16]
  -------------------------------------------------------------------
                         required time                        140.617    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                139.173    

Slack (MET) :             139.190ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            clk_div_inst/counter_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_clk_wiz_0 rise@142.857ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 2.013ns (56.654%)  route 1.540ns (43.346%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 141.066 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.127ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.739    -2.127    clk_div_inst/CLK
    SLICE_X40Y58         FDCE                                         r  clk_div_inst/counter_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456    -1.671 r  clk_div_inst/counter_r_reg[2]/Q
                         net (fo=2, routed)           0.732    -0.939    clk_div_inst/counter_r[2]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.265 r  clk_div_inst/counter_r0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.265    clk_div_inst/counter_r0_carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.151 r  clk_div_inst/counter_r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.151    clk_div_inst/counter_r0_carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.037 r  clk_div_inst/counter_r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.037    clk_div_inst/counter_r0_carry__1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.077 r  clk_div_inst/counter_r0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.077    clk_div_inst/counter_r0_carry__2_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.316 r  clk_div_inst/counter_r0_carry__3/O[2]
                         net (fo=1, routed)           0.808     1.124    clk_div_inst/data0[19]
    SLICE_X40Y62         LUT6 (Prop_lut6_I5_O)        0.302     1.426 r  clk_div_inst/counter_r[19]_i_1/O
                         net (fo=1, routed)           0.000     1.426    clk_div_inst/counter_r_0[19]
    SLICE_X40Y62         FDCE                                         r  clk_div_inst/counter_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    K17                                               0.000   142.857 r  i_clk (IN)
                         net (fo=0)                   0.000   142.857    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   144.278 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.459    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   137.822 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   139.416    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   139.507 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.559   141.066    clk_div_inst/CLK
    SLICE_X40Y62         FDCE                                         r  clk_div_inst/counter_r_reg[19]/C
                         clock pessimism             -0.364   140.702    
                         clock uncertainty           -0.117   140.585    
    SLICE_X40Y62         FDCE (Setup_fdce_C_D)        0.031   140.616    clk_div_inst/counter_r_reg[19]
  -------------------------------------------------------------------
                         required time                        140.616    
                         arrival time                          -1.426    
  -------------------------------------------------------------------
                         slack                                139.190    

Slack (MET) :             139.213ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            clk_div_inst/counter_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_clk_wiz_0 rise@142.857ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.995ns (56.529%)  route 1.534ns (43.471%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 141.067 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.127ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.739    -2.127    clk_div_inst/CLK
    SLICE_X40Y58         FDCE                                         r  clk_div_inst/counter_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456    -1.671 r  clk_div_inst/counter_r_reg[2]/Q
                         net (fo=2, routed)           0.732    -0.939    clk_div_inst/counter_r[2]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.265 r  clk_div_inst/counter_r0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.265    clk_div_inst/counter_r0_carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.151 r  clk_div_inst/counter_r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.151    clk_div_inst/counter_r0_carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.037 r  clk_div_inst/counter_r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.037    clk_div_inst/counter_r0_carry__1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.297 r  clk_div_inst/counter_r0_carry__2/O[1]
                         net (fo=1, routed)           0.802     1.099    clk_div_inst/data0[14]
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.303     1.402 r  clk_div_inst/counter_r[14]_i_1/O
                         net (fo=1, routed)           0.000     1.402    clk_div_inst/counter_r_0[14]
    SLICE_X40Y61         FDCE                                         r  clk_div_inst/counter_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    K17                                               0.000   142.857 r  i_clk (IN)
                         net (fo=0)                   0.000   142.857    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   144.278 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.459    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   137.822 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   139.416    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   139.507 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.560   141.067    clk_div_inst/CLK
    SLICE_X40Y61         FDCE                                         r  clk_div_inst/counter_r_reg[14]/C
                         clock pessimism             -0.364   140.703    
                         clock uncertainty           -0.117   140.586    
    SLICE_X40Y61         FDCE (Setup_fdce_C_D)        0.029   140.615    clk_div_inst/counter_r_reg[14]
  -------------------------------------------------------------------
                         required time                        140.615    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                139.213    

Slack (MET) :             139.234ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            clk_div_inst/counter_r_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_clk_wiz_0 rise@142.857ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 2.091ns (59.562%)  route 1.420ns (40.438%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 141.066 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.127ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.739    -2.127    clk_div_inst/CLK
    SLICE_X40Y58         FDCE                                         r  clk_div_inst/counter_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456    -1.671 r  clk_div_inst/counter_r_reg[2]/Q
                         net (fo=2, routed)           0.732    -0.939    clk_div_inst/counter_r[2]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.265 r  clk_div_inst/counter_r0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.265    clk_div_inst/counter_r0_carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.151 r  clk_div_inst/counter_r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.151    clk_div_inst/counter_r0_carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.037 r  clk_div_inst/counter_r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.037    clk_div_inst/counter_r0_carry__1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.077 r  clk_div_inst/counter_r0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.077    clk_div_inst/counter_r0_carry__2_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.390 r  clk_div_inst/counter_r0_carry__3/O[3]
                         net (fo=1, routed)           0.687     1.077    clk_div_inst/data0[20]
    SLICE_X40Y62         LUT6 (Prop_lut6_I5_O)        0.306     1.383 r  clk_div_inst/counter_r[20]_i_1/O
                         net (fo=1, routed)           0.000     1.383    clk_div_inst/counter_r_0[20]
    SLICE_X40Y62         FDCE                                         r  clk_div_inst/counter_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    K17                                               0.000   142.857 r  i_clk (IN)
                         net (fo=0)                   0.000   142.857    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   144.278 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.459    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   137.822 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   139.416    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   139.507 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.559   141.066    clk_div_inst/CLK
    SLICE_X40Y62         FDCE                                         r  clk_div_inst/counter_r_reg[20]/C
                         clock pessimism             -0.364   140.702    
                         clock uncertainty           -0.117   140.585    
    SLICE_X40Y62         FDCE (Setup_fdce_C_D)        0.032   140.617    clk_div_inst/counter_r_reg[20]
  -------------------------------------------------------------------
                         required time                        140.617    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                139.234    

Slack (MET) :             139.321ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            clk_div_inst/counter_r_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_clk_wiz_0 rise@142.857ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 2.107ns (61.529%)  route 1.317ns (38.471%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 141.068 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.127ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.739    -2.127    clk_div_inst/CLK
    SLICE_X40Y58         FDCE                                         r  clk_div_inst/counter_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456    -1.671 r  clk_div_inst/counter_r_reg[2]/Q
                         net (fo=2, routed)           0.732    -0.939    clk_div_inst/counter_r[2]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.265 r  clk_div_inst/counter_r0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.265    clk_div_inst/counter_r0_carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.151 r  clk_div_inst/counter_r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.151    clk_div_inst/counter_r0_carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.037 r  clk_div_inst/counter_r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.037    clk_div_inst/counter_r0_carry__1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.077 r  clk_div_inst/counter_r0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.077    clk_div_inst/counter_r0_carry__2_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.191 r  clk_div_inst/counter_r0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.191    clk_div_inst/counter_r0_carry__3_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.413 r  clk_div_inst/counter_r0_carry__4/O[0]
                         net (fo=1, routed)           0.585     0.998    clk_div_inst/data0[21]
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.299     1.297 r  clk_div_inst/counter_r[21]_i_1/O
                         net (fo=1, routed)           0.000     1.297    clk_div_inst/counter_r_0[21]
    SLICE_X40Y59         FDCE                                         r  clk_div_inst/counter_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    K17                                               0.000   142.857 r  i_clk (IN)
                         net (fo=0)                   0.000   142.857    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   144.278 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.459    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   137.822 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   139.416    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   139.507 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.561   141.068    clk_div_inst/CLK
    SLICE_X40Y59         FDCE                                         r  clk_div_inst/counter_r_reg[21]/C
                         clock pessimism             -0.364   140.704    
                         clock uncertainty           -0.117   140.587    
    SLICE_X40Y59         FDCE (Setup_fdce_C_D)        0.031   140.618    clk_div_inst/counter_r_reg[21]
  -------------------------------------------------------------------
                         required time                        140.618    
                         arrival time                          -1.297    
  -------------------------------------------------------------------
                         slack                                139.321    

Slack (MET) :             139.328ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            clk_div_inst/counter_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_clk_wiz_0 rise@142.857ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 1.881ns (55.035%)  route 1.537ns (44.965%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 141.068 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.127ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.739    -2.127    clk_div_inst/CLK
    SLICE_X40Y58         FDCE                                         r  clk_div_inst/counter_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456    -1.671 r  clk_div_inst/counter_r_reg[2]/Q
                         net (fo=2, routed)           0.732    -0.939    clk_div_inst/counter_r[2]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.265 r  clk_div_inst/counter_r0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.265    clk_div_inst/counter_r0_carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.151 r  clk_div_inst/counter_r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.151    clk_div_inst/counter_r0_carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.183 r  clk_div_inst/counter_r0_carry__1/O[1]
                         net (fo=1, routed)           0.805     0.988    clk_div_inst/data0[10]
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.303     1.291 r  clk_div_inst/counter_r[10]_i_1/O
                         net (fo=1, routed)           0.000     1.291    clk_div_inst/counter_r_0[10]
    SLICE_X40Y60         FDCE                                         r  clk_div_inst/counter_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    K17                                               0.000   142.857 r  i_clk (IN)
                         net (fo=0)                   0.000   142.857    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   144.278 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.459    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   137.822 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   139.416    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   139.507 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.561   141.068    clk_div_inst/CLK
    SLICE_X40Y60         FDCE                                         r  clk_div_inst/counter_r_reg[10]/C
                         clock pessimism             -0.364   140.704    
                         clock uncertainty           -0.117   140.587    
    SLICE_X40Y60         FDCE (Setup_fdce_C_D)        0.031   140.618    clk_div_inst/counter_r_reg[10]
  -------------------------------------------------------------------
                         required time                        140.618    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                139.328    

Slack (MET) :             139.377ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            clk_div_inst/counter_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_clk_wiz_0 rise@142.857ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.704ns (20.879%)  route 2.668ns (79.121%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 141.068 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.129ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.737    -2.129    clk_div_inst/CLK
    SLICE_X40Y61         FDCE                                         r  clk_div_inst/counter_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDCE (Prop_fdce_C_Q)         0.456    -1.673 f  clk_div_inst/counter_r_reg[14]/Q
                         net (fo=2, routed)           0.816    -0.857    clk_div_inst/counter_r[14]
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124    -0.733 r  clk_div_inst/counter_r[21]_i_5/O
                         net (fo=22, routed)          1.852     1.119    clk_div_inst/counter_r[21]_i_5_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I2_O)        0.124     1.243 r  clk_div_inst/counter_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.243    clk_div_inst/counter_r_0[6]
    SLICE_X40Y59         FDCE                                         r  clk_div_inst/counter_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    K17                                               0.000   142.857 r  i_clk (IN)
                         net (fo=0)                   0.000   142.857    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   144.278 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.459    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   137.822 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   139.416    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   139.507 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.561   141.068    clk_div_inst/CLK
    SLICE_X40Y59         FDCE                                         r  clk_div_inst/counter_r_reg[6]/C
                         clock pessimism             -0.364   140.704    
                         clock uncertainty           -0.117   140.587    
    SLICE_X40Y59         FDCE (Setup_fdce_C_D)        0.032   140.619    clk_div_inst/counter_r_reg[6]
  -------------------------------------------------------------------
                         required time                        140.619    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                139.377    

Slack (MET) :             139.402ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            clk_div_inst/counter_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.857ns  (clk_out1_clk_wiz_0 rise@142.857ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 1.765ns (53.413%)  route 1.539ns (46.587%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 141.067 - 142.857 ) 
    Source Clock Delay      (SCD):    -2.127ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.739    -2.127    clk_div_inst/CLK
    SLICE_X40Y58         FDCE                                         r  clk_div_inst/counter_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDCE (Prop_fdce_C_Q)         0.456    -1.671 r  clk_div_inst/counter_r_reg[2]/Q
                         net (fo=2, routed)           0.732    -0.939    clk_div_inst/counter_r[2]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.265 r  clk_div_inst/counter_r0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.265    clk_div_inst/counter_r0_carry_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.151 r  clk_div_inst/counter_r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.151    clk_div_inst/counter_r0_carry__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.071 r  clk_div_inst/counter_r0_carry__1/O[0]
                         net (fo=1, routed)           0.807     0.878    clk_div_inst/data0[9]
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.299     1.177 r  clk_div_inst/counter_r[9]_i_1/O
                         net (fo=1, routed)           0.000     1.177    clk_div_inst/counter_r_0[9]
    SLICE_X39Y60         FDCE                                         r  clk_div_inst/counter_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    142.857   142.857 r  
    K17                                               0.000   142.857 r  i_clk (IN)
                         net (fo=0)                   0.000   142.857    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   144.278 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   145.459    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   137.822 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   139.416    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   139.507 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.560   141.067    clk_div_inst/CLK
    SLICE_X39Y60         FDCE                                         r  clk_div_inst/counter_r_reg[9]/C
                         clock pessimism             -0.402   140.665    
                         clock uncertainty           -0.117   140.548    
    SLICE_X39Y60         FDCE (Setup_fdce_C_D)        0.031   140.579    clk_div_inst/counter_r_reg[9]
  -------------------------------------------------------------------
                         required time                        140.579    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                139.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 clk_div_inst/o_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            clk_div_inst/o_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.585    -0.423    clk_div_inst/CLK
    SLICE_X39Y58         FDCE                                         r  clk_div_inst/o_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.282 r  clk_div_inst/o_clk_reg/Q
                         net (fo=5, routed)           0.231    -0.051    clk_div_inst/clk
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.045    -0.006 r  clk_div_inst/o_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.006    clk_div_inst/o_clk_i_1_n_0
    SLICE_X39Y58         FDCE                                         r  clk_div_inst/o_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.855    -0.187    clk_div_inst/CLK
    SLICE_X39Y58         FDCE                                         r  clk_div_inst/o_clk_reg/C
                         clock pessimism             -0.237    -0.423    
    SLICE_X39Y58         FDCE (Hold_fdce_C_D)         0.092    -0.331    clk_div_inst/o_clk_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            clk_div_inst/counter_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.584    -0.424    clk_div_inst/CLK
    SLICE_X39Y60         FDCE                                         r  clk_div_inst/counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.283 f  clk_div_inst/counter_r_reg[0]/Q
                         net (fo=3, routed)           0.232    -0.051    clk_div_inst/counter_r[0]
    SLICE_X39Y60         LUT1 (Prop_lut1_I0_O)        0.045    -0.006 r  clk_div_inst/counter_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.006    clk_div_inst/counter_r_0[0]
    SLICE_X39Y60         FDCE                                         r  clk_div_inst/counter_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.854    -0.188    clk_div_inst/CLK
    SLICE_X39Y60         FDCE                                         r  clk_div_inst/counter_r_reg[0]/C
                         clock pessimism             -0.237    -0.424    
    SLICE_X39Y60         FDCE (Hold_fdce_C_D)         0.092    -0.332    clk_div_inst/counter_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_r_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            clk_div_inst/counter_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.231ns (51.244%)  route 0.220ns (48.756%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.421    clk_div_inst/CLK
    SLICE_X40Y59         FDCE                                         r  clk_div_inst/counter_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.280 f  clk_div_inst/counter_r_reg[21]/Q
                         net (fo=2, routed)           0.126    -0.154    clk_div_inst/counter_r[21]
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.045    -0.109 r  clk_div_inst/counter_r[21]_i_3/O
                         net (fo=22, routed)          0.094    -0.016    clk_div_inst/counter_r[21]_i_3_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.029 r  clk_div_inst/counter_r[10]_i_1/O
                         net (fo=1, routed)           0.000     0.029    clk_div_inst/counter_r_0[10]
    SLICE_X40Y60         FDCE                                         r  clk_div_inst/counter_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.186    clk_div_inst/CLK
    SLICE_X40Y60         FDCE                                         r  clk_div_inst/counter_r_reg[10]/C
                         clock pessimism             -0.221    -0.406    
    SLICE_X40Y60         FDCE (Hold_fdce_C_D)         0.092    -0.314    clk_div_inst/counter_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_r_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            clk_div_inst/counter_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.231ns (51.130%)  route 0.221ns (48.870%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587    -0.421    clk_div_inst/CLK
    SLICE_X40Y59         FDCE                                         r  clk_div_inst/counter_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.280 f  clk_div_inst/counter_r_reg[21]/Q
                         net (fo=2, routed)           0.126    -0.154    clk_div_inst/counter_r[21]
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.045    -0.109 r  clk_div_inst/counter_r[21]_i_3/O
                         net (fo=22, routed)          0.095    -0.015    clk_div_inst/counter_r[21]_i_3_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.030 r  clk_div_inst/counter_r[11]_i_1/O
                         net (fo=1, routed)           0.000     0.030    clk_div_inst/counter_r_0[11]
    SLICE_X40Y60         FDCE                                         r  clk_div_inst/counter_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.186    clk_div_inst/CLK
    SLICE_X40Y60         FDCE                                         r  clk_div_inst/counter_r_reg[11]/C
                         clock pessimism             -0.221    -0.406    
    SLICE_X40Y60         FDCE (Hold_fdce_C_D)         0.091    -0.315    clk_div_inst/counter_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            clk_div_inst/counter_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.231ns (48.029%)  route 0.250ns (51.971%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.584    -0.424    clk_div_inst/CLK
    SLICE_X39Y60         FDCE                                         r  clk_div_inst/counter_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.283 f  clk_div_inst/counter_r_reg[9]/Q
                         net (fo=2, routed)           0.151    -0.132    clk_div_inst/counter_r[9]
    SLICE_X39Y59         LUT4 (Prop_lut4_I2_O)        0.045    -0.087 r  clk_div_inst/counter_r[21]_i_6/O
                         net (fo=22, routed)          0.099     0.012    clk_div_inst/counter_r[21]_i_6_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I3_O)        0.045     0.057 r  clk_div_inst/counter_r[8]_i_1/O
                         net (fo=1, routed)           0.000     0.057    clk_div_inst/counter_r_0[8]
    SLICE_X39Y59         FDCE                                         r  clk_div_inst/counter_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.855    -0.187    clk_div_inst/CLK
    SLICE_X39Y59         FDCE                                         r  clk_div_inst/counter_r_reg[8]/C
                         clock pessimism             -0.221    -0.407    
    SLICE_X39Y59         FDCE (Hold_fdce_C_D)         0.092    -0.315    clk_div_inst/counter_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            clk_div_inst/counter_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.231ns (47.929%)  route 0.251ns (52.071%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.584    -0.424    clk_div_inst/CLK
    SLICE_X39Y60         FDCE                                         r  clk_div_inst/counter_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.283 f  clk_div_inst/counter_r_reg[9]/Q
                         net (fo=2, routed)           0.151    -0.132    clk_div_inst/counter_r[9]
    SLICE_X39Y59         LUT4 (Prop_lut4_I2_O)        0.045    -0.087 r  clk_div_inst/counter_r[21]_i_6/O
                         net (fo=22, routed)          0.100     0.013    clk_div_inst/counter_r[21]_i_6_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I3_O)        0.045     0.058 r  clk_div_inst/counter_r[7]_i_1/O
                         net (fo=1, routed)           0.000     0.058    clk_div_inst/counter_r_0[7]
    SLICE_X39Y59         FDCE                                         r  clk_div_inst/counter_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.855    -0.187    clk_div_inst/CLK
    SLICE_X39Y59         FDCE                                         r  clk_div_inst/counter_r_reg[7]/C
                         clock pessimism             -0.221    -0.407    
    SLICE_X39Y59         FDCE (Hold_fdce_C_D)         0.091    -0.316    clk_div_inst/counter_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            clk_div_inst/counter_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.231ns (45.688%)  route 0.275ns (54.312%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.584    -0.424    clk_div_inst/CLK
    SLICE_X39Y60         FDCE                                         r  clk_div_inst/counter_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.283 r  clk_div_inst/counter_r_reg[12]/Q
                         net (fo=2, routed)           0.130    -0.153    clk_div_inst/counter_r[12]
    SLICE_X40Y60         LUT4 (Prop_lut4_I3_O)        0.045    -0.108 r  clk_div_inst/counter_r[21]_i_4/O
                         net (fo=22, routed)          0.144     0.036    clk_div_inst/counter_r[21]_i_4_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.045     0.081 r  clk_div_inst/counter_r[15]_i_1/O
                         net (fo=1, routed)           0.000     0.081    clk_div_inst/counter_r_0[15]
    SLICE_X40Y61         FDCE                                         r  clk_div_inst/counter_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.186    clk_div_inst/CLK
    SLICE_X40Y61         FDCE                                         r  clk_div_inst/counter_r_reg[15]/C
                         clock pessimism             -0.201    -0.386    
    SLICE_X40Y61         FDCE (Hold_fdce_C_D)         0.092    -0.294    clk_div_inst/counter_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            clk_div_inst/counter_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.598%)  route 0.276ns (54.402%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.584    -0.424    clk_div_inst/CLK
    SLICE_X39Y60         FDCE                                         r  clk_div_inst/counter_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.283 r  clk_div_inst/counter_r_reg[12]/Q
                         net (fo=2, routed)           0.130    -0.153    clk_div_inst/counter_r[12]
    SLICE_X40Y60         LUT4 (Prop_lut4_I3_O)        0.045    -0.108 r  clk_div_inst/counter_r[21]_i_4/O
                         net (fo=22, routed)          0.145     0.037    clk_div_inst/counter_r[21]_i_4_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.045     0.082 r  clk_div_inst/counter_r[14]_i_1/O
                         net (fo=1, routed)           0.000     0.082    clk_div_inst/counter_r_0[14]
    SLICE_X40Y61         FDCE                                         r  clk_div_inst/counter_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.186    clk_div_inst/CLK
    SLICE_X40Y61         FDCE                                         r  clk_div_inst/counter_r_reg[14]/C
                         clock pessimism             -0.201    -0.386    
    SLICE_X40Y61         FDCE (Hold_fdce_C_D)         0.091    -0.295    clk_div_inst/counter_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            clk_div_inst/counter_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.231ns (44.623%)  route 0.287ns (55.377%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.585    -0.423    clk_div_inst/CLK
    SLICE_X39Y58         FDCE                                         r  clk_div_inst/counter_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.282 f  clk_div_inst/counter_r_reg[4]/Q
                         net (fo=2, routed)           0.130    -0.152    clk_div_inst/counter_r[4]
    SLICE_X40Y58         LUT4 (Prop_lut4_I2_O)        0.045    -0.107 r  clk_div_inst/counter_r[21]_i_7/O
                         net (fo=22, routed)          0.156     0.049    clk_div_inst/counter_r[21]_i_7_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.094 r  clk_div_inst/counter_r[3]_i_1/O
                         net (fo=1, routed)           0.000     0.094    clk_div_inst/counter_r_0[3]
    SLICE_X40Y58         FDCE                                         r  clk_div_inst/counter_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.857    -0.185    clk_div_inst/CLK
    SLICE_X40Y58         FDCE                                         r  clk_div_inst/counter_r_reg[3]/C
                         clock pessimism             -0.201    -0.385    
    SLICE_X40Y58         FDCE (Hold_fdce_C_D)         0.092    -0.293    clk_div_inst/counter_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_r_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Destination:            clk_div_inst/counter_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.231ns (45.705%)  route 0.274ns (54.295%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.585    -0.423    clk_div_inst/CLK
    SLICE_X40Y62         FDCE                                         r  clk_div_inst/counter_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.282 r  clk_div_inst/counter_r_reg[17]/Q
                         net (fo=2, routed)           0.130    -0.152    clk_div_inst/counter_r[17]
    SLICE_X40Y61         LUT4 (Prop_lut4_I3_O)        0.045    -0.107 r  clk_div_inst/counter_r[21]_i_5/O
                         net (fo=22, routed)          0.144     0.037    clk_div_inst/counter_r[21]_i_5_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.045     0.082 r  clk_div_inst/counter_r[16]_i_1/O
                         net (fo=1, routed)           0.000     0.082    clk_div_inst/counter_r_0[16]
    SLICE_X40Y61         FDCE                                         r  clk_div_inst/counter_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.186    clk_div_inst/CLK
    SLICE_X40Y61         FDCE                                         r  clk_div_inst/counter_r_reg[16]/C
                         clock pessimism             -0.221    -0.406    
    SLICE_X40Y61         FDCE (Hold_fdce_C_D)         0.092    -0.314    clk_div_inst/counter_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.396    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 71.429 }
Period(ns):         142.857
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         142.857     140.702    BUFGCTRL_X0Y16  instance_name/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         142.857     141.608    PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         142.857     141.857    SLICE_X39Y60    clk_div_inst/counter_r_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         142.857     141.857    SLICE_X40Y60    clk_div_inst/counter_r_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         142.857     141.857    SLICE_X40Y60    clk_div_inst/counter_r_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         142.857     141.857    SLICE_X39Y60    clk_div_inst/counter_r_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         142.857     141.857    SLICE_X40Y59    clk_div_inst/counter_r_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         142.857     141.857    SLICE_X40Y61    clk_div_inst/counter_r_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         142.857     141.857    SLICE_X40Y61    clk_div_inst/counter_r_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         142.857     141.857    SLICE_X40Y61    clk_div_inst/counter_r_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       142.857     17.143     PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X39Y60    clk_div_inst/counter_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X39Y60    clk_div_inst/counter_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X40Y60    clk_div_inst/counter_r_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X40Y60    clk_div_inst/counter_r_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X40Y60    clk_div_inst/counter_r_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X40Y60    clk_div_inst/counter_r_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X39Y60    clk_div_inst/counter_r_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X39Y60    clk_div_inst/counter_r_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X40Y59    clk_div_inst/counter_r_reg[13]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X40Y59    clk_div_inst/counter_r_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X39Y60    clk_div_inst/counter_r_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X39Y60    clk_div_inst/counter_r_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X40Y60    clk_div_inst/counter_r_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X40Y60    clk_div_inst/counter_r_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X40Y60    clk_div_inst/counter_r_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X40Y60    clk_div_inst/counter_r_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X39Y60    clk_div_inst/counter_r_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X39Y60    clk_div_inst/counter_r_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X40Y59    clk_div_inst/counter_r_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         71.429      70.929     SLICE_X40Y59    clk_div_inst/counter_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  instance_name/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_inst/o_counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_counter[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.007ns  (logic 4.101ns (58.525%)  route 2.906ns (41.475%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE                         0.000     0.000 r  counter_inst/o_counter_reg[3]/C
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter_inst/o_counter_reg[3]/Q
                         net (fo=2, routed)           2.906     3.325    o_counter_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.682     7.007 r  o_counter_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.007    o_counter[3]
    D18                                                               r  o_counter[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/o_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_counter[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.871ns  (logic 3.941ns (57.361%)  route 2.930ns (42.639%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE                         0.000     0.000 r  counter_inst/o_counter_reg[2]/C
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_inst/o_counter_reg[2]/Q
                         net (fo=3, routed)           2.930     3.386    o_counter_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485     6.871 r  o_counter_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.871    o_counter[2]
    G14                                                               r  o_counter[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/o_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_counter[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.056ns  (logic 4.133ns (68.243%)  route 1.923ns (31.757%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE                         0.000     0.000 r  counter_inst/o_counter_reg[1]/C
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter_inst/o_counter_reg[1]/Q
                         net (fo=4, routed)           1.923     2.342    o_counter_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.714     6.056 r  o_counter_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.056    o_counter[1]
    M15                                                               r  o_counter[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/o_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_counter[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.722ns  (logic 3.987ns (69.687%)  route 1.734ns (30.313%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE                         0.000     0.000 r  counter_inst/o_counter_reg[0]/C
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_inst/o_counter_reg[0]/Q
                         net (fo=5, routed)           1.734     2.190    o_counter_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     5.722 r  o_counter_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.722    o_counter[0]
    M14                                                               r  o_counter[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_up_down
                            (input port)
  Destination:            counter_inst/o_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.303ns  (logic 1.603ns (37.248%)  route 2.700ns (62.752%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  i_up_down (IN)
                         net (fo=0)                   0.000     0.000    i_up_down
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_up_down_IBUF_inst/O
                         net (fo=3, routed)           2.700     4.151    counter_inst/i_up_down_IBUF
    SLICE_X43Y58         LUT3 (Prop_lut3_I1_O)        0.152     4.303 r  counter_inst/o_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.303    counter_inst/o_counter[1]_i_1_n_0
    SLICE_X43Y58         FDCE                                         r  counter_inst/o_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_up_down
                            (input port)
  Destination:            counter_inst/o_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.256ns  (logic 1.601ns (37.608%)  route 2.656ns (62.392%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  i_up_down (IN)
                         net (fo=0)                   0.000     0.000    i_up_down
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_up_down_IBUF_inst/O
                         net (fo=3, routed)           2.656     4.106    counter_inst/i_up_down_IBUF
    SLICE_X43Y58         LUT5 (Prop_lut5_I0_O)        0.150     4.256 r  counter_inst/o_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     4.256    counter_inst/o_counter[3]_i_1_n_0
    SLICE_X43Y58         FDCE                                         r  counter_inst/o_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_up_down
                            (input port)
  Destination:            counter_inst/o_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.230ns  (logic 1.575ns (37.224%)  route 2.656ns (62.776%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  i_up_down (IN)
                         net (fo=0)                   0.000     0.000    i_up_down
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_up_down_IBUF_inst/O
                         net (fo=3, routed)           2.656     4.106    counter_inst/i_up_down_IBUF
    SLICE_X43Y58         LUT4 (Prop_lut4_I1_O)        0.124     4.230 r  counter_inst/o_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.230    counter_inst/o_counter[2]_i_1_n_0
    SLICE_X43Y58         FDCE                                         r  counter_inst/o_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            counter_inst/o_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.041ns  (logic 1.576ns (39.009%)  route 2.465ns (60.991%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.014     2.467    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.591 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          1.450     4.041    counter_inst/o_counter_reg[3]_0
    SLICE_X43Y58         FDCE                                         f  counter_inst/o_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            counter_inst/o_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.041ns  (logic 1.576ns (39.009%)  route 2.465ns (60.991%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.014     2.467    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.591 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          1.450     4.041    counter_inst/o_counter_reg[3]_0
    SLICE_X43Y58         FDCE                                         f  counter_inst/o_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            counter_inst/o_counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.041ns  (logic 1.576ns (39.009%)  route 2.465ns (60.991%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.014     2.467    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.591 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          1.450     4.041    counter_inst/o_counter_reg[3]_0
    SLICE_X43Y58         FDCE                                         f  counter_inst/o_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_inst/o_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/o_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.183ns (50.196%)  route 0.182ns (49.804%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE                         0.000     0.000 r  counter_inst/o_counter_reg[0]/C
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_inst/o_counter_reg[0]/Q
                         net (fo=5, routed)           0.182     0.323    counter_inst/out[0]
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.042     0.365 r  counter_inst/o_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    counter_inst/o_counter[1]_i_1_n_0
    SLICE_X43Y58         FDCE                                         r  counter_inst/o_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/o_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/o_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.602%)  route 0.182ns (49.398%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE                         0.000     0.000 r  counter_inst/o_counter_reg[0]/C
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_inst/o_counter_reg[0]/Q
                         net (fo=5, routed)           0.182     0.323    counter_inst/out[0]
    SLICE_X43Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.368 r  counter_inst/o_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.368    counter_inst/o_counter[0]_i_1_n_0
    SLICE_X43Y58         FDCE                                         r  counter_inst/o_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/o_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/o_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.184ns (50.058%)  route 0.184ns (49.942%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE                         0.000     0.000 r  counter_inst/o_counter_reg[0]/C
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_inst/o_counter_reg[0]/Q
                         net (fo=5, routed)           0.184     0.325    counter_inst/out[0]
    SLICE_X43Y58         LUT5 (Prop_lut5_I1_O)        0.043     0.368 r  counter_inst/o_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.368    counter_inst/o_counter[3]_i_1_n_0
    SLICE_X43Y58         FDCE                                         r  counter_inst/o_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/o_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/o_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.328%)  route 0.184ns (49.672%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE                         0.000     0.000 r  counter_inst/o_counter_reg[0]/C
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_inst/o_counter_reg[0]/Q
                         net (fo=5, routed)           0.184     0.325    counter_inst/out[0]
    SLICE_X43Y58         LUT4 (Prop_lut4_I0_O)        0.045     0.370 r  counter_inst/o_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.370    counter_inst/o_counter[2]_i_1_n_0
    SLICE_X43Y58         FDCE                                         r  counter_inst/o_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            counter_inst/o_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.206ns  (logic 0.265ns (22.011%)  route 0.941ns (77.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.388     0.609    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.654 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          0.552     1.206    counter_inst/o_counter_reg[3]_0
    SLICE_X43Y58         FDCE                                         f  counter_inst/o_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            counter_inst/o_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.206ns  (logic 0.265ns (22.011%)  route 0.941ns (77.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.388     0.609    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.654 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          0.552     1.206    counter_inst/o_counter_reg[3]_0
    SLICE_X43Y58         FDCE                                         f  counter_inst/o_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            counter_inst/o_counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.206ns  (logic 0.265ns (22.011%)  route 0.941ns (77.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.388     0.609    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.654 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          0.552     1.206    counter_inst/o_counter_reg[3]_0
    SLICE_X43Y58         FDCE                                         f  counter_inst/o_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            counter_inst/o_counter_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.206ns  (logic 0.265ns (22.011%)  route 0.941ns (77.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.388     0.609    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.654 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          0.552     1.206    counter_inst/o_counter_reg[3]_0
    SLICE_X43Y58         FDCE                                         f  counter_inst/o_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/o_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_counter[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.373ns (78.486%)  route 0.376ns (21.514%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE                         0.000     0.000 r  counter_inst/o_counter_reg[0]/C
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_inst/o_counter_reg[0]/Q
                         net (fo=5, routed)           0.376     0.517    o_counter_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     1.749 r  o_counter_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.749    o_counter[0]
    M14                                                               r  o_counter[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/o_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_counter[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.422ns (76.518%)  route 0.436ns (23.482%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE                         0.000     0.000 r  counter_inst/o_counter_reg[1]/C
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  counter_inst/o_counter_reg[1]/Q
                         net (fo=4, routed)           0.436     0.564    o_counter_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.294     1.858 r  o_counter_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.858    o_counter[1]
    M15                                                               r  o_counter[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.387ns  (logic 0.029ns (2.091%)  route 1.358ns (97.909%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  i_clk (IN)
                         net (fo=0)                   0.000     4.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.928    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.543     2.385 f  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     2.929    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.958 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.814     3.772    instance_name/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.181ns  (logic 0.091ns (2.861%)  route 3.090ns (97.139%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.637    -5.035 r  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.594    -3.441    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.496    -1.854    instance_name/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            clk_div_inst/counter_r_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.863ns  (logic 1.576ns (40.802%)  route 2.287ns (59.198%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.014     2.467    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.591 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          1.273     3.863    clk_div_inst/i_rst_n
    SLICE_X40Y59         FDCE                                         f  clk_div_inst/counter_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.561    -1.789    clk_div_inst/CLK
    SLICE_X40Y59         FDCE                                         r  clk_div_inst/counter_r_reg[13]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            clk_div_inst/counter_r_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.863ns  (logic 1.576ns (40.802%)  route 2.287ns (59.198%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.014     2.467    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.591 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          1.273     3.863    clk_div_inst/i_rst_n
    SLICE_X40Y59         FDCE                                         f  clk_div_inst/counter_r_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.561    -1.789    clk_div_inst/CLK
    SLICE_X40Y59         FDCE                                         r  clk_div_inst/counter_r_reg[21]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            clk_div_inst/counter_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.863ns  (logic 1.576ns (40.802%)  route 2.287ns (59.198%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.014     2.467    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.591 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          1.273     3.863    clk_div_inst/i_rst_n
    SLICE_X40Y59         FDCE                                         f  clk_div_inst/counter_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.561    -1.789    clk_div_inst/CLK
    SLICE_X40Y59         FDCE                                         r  clk_div_inst/counter_r_reg[5]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            clk_div_inst/counter_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.863ns  (logic 1.576ns (40.802%)  route 2.287ns (59.198%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.014     2.467    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.591 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          1.273     3.863    clk_div_inst/i_rst_n
    SLICE_X40Y59         FDCE                                         f  clk_div_inst/counter_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.561    -1.789    clk_div_inst/CLK
    SLICE_X40Y59         FDCE                                         r  clk_div_inst/counter_r_reg[6]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            clk_div_inst/counter_r_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.842ns  (logic 1.576ns (41.034%)  route 2.265ns (58.966%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.014     2.467    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.591 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          1.251     3.842    clk_div_inst/i_rst_n
    SLICE_X40Y62         FDCE                                         f  clk_div_inst/counter_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.559    -1.791    clk_div_inst/CLK
    SLICE_X40Y62         FDCE                                         r  clk_div_inst/counter_r_reg[17]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            clk_div_inst/counter_r_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.842ns  (logic 1.576ns (41.034%)  route 2.265ns (58.966%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.014     2.467    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.591 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          1.251     3.842    clk_div_inst/i_rst_n
    SLICE_X40Y62         FDCE                                         f  clk_div_inst/counter_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.559    -1.791    clk_div_inst/CLK
    SLICE_X40Y62         FDCE                                         r  clk_div_inst/counter_r_reg[18]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            clk_div_inst/counter_r_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.842ns  (logic 1.576ns (41.034%)  route 2.265ns (58.966%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.014     2.467    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.591 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          1.251     3.842    clk_div_inst/i_rst_n
    SLICE_X40Y62         FDCE                                         f  clk_div_inst/counter_r_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.559    -1.791    clk_div_inst/CLK
    SLICE_X40Y62         FDCE                                         r  clk_div_inst/counter_r_reg[19]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            clk_div_inst/counter_r_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.842ns  (logic 1.576ns (41.034%)  route 2.265ns (58.966%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.014     2.467    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.591 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          1.251     3.842    clk_div_inst/i_rst_n
    SLICE_X40Y62         FDCE                                         f  clk_div_inst/counter_r_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.559    -1.791    clk_div_inst/CLK
    SLICE_X40Y62         FDCE                                         r  clk_div_inst/counter_r_reg[20]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            clk_div_inst/counter_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.725ns  (logic 1.576ns (42.318%)  route 2.149ns (57.682%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.014     2.467    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.591 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          1.134     3.725    clk_div_inst/i_rst_n
    SLICE_X40Y58         FDCE                                         f  clk_div_inst/counter_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.562    -1.788    clk_div_inst/CLK
    SLICE_X40Y58         FDCE                                         r  clk_div_inst/counter_r_reg[1]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            clk_div_inst/counter_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.725ns  (logic 1.576ns (42.318%)  route 2.149ns (57.682%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.014     2.467    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.591 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          1.134     3.725    clk_div_inst/i_rst_n
    SLICE_X40Y58         FDCE                                         f  clk_div_inst/counter_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          1.562    -1.788    clk_div_inst/CLK
    SLICE_X40Y58         FDCE                                         r  clk_div_inst/counter_r_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            clk_div_inst/counter_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.265ns (29.679%)  route 0.629ns (70.321%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.388     0.609    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.654 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          0.241     0.895    clk_div_inst/i_rst_n
    SLICE_X39Y60         FDCE                                         f  clk_div_inst/counter_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.854    -0.188    clk_div_inst/CLK
    SLICE_X39Y60         FDCE                                         r  clk_div_inst/counter_r_reg[0]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            clk_div_inst/counter_r_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.265ns (29.679%)  route 0.629ns (70.321%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.388     0.609    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.654 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          0.241     0.895    clk_div_inst/i_rst_n
    SLICE_X39Y60         FDCE                                         f  clk_div_inst/counter_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.854    -0.188    clk_div_inst/CLK
    SLICE_X39Y60         FDCE                                         r  clk_div_inst/counter_r_reg[12]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            clk_div_inst/counter_r_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.265ns (29.679%)  route 0.629ns (70.321%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.388     0.609    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.654 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          0.241     0.895    clk_div_inst/i_rst_n
    SLICE_X39Y60         FDCE                                         f  clk_div_inst/counter_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.854    -0.188    clk_div_inst/CLK
    SLICE_X39Y60         FDCE                                         r  clk_div_inst/counter_r_reg[9]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            clk_div_inst/counter_r_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.265ns (26.026%)  route 0.755ns (73.974%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.388     0.609    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.654 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          0.366     1.020    clk_div_inst/i_rst_n
    SLICE_X40Y60         FDCE                                         f  clk_div_inst/counter_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.186    clk_div_inst/CLK
    SLICE_X40Y60         FDCE                                         r  clk_div_inst/counter_r_reg[10]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            clk_div_inst/counter_r_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.265ns (26.026%)  route 0.755ns (73.974%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.388     0.609    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.654 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          0.366     1.020    clk_div_inst/i_rst_n
    SLICE_X40Y60         FDCE                                         f  clk_div_inst/counter_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.186    clk_div_inst/CLK
    SLICE_X40Y60         FDCE                                         r  clk_div_inst/counter_r_reg[11]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            clk_div_inst/counter_r_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.265ns (25.871%)  route 0.761ns (74.129%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.388     0.609    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.654 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          0.372     1.026    clk_div_inst/i_rst_n
    SLICE_X39Y59         FDCE                                         f  clk_div_inst/counter_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.855    -0.187    clk_div_inst/CLK
    SLICE_X39Y59         FDCE                                         r  clk_div_inst/counter_r_reg[7]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            clk_div_inst/counter_r_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.265ns (25.871%)  route 0.761ns (74.129%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.388     0.609    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.654 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          0.372     1.026    clk_div_inst/i_rst_n
    SLICE_X39Y59         FDCE                                         f  clk_div_inst/counter_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.855    -0.187    clk_div_inst/CLK
    SLICE_X39Y59         FDCE                                         r  clk_div_inst/counter_r_reg[8]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            clk_div_inst/counter_r_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.265ns (25.745%)  route 0.766ns (74.254%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.388     0.609    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.654 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          0.377     1.031    clk_div_inst/i_rst_n
    SLICE_X39Y58         FDCE                                         f  clk_div_inst/counter_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.855    -0.187    clk_div_inst/CLK
    SLICE_X39Y58         FDCE                                         r  clk_div_inst/counter_r_reg[4]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            clk_div_inst/o_clk_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.265ns (25.745%)  route 0.766ns (74.254%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.388     0.609    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.654 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          0.377     1.031    clk_div_inst/i_rst_n
    SLICE_X39Y58         FDCE                                         f  clk_div_inst/o_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.855    -0.187    clk_div_inst/CLK
    SLICE_X39Y58         FDCE                                         r  clk_div_inst/o_clk_reg/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            clk_div_inst/counter_r_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@71.429ns period=142.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.265ns (24.506%)  route 0.818ns (75.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           0.388     0.609    clk_div_inst/resetn
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.654 f  clk_div_inst/counter_r[21]_i_2/O
                         net (fo=27, routed)          0.430     1.083    clk_div_inst/i_rst_n
    SLICE_X40Y61         FDCE                                         f  clk_div_inst/counter_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  instance_name/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856    -0.186    clk_div_inst/CLK
    SLICE_X40Y61         FDCE                                         r  clk_div_inst/counter_r_reg[14]/C





