//****************************************Copyright (c)***********************************//
//Ô­ï¿½Ó¸ï¿½ï¿½ï¿½ï¿½ß½ï¿½Ñ§Æ½Ì¨ï¿½ï¿½www.yuanzige.com
//ï¿½ï¿½ï¿½ï¿½Ö§ï¿½Ö£ï¿½www.openedv.com
//ï¿½Ô±ï¿½ï¿½ï¿½ï¿½Ì£ï¿½http://openedv.taobao.com 
//ï¿½ï¿½×¢Î¢ï¿½Å¹ï¿½ï¿½ï¿½Æ½Ì¨Î¢ï¿½ÅºÅ£ï¿½"ï¿½ï¿½ï¿½ï¿½Ô­ï¿½ï¿½"ï¿½ï¿½ï¿½ï¿½Ñ»ï¿½È¡ZYNQ & FPGA & STM32 & LINUXï¿½ï¿½ï¿½Ï¡ï¿½
//ï¿½ï¿½È¨ï¿½ï¿½ï¿½Ð£ï¿½ï¿½ï¿½ï¿½ï¿½Ø¾ï¿½ï¿½ï¿//Copyright(C) ï¿½ï¿½ï¿½ï¿½Ô­ï¿½ï¿½ 2018-2028
//All rights reserved                                  
//----------------------------------------------------------------------------------------
// File name:           eth_top
// Last modified Date:  2020/2/18 9:20:14
// Last Version:        V1.0
// Descriptions:        ï¿½ï¿½Ì«ï¿½ï¿½Í¨ï¿½ï¿½UDPÍ¨ï¿½Å»ï¿½ï¿½Ø¶ï¿½ï¿½ï¿½Ä£ï¿½ï¿½
//----------------------------------------------------------------------------------------
// Created by:          ï¿½ï¿½ï¿½ï¿½Ô­ï¿½ï¿½
// Created date:        2020/2/18 9:20:14
// Version:             V1.0
// Descriptions:        The original version
//
//----------------------------------------------------------------------------------------
//****************************************************************************************//

module eth_top(
//    input              clk_200m       ,
    input              sys_rst_n      ,  //ÏµÍ³ï¿½ï¿½Î»ï¿½ÅºÅ£ï¿½ï¿½Íµï¿½Æ½ï¿½ï¿½Ð§ 
    //ï¿½ï¿½Ì«ï¿½ï¿½RGMIIï¿½Ó¿ï¿½            
    input              eth_rxc        ,  //RGMIIï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½
    input              eth_rx_ctl     ,  //RGMIIï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð§ï¿½Åºï¿½
    input  [3:0]       eth_rxd        ,  //RGMIIï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    output             eth_txc        ,  //RGMIIï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½    
    output             eth_tx_ctl     ,  //RGMIIï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð§ï¿½Åºï¿    
	 output [3:0]       eth_txd        ,  //RGMIIï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿         
    output             eth_rst_n      ,  //ï¿½ï¿½Ì«ï¿½ï¿½Ð¾Æ¬ï¿½ï¿½Î»ï¿½ÅºÅ£ï¿½ï¿½Íµï¿½Æ½ï¿½ï¿½Ð§ 
    
    output             gmii_tx_clk    ,  //GMIIï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½
    input              udp_tx_start_en,  //ï¿½ï¿½Ì«ï¿½ï¿½ï¿½ï¿½Ê¼ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½   
    input  [7 :0]      tx_data        ,  //ï¿½ï¿½Ì«ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½     
    input  [15:0]      tx_byte_num    ,  //ï¿½ï¿½Ì«ï¿½ï¿½ï¿½ï¿½ï¿½Íµï¿½ï¿½ï¿½Ð§ï¿½Ö½ï¿½ï¿½ï¿½ ï¿½ï¿½Î»:byte 
    output             udp_tx_done    ,  //UDPï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿ 
    output             tx_req         ,  //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½    
           
    output             gmii_rx_clk    ,  //GMIIï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½ 
    output             rec_pkt_done   ,  //UDPï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ý½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿
    output             rec_en         ,  //UDPï¿½ï¿½ï¿½Õµï¿½ï¿½ï¿½ï¿½ï¿½Ê¹ï¿½ï¿½ï¿½Åºï¿½          
    output [7 :0]      rec_data       ,  //UDPï¿½ï¿½ï¿½Õµï¿½ï¿½ï¿½ï¿½ï¿½
    output [15:0]      rec_byte_num      //UDPï¿½ï¿½ï¿½Õµï¿½ï¿½ï¿½ï¿½Ö½ï¿½ï¿½ï¿½
);

//parameter define
//ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½MACï¿½ï¿½Ö· 00-11-22-33-44-55
parameter  BOARD_MAC = 48'h00_11_22_33_44_55;     
//ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½IPï¿½ï¿½Ö· 192.168.1.10
parameter  BOARD_IP  = {8'd192,8'd168,8'd1,8'd10};  
//Ä¿ï¿½ï¿½MACï¿½ï¿½Ö· ff_ff_ff_ff_ff_ff
parameter  DES_MAC   = 48'hff_ff_ff_ff_ff_ff;    
//Ä¿ï¿½ï¿½IPï¿½ï¿½Ö· 192.168.1.102     
parameter  DES_IP    = {8'd192,8'd168,8'd1,8'd102};  
//ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½IOï¿½ï¿½Ê±,ï¿½Ë´ï¿½Îª0,ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê±(ï¿½ï¿½ï¿½Îªn,ï¿½ï¿½Ê¾ï¿½ï¿½Ê±n*78ps) 
parameter IDELAY_VALUE = 0;

//wire define           
wire          gmii_rx_dv ; //GMIIï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð§ï¿½Åºï¿½
wire  [7:0]   gmii_rxd   ; //GMIIï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
wire          gmii_tx_en ; //GMIIï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¹ï¿½ï¿½ï¿½Åºï¿½
wire  [7:0]   gmii_txd   ; //GMIIï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½     
wire          arp_gmii_tx_en; //ARP GMIIï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð§ï¿½Åºï¿
wire  [7:0]   arp_gmii_txd  ; //ARP GMIIï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿wire          arp_rx_done   ; //ARPï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿
wire          arp_rx_type   ; //ARPï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ 0:ï¿½ï¿½ï¿½ï¿½  1:Ó¦ï¿½ï¿½
wire  [47:0]  src_mac       ; //ï¿½ï¿½ï¿½Õµï¿½Ä¿ï¿½ï¿½MACï¿½ï¿½Ö·
wire  [31:0]  src_ip        ; //ï¿½ï¿½ï¿½Õµï¿½Ä¿ï¿½ï¿½IPï¿½ï¿½Ö·    
wire          arp_tx_en     ; //ARPï¿½ï¿½ï¿½ï¿½Ê¹ï¿½ï¿½ï¿½Åºï¿½
wire          arp_tx_type   ; //ARPï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ 0:ï¿½ï¿½ï¿½ï¿½  1:Ó¦ï¿½ï¿½
wire  [47:0]  des_mac       ; //ï¿½ï¿½ï¿½Íµï¿½Ä¿ï¿½ï¿½MACï¿½ï¿½Ö·
wire  [31:0]  des_ip        ; //ï¿½ï¿½ï¿½Íµï¿½Ä¿ï¿½ï¿½IPï¿½ï¿½Ö·   
wire          arp_tx_done   ; //ARPï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿wire          udp_gmii_tx_en; //UDP GMIIï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð§ï¿½Åºï¿
wire  [7:0]   udp_gmii_txd  ; //UDP GMIIï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿
//*****************************************************
//**                    main code
//*****************************************************

assign des_mac = src_mac;
assign des_ip = src_ip;
assign eth_rst_n = sys_rst_n;

//GMIIï¿½Ó¿ï¿½×ªRGMIIï¿½Ó¿ï¿½
gmii_to_rgmii 
//    #(
//     .IDELAY_VALUE (IDELAY_VALUE)
//     )
    u_gmii_to_rgmii(
 //   .idelay_clk    (clk_200m    ),

    .gmii_rx_clk   (gmii_rx_clk ),
    .gmii_rx_dv    (gmii_rx_dv  ),
    .gmii_rxd      (gmii_rxd    ),
    .gmii_tx_clk   (gmii_tx_clk ),
    .gmii_tx_en    (gmii_tx_en  ),
    .gmii_txd      (gmii_txd    ),
    
    .rgmii_rxc     (eth_rxc     ),
    .rgmii_rx_ctl  (eth_rx_ctl  ),
    .rgmii_rxd     (eth_rxd     ),
    .rgmii_txc     (eth_txc     ),
    .rgmii_tx_ctl  (eth_tx_ctl  ),
    .rgmii_txd     (eth_txd     )
    );

//ARPÍ¨ï¿½ï¿½
arp                                             
   #(
    .BOARD_MAC     (BOARD_MAC),      //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    .BOARD_IP      (BOARD_IP ),
    .DES_MAC       (DES_MAC  ),
    .DES_IP        (DES_IP   )
    )
   u_arp(
    .rst_n         (sys_rst_n  ),
                    
    .gmii_rx_clk   (gmii_rx_clk),
    .gmii_rx_dv    (gmii_rx_dv ),
    .gmii_rxd      (gmii_rxd   ),
    .gmii_tx_clk   (gmii_tx_clk),
    .gmii_tx_en    (arp_gmii_tx_en ),
    .gmii_txd      (arp_gmii_txd),
                    
    .arp_rx_done   (arp_rx_done),
    .arp_rx_type   (arp_rx_type),
    .src_mac       (src_mac    ),
    .src_ip        (src_ip     ),
    .arp_tx_en     (arp_tx_en  ),
    .arp_tx_type   (arp_tx_type),
    .des_mac       (des_mac    ),
    .des_ip        (des_ip     ),
    .tx_done       (arp_tx_done)
    );

//UDPÍ¨ï¿½ï¿½
udp                                             
   #(
    .BOARD_MAC     (BOARD_MAC),      //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    .BOARD_IP      (BOARD_IP ),
    .DES_MAC       (DES_MAC  ),
    .DES_IP        (DES_IP   )
    )
   u_udp(
    .rst_n         (sys_rst_n   ),  
    
    .gmii_rx_clk   (gmii_rx_clk ),           
    .gmii_rx_dv    (gmii_rx_dv  ),         
    .gmii_rxd      (gmii_rxd    ),                   
    .gmii_tx_clk   (gmii_tx_clk ), 
    .gmii_tx_en    (udp_gmii_tx_en),         
    .gmii_txd      (udp_gmii_txd),  

    .rec_pkt_done  (rec_pkt_done),    
    .rec_en        (rec_en      ),     
    .rec_data      (rec_data    ),         
    .rec_byte_num  (rec_byte_num),      
    .tx_start_en   (udp_tx_start_en ),        
    .tx_data       (tx_data     ),         
    .tx_byte_num   (tx_byte_num ),  
    .des_mac       (des_mac     ),
    .des_ip        (des_ip      ),    
    .tx_done       (udp_tx_done ),        
    .tx_req        (tx_req      )           
    ); 
    
//ï¿½ï¿½Ì«ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ä£ï¿½ï¿½
eth_ctrl u_eth_ctrl(
    .clk            (gmii_rx_clk),
    .rst_n          (sys_rst_n),

    .arp_rx_done    (arp_rx_done   ),
    .arp_rx_type    (arp_rx_type   ),
    .arp_tx_en      (arp_tx_en     ),
    .arp_tx_type    (arp_tx_type   ),
    .arp_tx_done    (arp_tx_done   ),
    .arp_gmii_tx_en (arp_gmii_tx_en),
    .arp_gmii_txd   (arp_gmii_txd  ),
    
    .udp_tx_start_en(udp_tx_start_en),
    .udp_tx_done    (udp_tx_done   ),    
    .udp_gmii_tx_en (udp_gmii_tx_en),
    .udp_gmii_txd   (udp_gmii_txd  ),
                     
    .gmii_tx_en     (gmii_tx_en    ),
    .gmii_txd       (gmii_txd      )
    );

endmodule