scr1_top_tb_ahb
[0;34m---Test:                          srl.hex[0m

	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d0b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d133


	Detected SRL comand

funct3 = 101
rs2 = 00001
rs1 = 00001
immidiate = 00000000
opcode = 0010d0b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d1b3


	Detected SRL comand

funct3 = 101
rs2 = 00001
rs1 = 00000
immidiate = 00000000
opcode = 00105133


	Detected SRL comand

funct3 = 101
rs2 = 00010
rs1 = 00001
immidiate = 00000000
opcode = 0020d033

[0;32mTest passed[0m

#--------------------------------------
# Summary: 1/1 tests passed
#--------------------------------------

- /home/verilog/scr1/src/tb/scr1_top_tb_runtests.sv:199: Verilog $finish
