#ifndef __AICPU_CFG_REG_OFFSET_FIELD_H__
#define __AICPU_CFG_REG_OFFSET_FIELD_H__ 
#define AICPU_CFG_RVBARADDR_HIGH_LEN 8
#define AICPU_CFG_RVBARADDR_HIGH_OFFSET 24
#define AICPU_CFG_TIMER_HALT_EN_LEN 1
#define AICPU_CFG_TIMER_HALT_EN_OFFSET 4
#define AICPU_CFG_WDOG_HALT_EN_LEN 1
#define AICPU_CFG_WDOG_HALT_EN_OFFSET 3
#define AICPU_CFG_ANANKE_STRETCH_L2RAMCLK_EN_LEN 1
#define AICPU_CFG_ANANKE_STRETCH_L2RAMCLK_EN_OFFSET 2
#define AICPU_CFG_VINITHI_LEN 1
#define AICPU_CFG_VINITHI_OFFSET 1
#define AICPU_CFG_AA64NAA32_LEN 1
#define AICPU_CFG_AA64NAA32_OFFSET 0
#define AICPU_CFG_RVBARADDR_LEN 30
#define AICPU_CFG_RVBARADDR_OFFSET 2
#define AICPU_CFG_ANANKE_CORE_MEM_CTL_SLP_LEN 3
#define AICPU_CFG_ANANKE_CORE_MEM_CTL_SLP_OFFSET 12
#define AICPU_CFG_ANANKE_CORE_MEM_CTL_DSLP_LEN 3
#define AICPU_CFG_ANANKE_CORE_MEM_CTL_DSLP_OFFSET 8
#define AICPU_CFG_ANANKE_CORE_MEM_CTL_SD_LEN 3
#define AICPU_CFG_ANANKE_CORE_MEM_CTL_SD_OFFSET 4
#define AICPU_CFG_ANANKE_CORE_MEM_CTL_NORMAL_LEN 3
#define AICPU_CFG_ANANKE_CORE_MEM_CTL_NORMAL_OFFSET 0
#define AICPU_CFG_CORE1_P_CHANNEL_ENABLE_LEN 1
#define AICPU_CFG_CORE1_P_CHANNEL_ENABLE_OFFSET 31
#define AICPU_CFG_CORE1_MEM_CTRL_FROM_SYS_LEN 3
#define AICPU_CFG_CORE1_MEM_CTRL_FROM_SYS_OFFSET 28
#define AICPU_CFG_CORE1_PREQ_FROM_SYS_LEN 1
#define AICPU_CFG_CORE1_PREQ_FROM_SYS_OFFSET 24
#define AICPU_CFG_CORE1_PSTATE_FROM_SYS_LEN 6
#define AICPU_CFG_CORE1_PSTATE_FROM_SYS_OFFSET 16
#define AICPU_CFG_CORE1_P_CHANNEL_INIT_PSTATE_LEN 6
#define AICPU_CFG_CORE1_P_CHANNEL_INIT_PSTATE_OFFSET 0
#define AICPU_CFG_CORE1_PCHANNEL_WAIT_CYCLE_DSLP_LEN 16
#define AICPU_CFG_CORE1_PCHANNEL_WAIT_CYCLE_DSLP_OFFSET 0
#define AICPU_CFG_HD_MEM_ADJUST_LEN 12
#define AICPU_CFG_HD_MEM_ADJUST_OFFSET 12
#define AICPU_CFG_HC_MEM_ADJUST_LEN 12
#define AICPU_CFG_HC_MEM_ADJUST_OFFSET 0
#define AICPU_CFG_TP_MEM_ADJUST_LEN 12
#define AICPU_CFG_TP_MEM_ADJUST_OFFSET 0
#define AICPU_CFG_CORE_IDLE_LEN 1
#define AICPU_CFG_CORE_IDLE_OFFSET 5
#define AICPU_CFG_COREINSTRRET_LEN 1
#define AICPU_CFG_COREINSTRRET_OFFSET 4
#define AICPU_CFG_COREINSTRRUN_LEN 1
#define AICPU_CFG_COREINSTRRUN_OFFSET 3
#define AICPU_CFG_DBGACK_LEN 1
#define AICPU_CFG_DBGACK_OFFSET 2
#define AICPU_CFG_CUSTOM_WFE_LEN 1
#define AICPU_CFG_CUSTOM_WFE_OFFSET 1
#define AICPU_CFG_CUSTOM_WFI_LEN 1
#define AICPU_CFG_CUSTOM_WFI_OFFSET 0
#define AICPU_CFG_CORE_PACTIVE_LEN 18
#define AICPU_CFG_CORE_PACTIVE_OFFSET 12
#define AICPU_CFG_CORE_PSTATE_LEN 6
#define AICPU_CFG_CORE_PSTATE_OFFSET 4
#define AICPU_CFG_CORE_PREQ_LEN 1
#define AICPU_CFG_CORE_PREQ_OFFSET 2
#define AICPU_CFG_CORE_PDENY_LEN 1
#define AICPU_CFG_CORE_PDENY_OFFSET 1
#define AICPU_CFG_CORE_PACCEPT_LEN 1
#define AICPU_CFG_CORE_PACCEPT_OFFSET 0
#define AICPU_CFG_CORE_PSTATE_FSM_LEN 6
#define AICPU_CFG_CORE_PSTATE_FSM_OFFSET 4
#define AICPU_CFG_CURRENT_STATE_FSM_LEN 4
#define AICPU_CFG_CURRENT_STATE_FSM_OFFSET 0
#define AICPU_CFG_CORE_CAN_PD_LEN 1
#define AICPU_CFG_CORE_CAN_PD_OFFSET 28
#define AICPU_CFG_CORE_PDENY_TO_SYS_LEN 1
#define AICPU_CFG_CORE_PDENY_TO_SYS_OFFSET 24
#define AICPU_CFG_CORE_PACCEPT_TO_SYS_LEN 1
#define AICPU_CFG_CORE_PACCEPT_TO_SYS_OFFSET 20
#define AICPU_CFG_CORE_PACTIVE_TO_SYS_LEN 18
#define AICPU_CFG_CORE_PACTIVE_TO_SYS_OFFSET 0
#endif
