SRAM Verilog testbench : 
A synchronous RAM writes data ONLY at the rising edge of the clock.
At that exact rising edge, the RAM samples: Whatever these signals are AT THAT MOMENT, the RAM uses.
Example :
  we = 1;
  rst = 0;
  @(posedge clk)
  addr = address;
  wrdata = data_tmp;
  we = 0;
Comments :
  we     = 1, addr   = OLD_VALUE   (whatever was there before), wrdata = OLD_VALUE

âœ… Golden Rule of Testbench Timing
  Anything written before @(posedge clk) happens in the current clock cycle.
  Anything written after @(posedge clk) happens in the next clock cycle.
/home/anilk/whyRD_eda_bundle/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib


Skywater_130 lib file scale I am using
time_unit : "1ns";
    voltage_unit : "1V";
    leakage_power_unit : "1nW";
    current_unit : "1mA";
    pulling_resistance_unit : "1kohm";
    capacitive_load_unit(1.0000000000, "pf");


get_lib_pins sky130_fd_sc_hd__edfxtp_1/*

