============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/bin/td.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     30545
   Run Date =   Tue Oct 14 19:36:13 2025

   Run on =     Ú‘¡˙16PRO
============================================================
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q3v3/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 2.045791s wall, 2.046875s user + 0.265625s system = 2.312500s CPU (113.0%)

PHY-1001 : Build lut bridge;  0.042110s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 238 feed throughs used by 166 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q3v3/q4_Runs/phy_1/q4_pr.db" in  3.522577s wall, 3.390625s user + 0.406250s system = 3.796875s CPU (107.8%)

RUN-1004 : used memory is 680 MB, reserved memory is 634 MB, peak memory is 767 MB
PRJ-1412 : reset_run syn_1.
PRJ-1411 : launch_runs syn_1 -step read_design.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q3v3/q4_Runs/syn_1/q4_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q3v3/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.531382s wall, 0.406250s user + 0.250000s system = 0.656250s CPU (123.5%)

PHY-1001 : Build lut bridge;  0.047405s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (131.8%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 238 feed throughs used by 166 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q3v3/q4_Runs/phy_1/q4_pr.db" in  2.203025s wall, 1.843750s user + 0.750000s system = 2.593750s CPU (117.7%)

RUN-1004 : used memory is 550 MB, reserved memory is 671 MB, peak memory is 767 MB
