///////////////////////////////////////////////////////////////////////////////////////
// Company             : UEC
// Engineer            : 
// 
// Create Date         : July/29/2014 
// Module Name         : aes128_table_ecb
// Project Name        : sakura_g_aes128
// Target Devices      : xc6slx75-2csg484
// Tool versions       : 13.4
// Description         : 
//
// Dependencies        : 
//
// Version             : 1.0
// Last Uodate         : July/29/2014
// Additional Comments : 
///////////////////////////////////////////////////////////////////////////////////////
// Copyright (c) Satoh Laboratoryä¸†UEC

`timescale 1 ns/10 ps

module top (
  input               resetn,       // Async reset.
  input               clock,        // clock.

  input               enc_dec,      // Encrypt/Decrypt select. 0:Encrypt  1:Decrypt
  input               key_exp,      // Round Key Expansion
  input               start,        // Encrypt or Decrypt Start
  input        [7:0]  key,       // Key input
  input        [7:0]  random,
  input        [7:0]  in,      // Cipher Text or Inverse Cipher Text input
  output       [7:0]  out     // Cipher Text or Inverse Cipher Text output
);
	wire k_val;
	wire t_val;
	wire b;
	wire [127:0] t_out;
  
 aes128_table_ecb test(
    .resetn( resetn ), .clock( clock ),
    .enc_dec( enc_dec ),
    .key_exp( key_exp ), .start( start ),
    .key_val( k_val ), .text_val( t_val ),
    .key_in( {16{key}} ),  .text_in( {16{in}} ),
    .text_out( t_out ), .busy( b ), .r({16{random}})
  );
  
  assign out[6:0] = t_out[6:0];
  assign out[7] = k_val ^ t_val ^ b;

endmodule
 
module aes128_table_ecb (
  input               resetn,       // Async reset.
  input               clock,        // clock.
  input      [127:0]  r,

  input               enc_dec,      // Encrypt/Decrypt select. 0:Encrypt  1:Decrypt
  input               key_exp,      // Round Key Expansion
  input               start,        // Encrypt or Decrypt Start
  output reg          key_val,      // Round Key valid
  output reg          text_val,     // Cipher Text or Inverse Cipher Text valid
  input      [127:0]  key_in,       // Key input
  input      [127:0]  text_in,      // Cipher Text or Inverse Cipher Text input
  output     [127:0]  text_out,     // Cipher Text or Inverse Cipher Text output
  output reg          busy          // AES unit Busy
);

// State Machine stage name
`define  IDLE        3'h0           // Idle stage.
`define  KEY_EXP     3'h1           // Key expansion stage.
`define  ROUND_LOOP  3'h2           // Cipher/InvCipher stage.

// ==================================================================
// Internal signals
// ==================================================================
  reg       [2:0]  now_state;       // State Machine register
  reg       [2:0]  next_state;      // Next State Machine value
  reg              start_flag;      // Cipher or Inverse Cipher start pending flag
  reg       [3:0]  round_n;         // Number of Round counter


// Cipher Key Expansion
  reg      [31:0]  w[0:3];          // Cipher Key work register
  wire     [31:0]  rotword;
  wire      [7:0]  rcon;            // The round constant word arrey
  wire     [31:0]  temp;            // Key Expansion temporary value
  wire    [127:0]  next_key;        // Cipher Next round Key value
  reg     [127:0]  round10_key;     // Cipher round'10'key latch register

// Cipher (Encrypt)
  reg      [31:0]  state[0:3];      // Cipher working registers
  wire      [7:0]  s_box[0:3][0:3];
  wire      [7:0]  s_row[0:3][0:3];
  wire      [7:0]  m_col[0:3][0:3];
  wire    [127:0]  add_roundkey0;
  wire    [127:0]  add_roundkey;
  wire    [127:0]  cipher_text;
  
//extra leakage
  (*KEEP = "TRUE"*)reg      [31:0]  state0[0:3];  //Swk
  (*KEEP = "TRUE"*)reg      [31:0]  state1[0:3];  //r
  (*KEEP = "TRUE"*)reg      [31:0]  state2[0:3];  //output with rk
  (*KEEP = "TRUE"*)wire      [7:0]  s_box0[0:3][0:3];
  (*KEEP = "TRUE"*)wire      [7:0]  s_row1[0:3][0:3];
  (*KEEP = "TRUE"*)wire      [7:0]  m_col1[0:3][0:3];
  (*KEEP = "TRUE"*)reg      [31:0]  w0[0:3];
  (*KEEP = "TRUE"*)reg      [31:0]  w1[0:3];
  (*KEEP = "TRUE"*)reg       [3:0]  phase;         // Number of Round counter
  (*KEEP = "TRUE"*)wire     [31:0]  temp0;
  (*KEEP = "TRUE"*)wire    [127:0]  next_key0; 
 

// ================================================================================
// Equasions
// ================================================================================
// --------------------------------------------------------------------------------
// Main State Machine
// --------------------------------------------------------------------------------
  always @( now_state or enc_dec or key_exp or start or start_flag or round_n or key_val or phase ) begin
    case ( now_state )
      `IDLE       : if ( key_exp == 1'b1 ) next_state = `KEY_EXP;       // Idle
                    else if ( start == 1'b1 )
                      if ( key_val == 1'b0 ) next_state = `KEY_EXP;
                      else next_state = `ROUND_LOOP;
                    else if ( start_flag == 1'b1 ) next_state = `ROUND_LOOP;
                    else next_state = `IDLE;
      `KEY_EXP    : if ( round_n == 4'd10 ) next_state = `IDLE;         // Key Expansion state
                    else next_state = `KEY_EXP;
      `ROUND_LOOP : if ( (round_n == 4'd10) && ( phase == 4'd2) ) next_state = `IDLE;         // Cipher/Invese Cipher state
                    else next_state = `ROUND_LOOP;
       default    : next_state = `IDLE;
    endcase
  end

  always @(posedge clock or negedge resetn) begin
    if ( resetn == 1'b0 ) now_state <= `IDLE;
    else now_state <= next_state;
  end

// ------------------------------------------------------------------------------
// Conrol signals
// ------------------------------------------------------------------------------
  always @(posedge clock or negedge resetn) begin
    if ( resetn == 1'b0 ) begin
      busy <= 1'b0;
      start_flag <= 1'b0;
      key_val <= 1'b0;
      round_n <= 4'h0;
      phase <= 4'h0;
      text_val <= 1'b0;
    end
    else begin
      // Busy flag
      if (( key_exp == 1'b1 ) || ( start == 1'b1 )) busy <= 1'b1;
      else if ((( now_state == `KEY_EXP ) && ( round_n == 4'd10 )) && ( start_flag != 1'b1 )) busy <= 1'b0;
      else if ((( now_state == `ROUND_LOOP ) && (round_n == 4'd10)) && ( phase == 4'd2 ) ) busy <= 1'b0;
      else busy <= busy;

      // Start flag
      if ( start == 1'b1 ) start_flag <= 1'b1;
      else if ( now_state == `ROUND_LOOP ) start_flag <= 1'b0;
      else start_flag <= start_flag;

      // Nr counter
      if ( next_state == `IDLE ) begin 
		  round_n <= 4'h0;
		  phase <= 4'h0;
		end
      else if ( (now_state == `ROUND_LOOP) && (round_n > 4'h0) ) begin
		  phase <= phase + 1'b1;
		  if ( (round_n == 4'd1) && ( phase == 4'd5 ) ) begin
			 phase <= 4'h0;
		    round_n <= round_n + 1'b1;
		  end
		  else if ( (round_n > 4'd1) && ( phase == 4'd2 ) ) begin
			 phase <= 4'h0;
		    round_n <= round_n + 1'b1;
		  end
		end
		else begin
		  round_n <= round_n + 1'b1;
		end

      // Key valid flag
      if ( key_exp == 1'b1 ) key_val <= 1'b0;
      else if (( now_state == `KEY_EXP ) && ( round_n == 4'd1 )) key_val <= 1'b1;
      else key_val <= key_val;

      // Data valid flag
      if (( now_state == `ROUND_LOOP ) && ( round_n == 4'd10 )) text_val <= 1'b1;
      else text_val <= 1'b0;
    end
  end

  // Cipher/Plainte Text output
  assign text_out = { state[0], state[1], state[2], state[3] };


// ----------------------------------------------------------------
// 128-bit Cipher Key Expansion
// ----------------------------------------------------------------
  always @(posedge clock or negedge resetn) begin
    if ( resetn == 1'b0 ) begin
      { w[0], w[1], w[2], w[3] } <= {128{1'b0}};   // Cipher Round Key register
		{ w0[0], w0[1], w0[2], w0[3] } <= {128{1'b0}};
		{ w1[0], w1[1], w1[2], w1[3] } <= {128{1'b0}};
      round10_key <= {128{1'b0}};
    end
    else begin
      // Cipher Round Key
      //if ( next_state == `IDLE ) { w[0], w[1], w[2], w[3] } <= key_in;
      //else if ( next_state == `KEY_EXP ) { w[0], w[1], w[2], w[3] } <= next_key;
		if (( next_state == `ROUND_LOOP ) && (round_n == 4'd0)) { w0[0], w0[1], w0[2], w0[3] } <= key_in;
		else if ((( next_state == `ROUND_LOOP ) && (round_n == 4'd1)) && (phase == 4'd0)) { w[0], w[1], w[2], w[3] } <= key_in;
		else if ((( next_state == `ROUND_LOOP ) && (round_n == 4'd1)) && (phase == 4'd1)) { w1[0], w1[1], w1[2], w1[3] } <= next_key;
		else if ((( next_state == `ROUND_LOOP ) && (round_n == 4'd1)) && (phase == 4'd2)) { w0[0], w0[1], w0[2], w0[3] } <= next_key0 ^ r;
		else if ((( next_state == `ROUND_LOOP ) && (round_n == 4'd1)) && (phase == 4'd3)) { w[0], w[1], w[2], w[3] } <= next_key0 ^ r;
		else if ((( next_state == `ROUND_LOOP ) && (round_n == 4'd1)) && (phase == 4'd4)) { w1[0], w1[1], w1[2], w1[3] } <= next_key;
		else if ((( next_state == `ROUND_LOOP ) && (round_n == 4'd1)) && (phase == 4'd5)) { w0[0], w0[1], w0[2], w0[3] } <= next_key0 ^ r;
		else if (((( next_state == `ROUND_LOOP ) && (round_n >= 4'd2)) && (round_n <= 4'd10)) && (phase == 4'd0)) { w[0], w[1], w[2], w[3] } <= next_key0 ^ r;
		else if (((( next_state == `ROUND_LOOP ) && (round_n >= 4'd2)) && (round_n <= 4'd10)) && (phase == 4'd1)) { w1[0], w1[1], w1[2], w1[3] } <= next_key;
		else if (((( next_state == `ROUND_LOOP ) && (round_n >= 4'd2)) && (round_n <= 4'd10)) && (phase == 4'd2)) { w0[0], w0[1], w0[2], w0[3] } <= next_key0 ^ r;
      else { w[0], w[1], w[2], w[3] } <= { w[0], w[1], w[2], w[3] };

    end
  end

  // RotWord
  assign rotword = {w[3][23:0], w[3][31:24]};
  // SubWord
  subword0 SubWord ( .a( rotword ),.random(r[127:96]), .b( temp ));
  subword SubWord0 ( .a( w0[3] ), .b( temp0 ));

  // Next Round Key
  assign next_key[127:96] = w[0] ^ {( temp[31:24] ^ rcon ), temp[23:0] };
  assign next_key[ 95:64] = w[1] ^ next_key[127:96] ^ r[95:64];
  assign next_key[ 63:32] = w[2] ^ next_key[ 95:64] ^ r[63:32];
  assign next_key[ 31: 0] = w[3] ^ next_key[ 63:32] ^ r[31: 0];
  
  assign next_key0[127:96] = w1[0];
  assign next_key0[ 95:64] = w1[1] ^ 32'h99999999 ^ r[127:96];
  assign next_key0[ 63:32] = w1[2] ^ r[95:64] ^ r[127:96];
  assign next_key0[ 31: 0] = w1[3] ^ 32'h99999999 ^ r[95:64] ^ r[63:32] ^ r[127:96];

  // Rcon[] The round constant word arrey
  assign rcon = ( (round_n == 4'h1) && (phase == 4'd1) )? 8'h01 : 8'h00
              | ( (round_n == 4'h1) && (phase == 4'd4) )? 8'h02 : 8'h00
              | ( round_n == 4'h2 )? 8'h04 : 8'h00
              | ( round_n == 4'h3 )? 8'h08 : 8'h00
              | ( round_n == 4'h4 )? 8'h10 : 8'h00
              | ( round_n == 4'h5 )? 8'h20 : 8'h00
              | ( round_n == 4'h6 )? 8'h40 : 8'h00
              | ( round_n == 4'h7 )? 8'h80 : 8'h00
              | ( round_n == 4'h8 )? 8'h1b : 8'h00
              | ( round_n == 4'h9 )? 8'h36 : 8'h00;

// ------------------------------------------------------------------------------------------
// ECB-AES128.Encrypt
// Cipher
// ------------------------------------------------------------------------------------------
  // Cipher state registers
  always @(posedge clock or negedge resetn) begin
    if ( resetn == 1'b0 ) begin
      { state[0], state[1], state[2], state[3]} <= {128{1'b0}};
		{ state0[0], state0[1], state0[2], state0[3]} <= {128{1'b0}};
		{ state1[0], state1[1], state1[2], state1[3]} <= {128{1'b0}};
		{ state2[0], state2[1], state2[2], state2[3]} <= {128{1'b0}};
    end
    else begin
	   if ((( start == 1'b1 ) || ( start_flag == 1'b1 )) && ( round_n == 4'h0 )) begin
		
		end
		else if ( enc_dec == 1'b0 ) begin
        if ((( now_state == `ROUND_LOOP ) && ( round_n == 4'd1 )) && ( phase == 4'd0 )) begin   // Nr = 1.1
			 { state0[0], state0[1], state0[2], state0[3]} <= add_roundkey0;
        end
		  else if ((( now_state == `ROUND_LOOP ) && ( round_n == 4'd1 )) && ( phase == 4'd1 )) begin    
			 { state[0], state[1], state[2], state[3]} <= add_roundkey0;
			 { state0[0], state0[1], state0[2], state0[3]} <= {128{1'b0}};
		  end
		  else if ((( now_state == `ROUND_LOOP ) && ( round_n == 4'd1 )) && ( phase == 4'd2 )) begin   // Nr = 1.3
			 { state1[0], state1[1], state1[2], state1[3]} <= r;
		  end
        else if ((( now_state == `ROUND_LOOP ) && ( round_n == 4'd1 )) && ( phase == 4'd3 )) begin   
			 { state0[0], state0[1], state0[2], state0[3]} <= add_roundkey;
        end
		  else if ((( now_state == `ROUND_LOOP ) && ( round_n == 4'd1 )) && ( phase == 4'd4 )) begin    
			 { state[0], state[1], state[2], state[3]} <= add_roundkey;
			 { state0[0], state0[1], state0[2], state0[3]} <= {128{1'b0}};
		  end
		  else if ((( now_state == `ROUND_LOOP ) && ( round_n == 4'd1 )) && ( phase == 4'd5 )) begin   
			 { state1[0], state1[1], state1[2], state1[3]} <= {m_col1[0][0],m_col1[1][0],m_col1[2][0],m_col1[3][0],m_col1[0][1],m_col1[1][1],m_col1[2][1],m_col1[3][1],m_col1[0][2],m_col1[1][2],m_col1[2][2],m_col1[3][2],m_col1[0][3],m_col1[1][3],m_col1[2][3],m_col1[3][3]};
		  end
        else if (((( now_state == `ROUND_LOOP ) && ( round_n > 4'd1 )) && ( round_n <= 4'h9 )) && ( phase == 4'd0 )) begin   
          { state0[0], state0[1], state0[2], state0[3]} <= add_roundkey;
        end
		  else if (((( now_state == `ROUND_LOOP ) && ( round_n > 4'd1 )) && ( round_n <= 4'h9 )) && ( phase == 4'd1 )) begin   
          { state[0], state[1], state[2], state[3]} <= add_roundkey;
			 { state0[0], state0[1], state0[2], state0[3]} <= {128{1'b0}};
        end
		  else if (((( now_state == `ROUND_LOOP ) && ( round_n > 4'd1 )) && ( round_n <= 4'h9 )) && ( phase == 4'd2 )) begin   
          { state1[0], state1[1], state1[2], state1[3]} <= {m_col1[0][0],m_col1[1][0],m_col1[2][0],m_col1[3][0],m_col1[0][1],m_col1[1][1],m_col1[2][1],m_col1[3][1],m_col1[0][2],m_col1[1][2],m_col1[2][2],m_col1[3][2],m_col1[0][3],m_col1[1][3],m_col1[2][3],m_col1[3][3]};
		  end
        else if ((( now_state == `ROUND_LOOP ) && ( round_n == 4'd10 )) && (phase == 4'd1)) begin   // Nr = 10
          { state2[0], state2[1], state2[2], state2[3]} <= cipher_text;
        end
		  else if ((( now_state == `ROUND_LOOP ) && ( round_n == 4'd10 )) && (phase == 4'd2)) begin   // Nr = 10
          { state[0], state[1], state[2], state[3]} <= { state2[0], state2[1], state2[2], state2[3]} ^ {16{8'h99}};
        end
        else { state[0], state[1], state[2], state[3]} <= { state[0], state[1], state[2], state[3]};
      end
      else { state[0], state[1], state[2], state[3]} <= { state[0], state[1], state[2], state[3]};
    end
  end

  // ------------------------------------------------------------------------------------------------------------
  // Data Input and Add Round Key(Nr = 0)
  // ------------------------------------------------------------------------------------------------------------
  assign add_roundkey0 = text_in ^ key_in;

  // ------------------------------------------------------------------------------------------------------------
  // SubBytes Transformation
  // ------------------------------------------------------------------------------------------------------------
  subbytes0 SubBytes0 (
    .a00( state[0][31:24] ), .a10( state[0][23:16] ), .a20( state[0][15:8] ), .a30( state[0][7:0] ),
    .a01( state[1][31:24] ), .a11( state[1][23:16] ), .a21( state[1][15:8] ), .a31( state[1][7:0] ),
    .a02( state[2][31:24] ), .a12( state[2][23:16] ), .a22( state[2][15:8] ), .a32( state[2][7:0] ),
    .a03( state[3][31:24] ), .a13( state[3][23:16] ), .a23( state[3][15:8] ), .a33( state[3][7:0] ),
	 .random( {state1[0], state1[1], state1[2], state1[3]} ),

    .b00( s_box[0][0] ), .b10( s_box[1][0] ), .b20( s_box[2][0] ), .b30( s_box[3][0] ),
    .b01( s_box[0][1] ), .b11( s_box[1][1] ), .b21( s_box[2][1] ), .b31( s_box[3][1] ),
    .b02( s_box[0][2] ), .b12( s_box[1][2] ), .b22( s_box[2][2] ), .b32( s_box[3][2] ),
    .b03( s_box[0][3] ), .b13( s_box[1][3] ), .b23( s_box[2][3] ), .b33( s_box[3][3] )
  );
  subbytes SubBytes1 (
    .a00( state0[0][31:24] ), .a10( state0[0][23:16] ), .a20( state0[0][15:8] ), .a30( state0[0][7:0] ),
    .a01( state0[1][31:24] ), .a11( state0[1][23:16] ), .a21( state0[1][15:8] ), .a31( state0[1][7:0] ),
    .a02( state0[2][31:24] ), .a12( state0[2][23:16] ), .a22( state0[2][15:8] ), .a32( state0[2][7:0] ),
    .a03( state0[3][31:24] ), .a13( state0[3][23:16] ), .a23( state0[3][15:8] ), .a33( state0[3][7:0] ),

    .b00( s_box0[0][0] ), .b10( s_box0[1][0] ), .b20( s_box0[2][0] ), .b30( s_box0[3][0] ),
    .b01( s_box0[0][1] ), .b11( s_box0[1][1] ), .b21( s_box0[2][1] ), .b31( s_box0[3][1] ),
    .b02( s_box0[0][2] ), .b12( s_box0[1][2] ), .b22( s_box0[2][2] ), .b32( s_box0[3][2] ),
    .b03( s_box0[0][3] ), .b13( s_box0[1][3] ), .b23( s_box0[2][3] ), .b33( s_box0[3][3] )
  );
  // ------------------------------------------------------------------------------------------------------------
  // ShiftRows
  // ------------------------------------------------------------------------------------------------------------
  assign { s_row[0][0], s_row[0][1], s_row[0][2], s_row[0][3] } = { s_box[0][0], s_box[0][1], s_box[0][2], s_box[0][3] };
  assign { s_row[1][0], s_row[1][1], s_row[1][2], s_row[1][3] } = { s_box[1][1], s_box[1][2], s_box[1][3], s_box[1][0] };
  assign { s_row[2][0], s_row[2][1], s_row[2][2], s_row[2][3] } = { s_box[2][2], s_box[2][3], s_box[2][0], s_box[2][1] };
  assign { s_row[3][0], s_row[3][1], s_row[3][2], s_row[3][3] } = { s_box[3][3], s_box[3][0], s_box[3][1], s_box[3][2] };
  
  assign { s_row1[0][0], s_row1[0][1], s_row1[0][2], s_row1[0][3] } = { state1[0][31:24], state1[1][31:24], state1[2][31:24], state1[3][31:24] };
  assign { s_row1[1][0], s_row1[1][1], s_row1[1][2], s_row1[1][3] } = { state1[1][23:16], state1[2][23:16], state1[3][23:16], state1[0][23:16] };
  assign { s_row1[2][0], s_row1[2][1], s_row1[2][2], s_row1[2][3] } = { state1[2][15: 8], state1[3][15: 8], state1[0][15: 8], state1[1][15: 8] };
  assign { s_row1[3][0], s_row1[3][1], s_row1[3][2], s_row1[3][3] } = { state1[3][ 7: 0], state1[0][ 7: 0], state1[1][ 7: 0], state1[2][ 7: 0] };

  // ------------------------------------------------------------------------------------------------------------
  // MixColumns
  // ------------------------------------------------------------------------------------------------------------
  mixcolumns MixColumns0 (
    .s0c( s_row[0][0] ), .s1c( s_row[1][0] ), .s2c( s_row[2][0] ), .s3c( s_row[3][0] ),
    .m0c( m_col[0][0] ), .m1c( m_col[1][0] ), .m2c( m_col[2][0] ), .m3c( m_col[3][0] )
  );
  mixcolumns MixColumns1 (
    .s0c( s_row[0][1] ), .s1c( s_row[1][1] ), .s2c( s_row[2][1] ), .s3c( s_row[3][1] ),
    .m0c( m_col[0][1] ), .m1c( m_col[1][1] ), .m2c( m_col[2][1] ), .m3c( m_col[3][1] )
  );
  mixcolumns MixColumns2 (
    .s0c( s_row[0][2] ), .s1c( s_row[1][2] ), .s2c( s_row[2][2] ), .s3c( s_row[3][2] ),
    .m0c( m_col[0][2] ), .m1c( m_col[1][2] ), .m2c( m_col[2][2] ), .m3c( m_col[3][2] )
  );
  mixcolumns MixColumns3 (
    .s0c( s_row[0][3] ), .s1c( s_row[1][3] ), .s2c( s_row[2][3] ), .s3c( s_row[3][3] ),
    .m0c( m_col[0][3] ), .m1c( m_col[1][3] ), .m2c( m_col[2][3] ), .m3c( m_col[3][3] )
  );
  
  mixcolumns MixColumns10 (
    .s0c( s_row1[0][0] ), .s1c( s_row1[1][0] ), .s2c( s_row1[2][0] ), .s3c( s_row1[3][0] ),
    .m0c( m_col1[0][0] ), .m1c( m_col1[1][0] ), .m2c( m_col1[2][0] ), .m3c( m_col1[3][0] )
  );
  mixcolumns MixColumns11 (
    .s0c( s_row1[0][1] ), .s1c( s_row1[1][1] ), .s2c( s_row1[2][1] ), .s3c( s_row1[3][1] ),
    .m0c( m_col1[0][1] ), .m1c( m_col1[1][1] ), .m2c( m_col1[2][1] ), .m3c( m_col1[3][1] )
  );
  mixcolumns MixColumns12 (
    .s0c( s_row1[0][2] ), .s1c( s_row1[1][2] ), .s2c( s_row1[2][2] ), .s3c( s_row1[3][2] ),
    .m0c( m_col1[0][2] ), .m1c( m_col1[1][2] ), .m2c( m_col1[2][2] ), .m3c( m_col1[3][2] )
  );
  mixcolumns MixColumns13 (
    .s0c( s_row1[0][3] ), .s1c( s_row1[1][3] ), .s2c( s_row1[2][3] ), .s3c( s_row1[3][3] ),
    .m0c( m_col1[0][3] ), .m1c( m_col1[1][3] ), .m2c( m_col1[2][3] ), .m3c( m_col1[3][3] )
  );

  // ------------------------------------------------------------------------------------------------------------
  // Add Round Key
  // ------------------------------------------------------------------------------------------------------------
  // Nr = 1 to Nr = 9
  assign add_roundkey[127:96] = { m_col[0][0], m_col[1][0], m_col[2][0], m_col[3][0] } ^ w[0] ^ { m_col1[0][0], m_col1[1][0], m_col1[2][0], m_col1[3][0] };
  assign add_roundkey[ 95:64] = { m_col[0][1], m_col[1][1], m_col[2][1], m_col[3][1] } ^ w[1] ^ { m_col1[0][1], m_col1[1][1], m_col1[2][1], m_col1[3][1] };
  assign add_roundkey[ 63:32] = { m_col[0][2], m_col[1][2], m_col[2][2], m_col[3][2] } ^ w[2] ^ { m_col1[0][2], m_col1[1][2], m_col1[2][2], m_col1[3][2] };
  assign add_roundkey[ 31: 0] = { m_col[0][3], m_col[1][3], m_col[2][3], m_col[3][3] } ^ w[3] ^ { m_col1[0][3], m_col1[1][3], m_col1[2][3], m_col1[3][3] };

  // Nr = 10 
  // Cipher Text Output
  assign cipher_text[127:96] = { s_row[0][0], s_row[1][0], s_row[2][0], s_row[3][0] } ^ w[0] ^ { s_row1[0][0], s_row1[1][0], s_row1[2][0], s_row1[3][0] };
  assign cipher_text[ 95:64] = { s_row[0][1], s_row[1][1], s_row[2][1], s_row[3][1] } ^ w[1] ^ { s_row1[0][1], s_row1[1][1], s_row1[2][1], s_row1[3][1] };
  assign cipher_text[ 63:32] = { s_row[0][2], s_row[1][2], s_row[2][2], s_row[3][2] } ^ w[2] ^ { s_row1[0][2], s_row1[1][2], s_row1[2][2], s_row1[3][2] };
  assign cipher_text[ 31: 0] = { s_row[0][3], s_row[1][3], s_row[2][3], s_row[3][3] } ^ w[3] ^ { s_row1[0][3], s_row1[1][3], s_row1[2][3], s_row1[3][3] };

endmodule

/////////////////////////////////////////////////////////////////////////////////////////////////////////
// Module Name         : subword
/////////////////////////////////////////////////////////////////////////////////////////////////////////
module subword0 (
  input  [31:0] a,
  input  [31:0] random,
  output [31:0] b
);

// ========================================================
// Equasions
// ========================================================
  assign b = {s_box( a[31:24],random[31:24] ), s_box( a[23:16],random[23:16] ), s_box( a[15: 8],random[15: 8] ),  s_box( a[ 7: 0],random[ 7: 0] )};
  
  function [7:0] s_box;
  input    [7:0] aij;
  input    [7:0] r;
  reg      [7:0] sb[0:255];
  begin
    { sb[  0],sb[  1],sb[  2],sb[  3],sb[  4],sb[  5],sb[  6],sb[  7],sb[  8],sb[  9],sb[ 10],sb[ 11],sb[ 12],sb[ 13],sb[ 14],sb[ 15],
      sb[ 16],sb[ 17],sb[ 18],sb[ 19],sb[ 20],sb[ 21],sb[ 22],sb[ 23],sb[ 24],sb[ 25],sb[ 26],sb[ 27],sb[ 28],sb[ 29],sb[ 30],sb[ 31],
      sb[ 32],sb[ 33],sb[ 34],sb[ 35],sb[ 36],sb[ 37],sb[ 38],sb[ 39],sb[ 40],sb[ 41],sb[ 42],sb[ 43],sb[ 44],sb[ 45],sb[ 46],sb[ 47],
      sb[ 48],sb[ 49],sb[ 50],sb[ 51],sb[ 52],sb[ 53],sb[ 54],sb[ 55],sb[ 56],sb[ 57],sb[ 58],sb[ 59],sb[ 60],sb[ 61],sb[ 62],sb[ 63],
      sb[ 64],sb[ 65],sb[ 66],sb[ 67],sb[ 68],sb[ 69],sb[ 70],sb[ 71],sb[ 72],sb[ 73],sb[ 74],sb[ 75],sb[ 76],sb[ 77],sb[ 78],sb[ 79],
      sb[ 80],sb[ 81],sb[ 82],sb[ 83],sb[ 84],sb[ 85],sb[ 86],sb[ 87],sb[ 88],sb[ 89],sb[ 90],sb[ 91],sb[ 92],sb[ 93],sb[ 94],sb[ 95],
      sb[ 96],sb[ 97],sb[ 98],sb[ 99],sb[100],sb[101],sb[102],sb[103],sb[104],sb[105],sb[106],sb[107],sb[108],sb[109],sb[110],sb[111],
      sb[112],sb[113],sb[114],sb[115],sb[116],sb[117],sb[118],sb[119],sb[120],sb[121],sb[122],sb[123],sb[124],sb[125],sb[126],sb[127],
      sb[128],sb[129],sb[130],sb[131],sb[132],sb[133],sb[134],sb[135],sb[136],sb[137],sb[138],sb[139],sb[140],sb[141],sb[142],sb[143],
      sb[144],sb[145],sb[146],sb[147],sb[148],sb[149],sb[150],sb[151],sb[152],sb[153],sb[154],sb[155],sb[156],sb[157],sb[158],sb[159],
      sb[160],sb[161],sb[162],sb[163],sb[164],sb[165],sb[166],sb[167],sb[168],sb[169],sb[170],sb[171],sb[172],sb[173],sb[174],sb[175],
      sb[176],sb[177],sb[178],sb[179],sb[180],sb[181],sb[182],sb[183],sb[184],sb[185],sb[186],sb[187],sb[188],sb[189],sb[190],sb[191],
      sb[192],sb[193],sb[194],sb[195],sb[196],sb[197],sb[198],sb[199],sb[200],sb[201],sb[202],sb[203],sb[204],sb[205],sb[206],sb[207],
      sb[208],sb[209],sb[210],sb[211],sb[212],sb[213],sb[214],sb[215],sb[216],sb[217],sb[218],sb[219],sb[220],sb[221],sb[222],sb[223],
      sb[224],sb[225],sb[226],sb[227],sb[228],sb[229],sb[230],sb[231],sb[232],sb[233],sb[234],sb[235],sb[236],sb[237],sb[238],sb[239],
      sb[240],sb[241],sb[242],sb[243],sb[244],sb[245],sb[246],sb[247],sb[248],sb[249],sb[250],sb[251],sb[252],sb[253],sb[254],sb[255]
    } =

    { 8'hee^r,8'h46^r,8'h14^r,8'hb8^r,8'h5e^r,8'hde^r,8'hdb^r,8'h0b^r,8'h81^r,8'h60^r,8'hdc^r,8'h4f^r,8'h2a^r,8'h22^r,8'h88^r,8'h90^r,
		8'ha7^r,8'hc4^r,8'h3d^r,8'h7e^r,8'h5d^r,8'h64^r,8'h73^r,8'h19^r,8'h0c^r,8'hcd^r,8'hec^r,8'h13^r,8'h97^r,8'h5f^r,8'h17^r,8'h44^r,
		8'h56^r,8'h6c^r,8'hea^r,8'hf4^r,8'h7a^r,8'h65^r,8'h08^r,8'hae^r,8'hc8^r,8'he7^r,8'h6d^r,8'h37^r,8'hd5^r,8'h8d^r,8'ha9^r,8'h4e^r,
		8'hd3^r,8'hc2^r,8'h62^r,8'hac^r,8'h95^r,8'h91^r,8'h79^r,8'he4^r,8'h32^r,8'he0^r,8'h0a^r,8'h3a^r,8'h06^r,8'h49^r,8'h5c^r,8'h24^r,
		8'h35^r,8'h61^r,8'hb9^r,8'h57^r,8'hc1^r,8'h86^r,8'h9e^r,8'h1d^r,8'h3e^r,8'h70^r,8'h66^r,8'hb5^r,8'h03^r,8'h48^r,8'h0e^r,8'hf6^r,
		8'hdd^r,8'he8^r,8'h1f^r,8'h74^r,8'hbd^r,8'h4b^r,8'h8a^r,8'h8b^r,8'h78^r,8'hba^r,8'h2e^r,8'h25^r,8'ha6^r,8'h1c^r,8'hc6^r,8'hb4^r,
		8'h99^r,8'h41^r,8'h0f^r,8'h2d^r,8'h54^r,8'hb0^r,8'h16^r,8'hbb^r,8'ha1^r,8'h8c^r,8'h0d^r,8'h89^r,8'he6^r,8'hbf^r,8'h68^r,8'h42^r,
		8'h1e^r,8'h9b^r,8'he9^r,8'h87^r,8'h55^r,8'hce^r,8'hdf^r,8'h28^r,8'hf8^r,8'he1^r,8'h11^r,8'h98^r,8'hd9^r,8'h69^r,8'h94^r,8'h8e^r,
		8'hd4^r,8'had^r,8'haf^r,8'ha2^r,8'ha4^r,8'h9c^r,8'hc0^r,8'h72^r,8'h82^r,8'hca^r,8'h7d^r,8'hc9^r,8'h59^r,8'hfa^r,8'hf0^r,8'h47^r,
		8'h01^r,8'h30^r,8'h2b^r,8'h67^r,8'hd7^r,8'hfe^r,8'h76^r,8'hab^r,8'h7c^r,8'h63^r,8'h7b^r,8'h77^r,8'h6b^r,8'hf2^r,8'hc5^r,8'h6f^r,
		8'h12^r,8'h07^r,8'he2^r,8'h80^r,8'h27^r,8'heb^r,8'h75^r,8'hb2^r,8'hc7^r,8'h04^r,8'hc3^r,8'h23^r,8'h96^r,8'h18^r,8'h9a^r,8'h05^r,
		8'ha5^r,8'h34^r,8'hf1^r,8'he5^r,8'hd8^r,8'h71^r,8'h15^r,8'h31^r,8'hfd^r,8'hb7^r,8'h26^r,8'h93^r,8'h3f^r,8'h36^r,8'hcc^r,8'hf7^r,
		8'hcb^r,8'h6a^r,8'h39^r,8'hbe^r,8'h4c^r,8'h4a^r,8'hcf^r,8'h58^r,8'hd1^r,8'h53^r,8'hed^r,8'h00^r,8'hfc^r,8'h20^r,8'h5b^r,8'hb1^r,
		8'h3b^r,8'h52^r,8'hb3^r,8'hd6^r,8'he3^r,8'h29^r,8'h84^r,8'h2f^r,8'h83^r,8'h09^r,8'h1a^r,8'h2c^r,8'h6e^r,8'h1b^r,8'ha0^r,8'h5a^r,
		8'hb6^r,8'hbc^r,8'h21^r,8'hda^r,8'hff^r,8'h10^r,8'hd2^r,8'hf3^r,8'ha3^r,8'h51^r,8'h8f^r,8'h40^r,8'h9d^r,8'h92^r,8'hf5^r,8'h38^r,
		8'hf9^r,8'h45^r,8'h7f^r,8'h02^r,8'h3c^r,8'h50^r,8'ha8^r,8'h9f^r,8'hef^r,8'hd0^r,8'hfb^r,8'haa^r,8'h4d^r,8'h43^r,8'h85^r,8'h33^r
    };

    s_box =sb[aij];
  end
  endfunction

endmodule

/////////////////////////////////////////////////////////////////////////////////////////////////////////
// Module Name         : subword
/////////////////////////////////////////////////////////////////////////////////////////////////////////
module subword (
  input  [31:0] a,
  output [31:0] b
);

// ========================================================
// Equasions
// ========================================================
  assign b = {s_box( a[31:24] ), s_box( a[23:16] ), s_box( a[15: 8] ),  s_box( a[ 7: 0] )};
  
  function [7:0] s_box;
  input    [7:0] aij;
  reg      [7:0] sb[0:255];
  begin
    { sb[  0],sb[  1],sb[  2],sb[  3],sb[  4],sb[  5],sb[  6],sb[  7],sb[  8],sb[  9],sb[ 10],sb[ 11],sb[ 12],sb[ 13],sb[ 14],sb[ 15],
      sb[ 16],sb[ 17],sb[ 18],sb[ 19],sb[ 20],sb[ 21],sb[ 22],sb[ 23],sb[ 24],sb[ 25],sb[ 26],sb[ 27],sb[ 28],sb[ 29],sb[ 30],sb[ 31],
      sb[ 32],sb[ 33],sb[ 34],sb[ 35],sb[ 36],sb[ 37],sb[ 38],sb[ 39],sb[ 40],sb[ 41],sb[ 42],sb[ 43],sb[ 44],sb[ 45],sb[ 46],sb[ 47],
      sb[ 48],sb[ 49],sb[ 50],sb[ 51],sb[ 52],sb[ 53],sb[ 54],sb[ 55],sb[ 56],sb[ 57],sb[ 58],sb[ 59],sb[ 60],sb[ 61],sb[ 62],sb[ 63],
      sb[ 64],sb[ 65],sb[ 66],sb[ 67],sb[ 68],sb[ 69],sb[ 70],sb[ 71],sb[ 72],sb[ 73],sb[ 74],sb[ 75],sb[ 76],sb[ 77],sb[ 78],sb[ 79],
      sb[ 80],sb[ 81],sb[ 82],sb[ 83],sb[ 84],sb[ 85],sb[ 86],sb[ 87],sb[ 88],sb[ 89],sb[ 90],sb[ 91],sb[ 92],sb[ 93],sb[ 94],sb[ 95],
      sb[ 96],sb[ 97],sb[ 98],sb[ 99],sb[100],sb[101],sb[102],sb[103],sb[104],sb[105],sb[106],sb[107],sb[108],sb[109],sb[110],sb[111],
      sb[112],sb[113],sb[114],sb[115],sb[116],sb[117],sb[118],sb[119],sb[120],sb[121],sb[122],sb[123],sb[124],sb[125],sb[126],sb[127],
      sb[128],sb[129],sb[130],sb[131],sb[132],sb[133],sb[134],sb[135],sb[136],sb[137],sb[138],sb[139],sb[140],sb[141],sb[142],sb[143],
      sb[144],sb[145],sb[146],sb[147],sb[148],sb[149],sb[150],sb[151],sb[152],sb[153],sb[154],sb[155],sb[156],sb[157],sb[158],sb[159],
      sb[160],sb[161],sb[162],sb[163],sb[164],sb[165],sb[166],sb[167],sb[168],sb[169],sb[170],sb[171],sb[172],sb[173],sb[174],sb[175],
      sb[176],sb[177],sb[178],sb[179],sb[180],sb[181],sb[182],sb[183],sb[184],sb[185],sb[186],sb[187],sb[188],sb[189],sb[190],sb[191],
      sb[192],sb[193],sb[194],sb[195],sb[196],sb[197],sb[198],sb[199],sb[200],sb[201],sb[202],sb[203],sb[204],sb[205],sb[206],sb[207],
      sb[208],sb[209],sb[210],sb[211],sb[212],sb[213],sb[214],sb[215],sb[216],sb[217],sb[218],sb[219],sb[220],sb[221],sb[222],sb[223],
      sb[224],sb[225],sb[226],sb[227],sb[228],sb[229],sb[230],sb[231],sb[232],sb[233],sb[234],sb[235],sb[236],sb[237],sb[238],sb[239],
      sb[240],sb[241],sb[242],sb[243],sb[244],sb[245],sb[246],sb[247],sb[248],sb[249],sb[250],sb[251],sb[252],sb[253],sb[254],sb[255]
    } =

    { 8'h63, 8'h7c, 8'h77, 8'h7b, 8'hf2, 8'h6b, 8'h6f, 8'hc5, 8'h30, 8'h01, 8'h67, 8'h2b, 8'hfe, 8'hd7, 8'hab, 8'h76,
      8'hca, 8'h82, 8'hc9, 8'h7d, 8'hfa, 8'h59, 8'h47, 8'hf0, 8'had, 8'hd4, 8'ha2, 8'haf, 8'h9c, 8'ha4, 8'h72, 8'hc0,
      8'hb7, 8'hfd, 8'h93, 8'h26, 8'h36, 8'h3f, 8'hf7, 8'hcc, 8'h34, 8'ha5, 8'he5, 8'hf1, 8'h71, 8'hd8, 8'h31, 8'h15,
      8'h04, 8'hc7, 8'h23, 8'hc3, 8'h18, 8'h96, 8'h05, 8'h9a, 8'h07, 8'h12, 8'h80, 8'he2, 8'heb, 8'h27, 8'hb2, 8'h75,
      8'h09, 8'h83, 8'h2c, 8'h1a, 8'h1b, 8'h6e, 8'h5a, 8'ha0, 8'h52, 8'h3b, 8'hd6, 8'hb3, 8'h29, 8'he3, 8'h2f, 8'h84,
      8'h53, 8'hd1, 8'h00, 8'hed, 8'h20, 8'hfc, 8'hb1, 8'h5b, 8'h6a, 8'hcb, 8'hbe, 8'h39, 8'h4a, 8'h4c, 8'h58, 8'hcf,
      8'hd0, 8'hef, 8'haa, 8'hfb, 8'h43, 8'h4d, 8'h33, 8'h85, 8'h45, 8'hf9, 8'h02, 8'h7f, 8'h50, 8'h3c, 8'h9f, 8'ha8,
      8'h51, 8'ha3, 8'h40, 8'h8f, 8'h92, 8'h9d, 8'h38, 8'hf5, 8'hbc, 8'hb6, 8'hda, 8'h21, 8'h10, 8'hff, 8'hf3, 8'hd2,
      8'hcd, 8'h0c, 8'h13, 8'hec, 8'h5f, 8'h97, 8'h44, 8'h17, 8'hc4, 8'ha7, 8'h7e, 8'h3d, 8'h64, 8'h5d, 8'h19, 8'h73,
      8'h60, 8'h81, 8'h4f, 8'hdc, 8'h22, 8'h2a, 8'h90, 8'h88, 8'h46, 8'hee, 8'hb8, 8'h14, 8'hde, 8'h5e, 8'h0b, 8'hdb,
      8'he0, 8'h32, 8'h3a, 8'h0a, 8'h49, 8'h06, 8'h24, 8'h5c, 8'hc2, 8'hd3, 8'hac, 8'h62, 8'h91, 8'h95, 8'he4, 8'h79,
      8'he7, 8'hc8, 8'h37, 8'h6d, 8'h8d, 8'hd5, 8'h4e, 8'ha9, 8'h6c, 8'h56, 8'hf4, 8'hea, 8'h65, 8'h7a, 8'hae, 8'h08,
      8'hba, 8'h78, 8'h25, 8'h2e, 8'h1c, 8'ha6, 8'hb4, 8'hc6, 8'he8, 8'hdd, 8'h74, 8'h1f, 8'h4b, 8'hbd, 8'h8b, 8'h8a,
      8'h70, 8'h3e, 8'hb5, 8'h66, 8'h48, 8'h03, 8'hf6, 8'h0e, 8'h61, 8'h35, 8'h57, 8'hb9, 8'h86, 8'hc1, 8'h1d, 8'h9e,
      8'he1, 8'hf8, 8'h98, 8'h11, 8'h69, 8'hd9, 8'h8e, 8'h94, 8'h9b, 8'h1e, 8'h87, 8'he9, 8'hce, 8'h55, 8'h28, 8'hdf,
      8'h8c, 8'ha1, 8'h89, 8'h0d, 8'hbf, 8'he6, 8'h42, 8'h68, 8'h41, 8'h99, 8'h2d, 8'h0f, 8'hb0, 8'h54, 8'hbb, 8'h16
    };

    s_box =sb[aij];
  end
  endfunction

endmodule


/////////////////////////////////////////////////////////////////////////////////////////////////////////
// Module Name         : miscolumns
/////////////////////////////////////////////////////////////////////////////////////////////////////////
module mixcolumns( 
  input     [7:0]  s0c, s1c, s2c, s3c,
  output    [7:0]  m0c, m1c, m2c, m3c
);

// ==============================================
// Equasions
// ==============================================
  assign m0c = mul4x8( {4'h2}, s0c ) ^ mul4x8( {4'h3}, s1c ) ^ mul4x8( {4'h1}, s2c ) ^ mul4x8( {4'h1}, s3c );
  assign m1c = mul4x8( {4'h1}, s0c ) ^ mul4x8( {4'h2}, s1c ) ^ mul4x8( {4'h3}, s2c ) ^ mul4x8( {4'h1}, s3c );
  assign m2c = mul4x8( {4'h1}, s0c ) ^ mul4x8( {4'h1}, s1c ) ^ mul4x8( {4'h2}, s2c ) ^ mul4x8( {4'h3}, s3c );
  assign m3c = mul4x8( {4'h3}, s0c ) ^ mul4x8( {4'h1}, s1c ) ^ mul4x8( {4'h1}, s2c ) ^ mul4x8( {4'h2}, s3c );

  // Multiplied
  function [7:0] mul4x8;
  input    [3:0] mx;
  input    [7:0] sc;

  reg      [7:0] sxm0, sxm1, sxm2, sxm3;
  reg     [10:0] temp;
  reg      [7:0] c0, c1, c2;      // Carry

  begin
    sxm0 = sc & {8{mx[0]}};
    sxm1 = sc & {8{mx[1]}};
    sxm2 = sc & {8{mx[2]}};
    sxm3 = sc & {8{mx[3]}};

    temp = {3'b000, sxm0} ^ {2'b00, sxm1, 1'b0} ^ {1'b00, sxm2, 2'b00} ^ {sxm3, 3'b000};

    c0 = ( temp[ 8] == 1'b1 )? 8'h1B : 8'h00;
    c1 = ( temp[ 9] == 1'b1 )? (8'h1B << 1) : 8'h00;
    c2 = ( temp[10] == 1'b1 )? (8'h1B << 2) : 8'h00;

    mul4x8 = temp[7:0] ^ c0 ^ c1 ^ c2;
  end
  endfunction

endmodule

/////////////////////////////////////////////////////////////////////////////////////////////////////////
// Module Name         : inv_miscolumns
/////////////////////////////////////////////////////////////////////////////////////////////////////////
module inv_mixcolumn (
  input     [7:0]  s0c, s1c, s2c, s3c,
  output    [7:0]  m0c, m1c, m2c, m3c
);

// ==============================================
//   Equasions
// ==============================================
  assign m0c = mul4x8( {4'he}, s0c ) ^ mul4x8( {4'hb}, s1c ) ^ mul4x8( {4'hd}, s2c ) ^ mul4x8( {4'h9}, s3c );
  assign m1c = mul4x8( {4'h9}, s0c ) ^ mul4x8( {4'he}, s1c ) ^ mul4x8( {4'hb}, s2c ) ^ mul4x8( {4'hd}, s3c );
  assign m2c = mul4x8( {4'hd}, s0c ) ^ mul4x8( {4'h9}, s1c ) ^ mul4x8( {4'he}, s2c ) ^ mul4x8( {4'hb}, s3c );
  assign m3c = mul4x8( {4'hb}, s0c ) ^ mul4x8( {4'hd}, s1c ) ^ mul4x8( {4'h9}, s2c ) ^ mul4x8( {4'he}, s3c );

  function [7:0] mul4x8;
  input    [3:0] mx;
  input    [7:0] sc;
  reg      [7:0] sxm0, sxm1, sxm2, sxm3;
  reg     [10:0] temp;
  reg      [7:0] c0, c1, c2;
  begin
    sxm0 = sc & {8{mx[0]}};
    sxm1 = sc & {8{mx[1]}};
    sxm2 = sc & {8{mx[2]}};
    sxm3 = sc & {8{mx[3]}};

    temp = {3'b000, sxm0} ^ {2'b00, sxm1, 1'b0} ^ {1'b00, sxm2, 2'b00} ^ {sxm3, 3'b000};

    c0 = ( temp[8] == 1'b1 )? 8'h1B : 8'h00;
    c1 = ( temp[9] == 1'b1 )? (8'h1B << 1) : 8'h00;
    c2 = ( temp[10] == 1'b1 )? (8'h1B << 2) : 8'h00;

    mul4x8 = temp[7:0] ^ c0 ^ c1 ^ c2;
  end
  endfunction
endmodule

/////////////////////////////////////////////////////////////////////////////////////////////////////////
// Module Name         : subbytes
/////////////////////////////////////////////////////////////////////////////////////////////////////////
module subbytes (
  input     [7:0]  a00, a10, a20, a30,    // Data input.
  input     [7:0]  a01, a11, a21, a31,    // Data input.
  input     [7:0]  a02, a12, a22, a32,    // Data input.
  input     [7:0]  a03, a13, a23, a33,    // Data input.

  output    [7:0]  b00, b10, b20, b30,    // data output.
  output    [7:0]  b01, b11, b21, b31,    // data output.
  output    [7:0]  b02, b12, b22, b32,    // data output.
  output    [7:0]  b03, b13, b23, b33     // data output.
);

// ========================================================
// Equasions
// ========================================================
  assign b00 = s_box( a00 );
  assign b10 = s_box( a10 );
  assign b20 = s_box( a20 );
  assign b30 = s_box( a30 );

  assign b01 = s_box( a01 );
  assign b11 = s_box( a11 );
  assign b21 = s_box( a21 );
  assign b31 = s_box( a31 );

  assign b02 = s_box( a02 );
  assign b12 = s_box( a12 );
  assign b22 = s_box( a22 );
  assign b32 = s_box( a32 );

  assign b03 = s_box( a03 );
  assign b13 = s_box( a13 );
  assign b23 = s_box( a23 );
  assign b33 = s_box( a33 );


  function [7:0] s_box;
  input    [7:0] aij;
  reg      [7:0] sb[0:255];
  begin
    { sb[  0],sb[  1],sb[  2],sb[  3],sb[  4],sb[  5],sb[  6],sb[  7],sb[  8],sb[  9],sb[ 10],sb[ 11],sb[ 12],sb[ 13],sb[ 14],sb[ 15],
      sb[ 16],sb[ 17],sb[ 18],sb[ 19],sb[ 20],sb[ 21],sb[ 22],sb[ 23],sb[ 24],sb[ 25],sb[ 26],sb[ 27],sb[ 28],sb[ 29],sb[ 30],sb[ 31],
      sb[ 32],sb[ 33],sb[ 34],sb[ 35],sb[ 36],sb[ 37],sb[ 38],sb[ 39],sb[ 40],sb[ 41],sb[ 42],sb[ 43],sb[ 44],sb[ 45],sb[ 46],sb[ 47],
      sb[ 48],sb[ 49],sb[ 50],sb[ 51],sb[ 52],sb[ 53],sb[ 54],sb[ 55],sb[ 56],sb[ 57],sb[ 58],sb[ 59],sb[ 60],sb[ 61],sb[ 62],sb[ 63],
      sb[ 64],sb[ 65],sb[ 66],sb[ 67],sb[ 68],sb[ 69],sb[ 70],sb[ 71],sb[ 72],sb[ 73],sb[ 74],sb[ 75],sb[ 76],sb[ 77],sb[ 78],sb[ 79],
      sb[ 80],sb[ 81],sb[ 82],sb[ 83],sb[ 84],sb[ 85],sb[ 86],sb[ 87],sb[ 88],sb[ 89],sb[ 90],sb[ 91],sb[ 92],sb[ 93],sb[ 94],sb[ 95],
      sb[ 96],sb[ 97],sb[ 98],sb[ 99],sb[100],sb[101],sb[102],sb[103],sb[104],sb[105],sb[106],sb[107],sb[108],sb[109],sb[110],sb[111],
      sb[112],sb[113],sb[114],sb[115],sb[116],sb[117],sb[118],sb[119],sb[120],sb[121],sb[122],sb[123],sb[124],sb[125],sb[126],sb[127],
      sb[128],sb[129],sb[130],sb[131],sb[132],sb[133],sb[134],sb[135],sb[136],sb[137],sb[138],sb[139],sb[140],sb[141],sb[142],sb[143],
      sb[144],sb[145],sb[146],sb[147],sb[148],sb[149],sb[150],sb[151],sb[152],sb[153],sb[154],sb[155],sb[156],sb[157],sb[158],sb[159],
      sb[160],sb[161],sb[162],sb[163],sb[164],sb[165],sb[166],sb[167],sb[168],sb[169],sb[170],sb[171],sb[172],sb[173],sb[174],sb[175],
      sb[176],sb[177],sb[178],sb[179],sb[180],sb[181],sb[182],sb[183],sb[184],sb[185],sb[186],sb[187],sb[188],sb[189],sb[190],sb[191],
      sb[192],sb[193],sb[194],sb[195],sb[196],sb[197],sb[198],sb[199],sb[200],sb[201],sb[202],sb[203],sb[204],sb[205],sb[206],sb[207],
      sb[208],sb[209],sb[210],sb[211],sb[212],sb[213],sb[214],sb[215],sb[216],sb[217],sb[218],sb[219],sb[220],sb[221],sb[222],sb[223],
      sb[224],sb[225],sb[226],sb[227],sb[228],sb[229],sb[230],sb[231],sb[232],sb[233],sb[234],sb[235],sb[236],sb[237],sb[238],sb[239],
      sb[240],sb[241],sb[242],sb[243],sb[244],sb[245],sb[246],sb[247],sb[248],sb[249],sb[250],sb[251],sb[252],sb[253],sb[254],sb[255]
    } =

    { 8'h63, 8'h7c, 8'h77, 8'h7b, 8'hf2, 8'h6b, 8'h6f, 8'hc5, 8'h30, 8'h01, 8'h67, 8'h2b, 8'hfe, 8'hd7, 8'hab, 8'h76,
      8'hca, 8'h82, 8'hc9, 8'h7d, 8'hfa, 8'h59, 8'h47, 8'hf0, 8'had, 8'hd4, 8'ha2, 8'haf, 8'h9c, 8'ha4, 8'h72, 8'hc0,
      8'hb7, 8'hfd, 8'h93, 8'h26, 8'h36, 8'h3f, 8'hf7, 8'hcc, 8'h34, 8'ha5, 8'he5, 8'hf1, 8'h71, 8'hd8, 8'h31, 8'h15,
      8'h04, 8'hc7, 8'h23, 8'hc3, 8'h18, 8'h96, 8'h05, 8'h9a, 8'h07, 8'h12, 8'h80, 8'he2, 8'heb, 8'h27, 8'hb2, 8'h75,
      8'h09, 8'h83, 8'h2c, 8'h1a, 8'h1b, 8'h6e, 8'h5a, 8'ha0, 8'h52, 8'h3b, 8'hd6, 8'hb3, 8'h29, 8'he3, 8'h2f, 8'h84,
      8'h53, 8'hd1, 8'h00, 8'hed, 8'h20, 8'hfc, 8'hb1, 8'h5b, 8'h6a, 8'hcb, 8'hbe, 8'h39, 8'h4a, 8'h4c, 8'h58, 8'hcf,
      8'hd0, 8'hef, 8'haa, 8'hfb, 8'h43, 8'h4d, 8'h33, 8'h85, 8'h45, 8'hf9, 8'h02, 8'h7f, 8'h50, 8'h3c, 8'h9f, 8'ha8,
      8'h51, 8'ha3, 8'h40, 8'h8f, 8'h92, 8'h9d, 8'h38, 8'hf5, 8'hbc, 8'hb6, 8'hda, 8'h21, 8'h10, 8'hff, 8'hf3, 8'hd2,
      8'hcd, 8'h0c, 8'h13, 8'hec, 8'h5f, 8'h97, 8'h44, 8'h17, 8'hc4, 8'ha7, 8'h7e, 8'h3d, 8'h64, 8'h5d, 8'h19, 8'h73,
      8'h60, 8'h81, 8'h4f, 8'hdc, 8'h22, 8'h2a, 8'h90, 8'h88, 8'h46, 8'hee, 8'hb8, 8'h14, 8'hde, 8'h5e, 8'h0b, 8'hdb,
      8'he0, 8'h32, 8'h3a, 8'h0a, 8'h49, 8'h06, 8'h24, 8'h5c, 8'hc2, 8'hd3, 8'hac, 8'h62, 8'h91, 8'h95, 8'he4, 8'h79,
      8'he7, 8'hc8, 8'h37, 8'h6d, 8'h8d, 8'hd5, 8'h4e, 8'ha9, 8'h6c, 8'h56, 8'hf4, 8'hea, 8'h65, 8'h7a, 8'hae, 8'h08,
      8'hba, 8'h78, 8'h25, 8'h2e, 8'h1c, 8'ha6, 8'hb4, 8'hc6, 8'he8, 8'hdd, 8'h74, 8'h1f, 8'h4b, 8'hbd, 8'h8b, 8'h8a,
      8'h70, 8'h3e, 8'hb5, 8'h66, 8'h48, 8'h03, 8'hf6, 8'h0e, 8'h61, 8'h35, 8'h57, 8'hb9, 8'h86, 8'hc1, 8'h1d, 8'h9e,
      8'he1, 8'hf8, 8'h98, 8'h11, 8'h69, 8'hd9, 8'h8e, 8'h94, 8'h9b, 8'h1e, 8'h87, 8'he9, 8'hce, 8'h55, 8'h28, 8'hdf,
      8'h8c, 8'ha1, 8'h89, 8'h0d, 8'hbf, 8'he6, 8'h42, 8'h68, 8'h41, 8'h99, 8'h2d, 8'h0f, 8'hb0, 8'h54, 8'hbb, 8'h16
    };

    s_box =sb[aij];
  end
  endfunction

endmodule
/////////////////////////////////////////////////////////////////////////////////////////////////////////
// Module Name         : subbytes
/////////////////////////////////////////////////////////////////////////////////////////////////////////
module subbytes0 (
  input     [7:0]  a00, a10, a20, a30,    // Data input.
  input     [7:0]  a01, a11, a21, a31,    // Data input.
  input     [7:0]  a02, a12, a22, a32,    // Data input.
  input     [7:0]  a03, a13, a23, a33,    // Data input.
  input   [127:0]  random,

  output    [7:0]  b00, b10, b20, b30,    // data output.
  output    [7:0]  b01, b11, b21, b31,    // data output.
  output    [7:0]  b02, b12, b22, b32,    // data output.
  output    [7:0]  b03, b13, b23, b33     // data output.
);

// ========================================================
// Equasions
// ========================================================
  assign b00 = s_box( a00,random[127:120] );
  assign b10 = s_box( a10,random[119:112] );
  assign b20 = s_box( a20,random[111:104] );
  assign b30 = s_box( a30,random[103: 96] );

  assign b01 = s_box( a01,random[95:88] );
  assign b11 = s_box( a11,random[87:80] );
  assign b21 = s_box( a21,random[79:72] );
  assign b31 = s_box( a31,random[71:64] );

  assign b02 = s_box( a02,random[63:56] );
  assign b12 = s_box( a12,random[55:48] );
  assign b22 = s_box( a22,random[47:40] );
  assign b32 = s_box( a32,random[39:32] );

  assign b03 = s_box( a03,random[31:24] );
  assign b13 = s_box( a13,random[23:16] );
  assign b23 = s_box( a23,random[15: 8] );
  assign b33 = s_box( a33,random[ 7: 0] );


  function [7:0] s_box;
  input    [7:0] aij;
  input    [7:0] r;
  reg      [7:0] sb[0:255];
  begin
    { sb[  0],sb[  1],sb[  2],sb[  3],sb[  4],sb[  5],sb[  6],sb[  7],sb[  8],sb[  9],sb[ 10],sb[ 11],sb[ 12],sb[ 13],sb[ 14],sb[ 15],
      sb[ 16],sb[ 17],sb[ 18],sb[ 19],sb[ 20],sb[ 21],sb[ 22],sb[ 23],sb[ 24],sb[ 25],sb[ 26],sb[ 27],sb[ 28],sb[ 29],sb[ 30],sb[ 31],
      sb[ 32],sb[ 33],sb[ 34],sb[ 35],sb[ 36],sb[ 37],sb[ 38],sb[ 39],sb[ 40],sb[ 41],sb[ 42],sb[ 43],sb[ 44],sb[ 45],sb[ 46],sb[ 47],
      sb[ 48],sb[ 49],sb[ 50],sb[ 51],sb[ 52],sb[ 53],sb[ 54],sb[ 55],sb[ 56],sb[ 57],sb[ 58],sb[ 59],sb[ 60],sb[ 61],sb[ 62],sb[ 63],
      sb[ 64],sb[ 65],sb[ 66],sb[ 67],sb[ 68],sb[ 69],sb[ 70],sb[ 71],sb[ 72],sb[ 73],sb[ 74],sb[ 75],sb[ 76],sb[ 77],sb[ 78],sb[ 79],
      sb[ 80],sb[ 81],sb[ 82],sb[ 83],sb[ 84],sb[ 85],sb[ 86],sb[ 87],sb[ 88],sb[ 89],sb[ 90],sb[ 91],sb[ 92],sb[ 93],sb[ 94],sb[ 95],
      sb[ 96],sb[ 97],sb[ 98],sb[ 99],sb[100],sb[101],sb[102],sb[103],sb[104],sb[105],sb[106],sb[107],sb[108],sb[109],sb[110],sb[111],
      sb[112],sb[113],sb[114],sb[115],sb[116],sb[117],sb[118],sb[119],sb[120],sb[121],sb[122],sb[123],sb[124],sb[125],sb[126],sb[127],
      sb[128],sb[129],sb[130],sb[131],sb[132],sb[133],sb[134],sb[135],sb[136],sb[137],sb[138],sb[139],sb[140],sb[141],sb[142],sb[143],
      sb[144],sb[145],sb[146],sb[147],sb[148],sb[149],sb[150],sb[151],sb[152],sb[153],sb[154],sb[155],sb[156],sb[157],sb[158],sb[159],
      sb[160],sb[161],sb[162],sb[163],sb[164],sb[165],sb[166],sb[167],sb[168],sb[169],sb[170],sb[171],sb[172],sb[173],sb[174],sb[175],
      sb[176],sb[177],sb[178],sb[179],sb[180],sb[181],sb[182],sb[183],sb[184],sb[185],sb[186],sb[187],sb[188],sb[189],sb[190],sb[191],
      sb[192],sb[193],sb[194],sb[195],sb[196],sb[197],sb[198],sb[199],sb[200],sb[201],sb[202],sb[203],sb[204],sb[205],sb[206],sb[207],
      sb[208],sb[209],sb[210],sb[211],sb[212],sb[213],sb[214],sb[215],sb[216],sb[217],sb[218],sb[219],sb[220],sb[221],sb[222],sb[223],
      sb[224],sb[225],sb[226],sb[227],sb[228],sb[229],sb[230],sb[231],sb[232],sb[233],sb[234],sb[235],sb[236],sb[237],sb[238],sb[239],
      sb[240],sb[241],sb[242],sb[243],sb[244],sb[245],sb[246],sb[247],sb[248],sb[249],sb[250],sb[251],sb[252],sb[253],sb[254],sb[255]
    } =

    { 8'hee^r,8'h46^r,8'h14^r,8'hb8^r,8'h5e^r,8'hde^r,8'hdb^r,8'h0b^r,8'h81^r,8'h60^r,8'hdc^r,8'h4f^r,8'h2a^r,8'h22^r,8'h88^r,8'h90^r,
		8'ha7^r,8'hc4^r,8'h3d^r,8'h7e^r,8'h5d^r,8'h64^r,8'h73^r,8'h19^r,8'h0c^r,8'hcd^r,8'hec^r,8'h13^r,8'h97^r,8'h5f^r,8'h17^r,8'h44^r,
		8'h56^r,8'h6c^r,8'hea^r,8'hf4^r,8'h7a^r,8'h65^r,8'h08^r,8'hae^r,8'hc8^r,8'he7^r,8'h6d^r,8'h37^r,8'hd5^r,8'h8d^r,8'ha9^r,8'h4e^r,
		8'hd3^r,8'hc2^r,8'h62^r,8'hac^r,8'h95^r,8'h91^r,8'h79^r,8'he4^r,8'h32^r,8'he0^r,8'h0a^r,8'h3a^r,8'h06^r,8'h49^r,8'h5c^r,8'h24^r,
		8'h35^r,8'h61^r,8'hb9^r,8'h57^r,8'hc1^r,8'h86^r,8'h9e^r,8'h1d^r,8'h3e^r,8'h70^r,8'h66^r,8'hb5^r,8'h03^r,8'h48^r,8'h0e^r,8'hf6^r,
		8'hdd^r,8'he8^r,8'h1f^r,8'h74^r,8'hbd^r,8'h4b^r,8'h8a^r,8'h8b^r,8'h78^r,8'hba^r,8'h2e^r,8'h25^r,8'ha6^r,8'h1c^r,8'hc6^r,8'hb4^r,
		8'h99^r,8'h41^r,8'h0f^r,8'h2d^r,8'h54^r,8'hb0^r,8'h16^r,8'hbb^r,8'ha1^r,8'h8c^r,8'h0d^r,8'h89^r,8'he6^r,8'hbf^r,8'h68^r,8'h42^r,
		8'h1e^r,8'h9b^r,8'he9^r,8'h87^r,8'h55^r,8'hce^r,8'hdf^r,8'h28^r,8'hf8^r,8'he1^r,8'h11^r,8'h98^r,8'hd9^r,8'h69^r,8'h94^r,8'h8e^r,
		8'hd4^r,8'had^r,8'haf^r,8'ha2^r,8'ha4^r,8'h9c^r,8'hc0^r,8'h72^r,8'h82^r,8'hca^r,8'h7d^r,8'hc9^r,8'h59^r,8'hfa^r,8'hf0^r,8'h47^r,
		8'h01^r,8'h30^r,8'h2b^r,8'h67^r,8'hd7^r,8'hfe^r,8'h76^r,8'hab^r,8'h7c^r,8'h63^r,8'h7b^r,8'h77^r,8'h6b^r,8'hf2^r,8'hc5^r,8'h6f^r,
		8'h12^r,8'h07^r,8'he2^r,8'h80^r,8'h27^r,8'heb^r,8'h75^r,8'hb2^r,8'hc7^r,8'h04^r,8'hc3^r,8'h23^r,8'h96^r,8'h18^r,8'h9a^r,8'h05^r,
		8'ha5^r,8'h34^r,8'hf1^r,8'he5^r,8'hd8^r,8'h71^r,8'h15^r,8'h31^r,8'hfd^r,8'hb7^r,8'h26^r,8'h93^r,8'h3f^r,8'h36^r,8'hcc^r,8'hf7^r,
		8'hcb^r,8'h6a^r,8'h39^r,8'hbe^r,8'h4c^r,8'h4a^r,8'hcf^r,8'h58^r,8'hd1^r,8'h53^r,8'hed^r,8'h00^r,8'hfc^r,8'h20^r,8'h5b^r,8'hb1^r,
		8'h3b^r,8'h52^r,8'hb3^r,8'hd6^r,8'he3^r,8'h29^r,8'h84^r,8'h2f^r,8'h83^r,8'h09^r,8'h1a^r,8'h2c^r,8'h6e^r,8'h1b^r,8'ha0^r,8'h5a^r,
		8'hb6^r,8'hbc^r,8'h21^r,8'hda^r,8'hff^r,8'h10^r,8'hd2^r,8'hf3^r,8'ha3^r,8'h51^r,8'h8f^r,8'h40^r,8'h9d^r,8'h92^r,8'hf5^r,8'h38^r,
		8'hf9^r,8'h45^r,8'h7f^r,8'h02^r,8'h3c^r,8'h50^r,8'ha8^r,8'h9f^r,8'hef^r,8'hd0^r,8'hfb^r,8'haa^r,8'h4d^r,8'h43^r,8'h85^r,8'h33^r
    };

    s_box =sb[aij];
  end
  endfunction

endmodule
