subject memori access time wa re sram and simm sale ben elliston write msg id aa f n z fidonet org post mon apr organ compact solut canberra act australia k of ns sram by my wai of think michael how could thi memori be static ram if it ha a speed rate i didn t think sram need a refresh time doesn t that make it fast dram thi chip would take ns to return valid data after be issu an address refresh time none for sram as you point out is a differ paramet and is not gener refer to except by motherboard design cheer ben ben elliston bachelor of engin comput engin univers of canberra email tp jarrah canberra edu au uucp uunet munnari sserv adfa oz au compsol root fidonet if a train station is where the train stop what s a workstat origin compact solut canberra act australia doug ok vancouv canada doug ok mindlink bc ca 