xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_icon -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_ila -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_vio -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -p xc6vlx130t-ff1156-1 glib_top.ngc glib_top.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o glib_top_map.ncd glib_top.ngd glib_top.pcf 
par -w -intstyle ise -ol high -mt off glib_top_map.ncd glib_top.ncd glib_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf 
bitgen -intstyle ise -f glib_top.ut glib_top.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_icon -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_ila -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_vio -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -p xc6vlx130t-ff1156-1 glib_top.ngc glib_top.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o glib_top_map.ncd glib_top.ngd glib_top.pcf 
par -w -intstyle ise -ol high -mt off glib_top_map.ncd glib_top.ncd glib_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf 
bitgen -intstyle ise -f glib_top.ut glib_top.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_icon -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_ila -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_vio -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -p xc6vlx130t-ff1156-1 glib_top.ngc glib_top.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o glib_top_map.ncd glib_top.ngd glib_top.pcf 
par -w -intstyle ise -ol high -mt off glib_top_map.ncd glib_top.ncd glib_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf 
bitgen -intstyle ise -f glib_top.ut glib_top.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_icon -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_ila -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_vio -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -p xc6vlx130t-ff1156-1 glib_top.ngc glib_top.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o glib_top_map.ncd glib_top.ngd glib_top.pcf 
par -w -intstyle ise -ol high -mt off glib_top_map.ncd glib_top.ncd glib_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf 
bitgen -intstyle ise -f glib_top.ut glib_top.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_icon -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_ila -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_vio -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ipcore_dir -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -p xc6vlx130t-ff1156-1 glib_top.ngc glib_top.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o glib_top_map.ncd glib_top.ngd glib_top.pcf 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_icon -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_ila -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_vio -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ipcore_dir -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -p xc6vlx130t-ff1156-1 glib_top.ngc glib_top.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o glib_top_map.ncd glib_top.ngd glib_top.pcf 
ngdbuild -intstyle ise -dd _ngo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_icon -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_ila -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_vio -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ipcore_dir -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -p xc6vlx130t-ff1156-1 glib_top.ngc glib_top.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o glib_top_map.ncd glib_top.ngd glib_top.pcf 
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o glib_top_map.ncd glib_top.ngd glib_top.pcf 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_icon -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_ila -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_vio -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ipcore_dir -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -p xc6vlx130t-ff1156-1 glib_top.ngc glib_top.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o glib_top_map.ncd glib_top.ngd glib_top.pcf 
par -w -intstyle ise -ol high -mt off glib_top_map.ncd glib_top.ncd glib_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf 
bitgen -intstyle ise -f glib_top.ut glib_top.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_icon -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_ila -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_vio -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ipcore_dir -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -p xc6vlx130t-ff1156-1 glib_top.ngc glib_top.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o glib_top_map.ncd glib_top.ngd glib_top.pcf 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_icon -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_ila -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_vio -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ipcore_dir -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -p xc6vlx130t-ff1156-1 glib_top.ngc glib_top.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o glib_top_map.ncd glib_top.ngd glib_top.pcf 
par -w -intstyle ise -ol high -mt off glib_top_map.ncd glib_top.ncd glib_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf 
bitgen -intstyle ise -f glib_top.ut glib_top.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_icon -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_ila -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_vio -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir -sd ipcore_dir -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -p xc6vlx130t-ff1156-1 glib_top.ngc glib_top.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o glib_top_map.ncd glib_top.ngd glib_top.pcf 
par -w -intstyle ise -ol high -mt off glib_top_map.ncd glib_top.ncd glib_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf 
bitgen -intstyle ise -f glib_top.ut glib_top.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_icon -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_ila -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_vio -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir -sd ipcore_dir -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -p xc6vlx130t-ff1156-1 glib_top.ngc glib_top.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o glib_top_map.ncd glib_top.ngd glib_top.pcf 
par -w -intstyle ise -ol high -mt off glib_top_map.ncd glib_top.ncd glib_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf 
bitgen -intstyle ise -f glib_top.ut glib_top.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_icon -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_ila -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_vio -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir -sd ipcore_dir -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -p xc6vlx130t-ff1156-1 glib_top.ngc glib_top.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o glib_top_map.ncd glib_top.ngd glib_top.pcf 
par -w -intstyle ise -ol high -mt off glib_top_map.ncd glib_top.ncd glib_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf 
bitgen -intstyle ise -f glib_top.ut glib_top.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_icon -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_ila -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_vio -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir -sd ipcore_dir -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -p xc6vlx130t-ff1156-1 glib_top.ngc glib_top.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o glib_top_map.ncd glib_top.ngd glib_top.pcf 
par -w -intstyle ise -ol high -mt off glib_top_map.ncd glib_top.ncd glib_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf 
bitgen -intstyle ise -f glib_top.ut glib_top.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_icon -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_ila -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_vio -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir -sd ipcore_dir -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -p xc6vlx130t-ff1156-1 glib_top.ngc glib_top.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o glib_top_map.ncd glib_top.ngd glib_top.pcf 
par -w -intstyle ise -ol high -mt off glib_top_map.ncd glib_top.ncd glib_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf 
bitgen -intstyle ise -f glib_top.ut glib_top.ncd 
bitgen -intstyle ise -f glib_top.ut glib_top.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_icon -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_ila -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_vio -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir -sd ipcore_dir -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -p xc6vlx130t-ff1156-1 glib_top.ngc glib_top.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o glib_top_map.ncd glib_top.ngd glib_top.pcf 
par -w -intstyle ise -ol high -mt off glib_top_map.ncd glib_top.ncd glib_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf 
bitgen -intstyle ise -f glib_top.ut glib_top.ncd 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
xst -intstyle ise -ifn "D:/cern/glib/tries/try1/glib_top.xst" -ofn "D:/cern/glib/tries/try1/glib_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_icon -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_ila -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_vio -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir -sd ipcore_dir -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem -sd ../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_rx/rx_dpram -sd ../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_tx/tx_dpram -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll -sd ../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -sd ../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst -nt timestamp -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf -uc D:/cern/glib/gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf -p xc6vlx130t-ff1156-1 glib_top.ngc glib_top.ngd  
map -intstyle ise -p xc6vlx130t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o glib_top_map.ncd glib_top.ngd glib_top.pcf 
par -w -intstyle ise -ol high -mt off glib_top_map.ncd glib_top.ncd glib_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf 
bitgen -intstyle ise -f glib_top.ut glib_top.ncd 
