Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.1.259.1

Sun Oct  6 12:10:09 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_jb_impl_1.twr lab3_jb_impl_1.udb -gui -msgset C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 100000 [get_pins {lf_osc/CLKLF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 66.6012%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 7 Start Points         |           Type           
-------------------------------------------------------------------
select_i3/Q                             |          No required time
select_i2/Q                             |          No required time
select_i1/Q                             |          No required time
select_i0/Q                             |          No required time
power__i2/Q                             |          No required time
power__i1/Q                             |          No required time
select_i5/Q                             |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         7
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 7 End Points          |           Type           
-------------------------------------------------------------------
{counter_115_125__i4/SR   counter_115_125__i5/SR}                           
                                        |           No arrival time
{counter_115_125__i2/SR   counter_115_125__i3/SR}                           
                                        |           No arrival time
counter_115_125__i1/SR                  |           No arrival time
{select_i3/SR   select_i2/SR}           |           No arrival time
{select_i1/SR   select_i0/SR}           |           No arrival time
{power__i2/SR   power__i1/SR}           |           No arrival time
select_i5/D                             |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         7
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
col_sync[0]                             |                     input
col_sync[1]                             |                     input
col_sync[2]                             |                     input
col_sync[3]                             |                     input
reset                                   |                     input
power[0]                                |                    output
power[1]                                |                    output
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        14
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
fsm/i344_4_lut_4_lut/D	->	fsm/i344_4_lut_4_lut/Z

++++ Loop2
fsm/i340_4_lut_4_lut/D	->	fsm/i340_4_lut_4_lut/Z

++++ Loop3
fsm/i348_4_lut_4_lut/D	->	fsm/i348_4_lut_4_lut/Z

++++ Loop4
fsm/i346_4_lut_4_lut/D	->	fsm/i346_4_lut_4_lut/Z

++++ Loop5
fsm/i352_4_lut/A	->	fsm/i352_4_lut/Z

++++ Loop6
fsm/i354_3_lut/A	->	fsm/i354_3_lut/Z

++++ Loop7
fsm/i356_4_lut/A	->	fsm/i356_4_lut/Z

++++ Loop8
fsm/i342_3_lut/A	->	fsm/i342_3_lut/Z

++++ Loop9
fsm/i350_3_lut/A	->	fsm/i350_3_lut/Z

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 100000 [get_pins {lf_osc/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |       99820.000 ns |          0.010 MHz 
lf_osc/CLKLF (MPW)                      |   (50% duty cycle) |       99820.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
fsm/state_i0/D                           |99984.879 ns 
fsm/state_i2/D                           |99984.879 ns 
fsm/state_i4/D                           |99985.210 ns 
fsm/right__i1/D                          |99985.778 ns 
fsm/right__i2/D                          |99985.844 ns 
fsm/right__i4/D                          |99985.844 ns 
fsm/right__i3/D                          |99985.897 ns 
{fsm/left__i4/SP   fsm/left__i3/SP}      |99986.082 ns 
fsm/state_i3/D                           |99986.359 ns 
{fsm/left__i2/SP   fsm/left__i1/SP}      |99986.598 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : fsm/dbOFF_117__i2/Q  (SLICE_R14C8B)
Path End         : fsm/state_i0/D  (SLICE_R17C7C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 7
Delay Ratio      : 72.1% (route), 27.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99984.879 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  29      
fsm/int_osc                                                   NET DELAY           5.499                  5.499  29      
{fsm/dbOFF_117__i1/CK   fsm/dbOFF_117__i2/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
fsm/dbOFF_117__i2/CK->fsm/dbOFF_117__i2/Q
                                          SLICE_R14C8B        CLK_TO_Q1_DELAY     1.388                  6.887  2       
fsm/dbOFF[2]                                                  NET DELAY           2.141                  9.028  2       
fsm/i9_4_lut/D->fsm/i9_4_lut/Z            SLICE_R15C9A        A1_TO_F1_DELAY      0.449                  9.477  1       
fsm/n22_adj_105                                               NET DELAY           2.168                 11.645  1       
fsm/i11_4_lut/B->fsm/i11_4_lut/Z          SLICE_R15C8A        D1_TO_F1_DELAY      0.476                 12.121  1       
fsm/n24                                                       NET DELAY           0.304                 12.425  1       
fsm/i12_4_lut/B->fsm/i12_4_lut/Z          SLICE_R15C8B        C0_TO_F0_DELAY      0.476                 12.901  1       
fsm/n1211                                                     NET DELAY           0.304                 13.205  1       
fsm/i1_4_lut/C->fsm/i1_4_lut/Z            SLICE_R15C8B        C1_TO_F1_DELAY      0.449                 13.654  5       
fsm/nextstate_0__N_57                                         NET DELAY           3.675                 17.329  5       
fsm/i342_3_lut/C->fsm/i342_3_lut/Z        SLICE_R17C6C        B0_TO_F0_DELAY      0.449                 17.778  3       
fsm/nextstate[0]                                              NET DELAY           2.168                 19.946  3       
fsm.SLICE_26/D1->fsm.SLICE_26/F1          SLICE_R17C7C        D1_TO_F1_DELAY      0.476                 20.422  1       
fsm.state_4__N_58[0]$n5                                       NET DELAY           0.000                 20.422  1       
fsm/state_i0/D                                                ENDPOINT            0.000                 20.422  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  29      
fsm/int_osc                                                   NET DELAY           5.499             100005.499  29      
{fsm/state_i1/CK   fsm/state_i0/CK}                           CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(20.422)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99984.879  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/dbOFF_117__i2/Q  (SLICE_R14C8B)
Path End         : fsm/state_i2/D  (SLICE_R15C6C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 7
Delay Ratio      : 72.1% (route), 27.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99984.879 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  29      
fsm/int_osc                                                   NET DELAY           5.499                  5.499  29      
{fsm/dbOFF_117__i1/CK   fsm/dbOFF_117__i2/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
fsm/dbOFF_117__i2/CK->fsm/dbOFF_117__i2/Q
                                          SLICE_R14C8B        CLK_TO_Q1_DELAY     1.388                  6.887  2       
fsm/dbOFF[2]                                                  NET DELAY           2.141                  9.028  2       
fsm/i9_4_lut/D->fsm/i9_4_lut/Z            SLICE_R15C9A        A1_TO_F1_DELAY      0.449                  9.477  1       
fsm/n22_adj_105                                               NET DELAY           2.168                 11.645  1       
fsm/i11_4_lut/B->fsm/i11_4_lut/Z          SLICE_R15C8A        D1_TO_F1_DELAY      0.476                 12.121  1       
fsm/n24                                                       NET DELAY           0.304                 12.425  1       
fsm/i12_4_lut/B->fsm/i12_4_lut/Z          SLICE_R15C8B        C0_TO_F0_DELAY      0.476                 12.901  1       
fsm/n1211                                                     NET DELAY           0.304                 13.205  1       
fsm/i1_4_lut/C->fsm/i1_4_lut/Z            SLICE_R15C8B        C1_TO_F1_DELAY      0.449                 13.654  5       
fsm/nextstate_0__N_57                                         NET DELAY           3.080                 16.734  5       
fsm/i352_4_lut/C->fsm/i352_4_lut/Z        SLICE_R16C7B        B0_TO_F0_DELAY      0.449                 17.183  3       
fsm/nextstate[2]                                              NET DELAY           2.763                 19.946  3       
fsm.SLICE_24/D1->fsm.SLICE_24/F1          SLICE_R15C6C        D1_TO_F1_DELAY      0.476                 20.422  1       
fsm.state_4__N_58[2]$n3                                       NET DELAY           0.000                 20.422  1       
fsm/state_i2/D                                                ENDPOINT            0.000                 20.422  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  29      
fsm/int_osc                                                   NET DELAY           5.499             100005.499  29      
{fsm/state_i3/CK   fsm/state_i2/CK}                           CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(20.422)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99984.879  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/dbOFF_117__i2/Q  (SLICE_R14C8B)
Path End         : fsm/state_i4/D  (SLICE_R16C7C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 7
Delay Ratio      : 71.5% (route), 28.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99985.210 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  29      
fsm/int_osc                                                   NET DELAY           5.499                  5.499  29      
{fsm/dbOFF_117__i1/CK   fsm/dbOFF_117__i2/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
fsm/dbOFF_117__i2/CK->fsm/dbOFF_117__i2/Q
                                          SLICE_R14C8B        CLK_TO_Q1_DELAY     1.388                  6.887  2       
fsm/dbOFF[2]                                                  NET DELAY           2.141                  9.028  2       
fsm/i9_4_lut/D->fsm/i9_4_lut/Z            SLICE_R15C9A        A1_TO_F1_DELAY      0.449                  9.477  1       
fsm/n22_adj_105                                               NET DELAY           2.168                 11.645  1       
fsm/i11_4_lut/B->fsm/i11_4_lut/Z          SLICE_R15C8A        D1_TO_F1_DELAY      0.476                 12.121  1       
fsm/n24                                                       NET DELAY           0.304                 12.425  1       
fsm/i12_4_lut/B->fsm/i12_4_lut/Z          SLICE_R15C8B        C0_TO_F0_DELAY      0.476                 12.901  1       
fsm/n1211                                                     NET DELAY           0.304                 13.205  1       
fsm/i1_4_lut/C->fsm/i1_4_lut/Z            SLICE_R15C8B        C1_TO_F1_DELAY      0.449                 13.654  5       
fsm/nextstate_0__N_57                                         NET DELAY           3.080                 16.734  5       
fsm/i356_4_lut/C->fsm/i356_4_lut/Z        SLICE_R15C7C        B1_TO_F1_DELAY      0.449                 17.183  3       
fsm/nextstate[4]                                              NET DELAY           2.432                 19.615  3       
fsm.SLICE_115/C1->fsm.SLICE_115/F1        SLICE_R16C7C        C1_TO_F1_DELAY      0.476                 20.091  1       
fsm.state_4__N_58[4]$n1                                       NET DELAY           0.000                 20.091  1       
fsm/state_i4/D                                                ENDPOINT            0.000                 20.091  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  29      
fsm/int_osc                                                   NET DELAY           5.499             100005.499  29      
fsm/state_i4/CK                                               CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(20.091)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99985.210  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/dbON_119__i2/Q  (SLICE_R14C6B)
Path End         : fsm/right__i1/D  (SLICE_R15C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99985.778 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  29      
fsm/int_osc                                                   NET DELAY           5.499                  5.499  29      
{fsm/dbON_119__i1/CK   fsm/dbON_119__i2/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
fsm/dbON_119__i2/CK->fsm/dbON_119__i2/Q   SLICE_R14C6B        CLK_TO_Q1_DELAY     1.388                  6.887  2       
fsm/dbON[2]                                                   NET DELAY           2.736                  9.623  2       
fsm/i6_4_lut/D->fsm/i6_4_lut/Z            SLICE_R14C7C        A0_TO_F0_DELAY      0.449                 10.072  1       
fsm/n14_adj_100                                               NET DELAY           2.168                 12.240  1       
fsm/i7_4_lut/B->fsm/i7_4_lut/Z            SLICE_R15C7A        D1_TO_F1_DELAY      0.449                 12.689  2       
fsm/n894                                                      NET DELAY           2.168                 14.857  2       
fsm/i1263_3_lut/B->fsm/i1263_3_lut/Z      SLICE_R15C7D        D0_TO_F0_DELAY      0.449                 15.306  6       
fsm/n587                                                      NET DELAY           3.741                 19.047  6       
fsm/i333_3_lut/C->fsm/i333_3_lut/Z        SLICE_R15C4C        A1_TO_F1_DELAY      0.476                 19.523  1       
fsm/n596                                                      NET DELAY           0.000                 19.523  1       
fsm/right__i1/D                                               ENDPOINT            0.000                 19.523  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  29      
fsm/int_osc                                                   NET DELAY           5.499             100005.499  29      
{fsm/right__i2/CK   fsm/right__i1/CK}                         CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(19.523)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99985.778  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/dbON_119__i2/Q  (SLICE_R14C6B)
Path End         : fsm/right__i2/D  (SLICE_R15C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 77.0% (route), 23.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99985.844 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  29      
fsm/int_osc                                                   NET DELAY           5.499                  5.499  29      
{fsm/dbON_119__i1/CK   fsm/dbON_119__i2/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
fsm/dbON_119__i2/CK->fsm/dbON_119__i2/Q   SLICE_R14C6B        CLK_TO_Q1_DELAY     1.388                  6.887  2       
fsm/dbON[2]                                                   NET DELAY           2.736                  9.623  2       
fsm/i6_4_lut/D->fsm/i6_4_lut/Z            SLICE_R14C7C        A0_TO_F0_DELAY      0.449                 10.072  1       
fsm/n14_adj_100                                               NET DELAY           2.168                 12.240  1       
fsm/i7_4_lut/B->fsm/i7_4_lut/Z            SLICE_R15C7A        D1_TO_F1_DELAY      0.449                 12.689  2       
fsm/n894                                                      NET DELAY           2.168                 14.857  2       
fsm/i1263_3_lut/B->fsm/i1263_3_lut/Z      SLICE_R15C7D        D0_TO_F0_DELAY      0.449                 15.306  6       
fsm/n587                                                      NET DELAY           3.675                 18.981  6       
fsm/i334_3_lut/C->fsm/i334_3_lut/Z        SLICE_R15C4C        B0_TO_F0_DELAY      0.476                 19.457  1       
fsm/n597                                                      NET DELAY           0.000                 19.457  1       
fsm/right__i2/D                                               ENDPOINT            0.000                 19.457  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  29      
fsm/int_osc                                                   NET DELAY           5.499             100005.499  29      
{fsm/right__i2/CK   fsm/right__i1/CK}                         CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(19.457)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99985.844  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/dbON_119__i2/Q  (SLICE_R14C6B)
Path End         : fsm/right__i4/D  (SLICE_R15C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 77.0% (route), 23.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99985.844 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  29      
fsm/int_osc                                                   NET DELAY           5.499                  5.499  29      
{fsm/dbON_119__i1/CK   fsm/dbON_119__i2/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
fsm/dbON_119__i2/CK->fsm/dbON_119__i2/Q   SLICE_R14C6B        CLK_TO_Q1_DELAY     1.388                  6.887  2       
fsm/dbON[2]                                                   NET DELAY           2.736                  9.623  2       
fsm/i6_4_lut/D->fsm/i6_4_lut/Z            SLICE_R14C7C        A0_TO_F0_DELAY      0.449                 10.072  1       
fsm/n14_adj_100                                               NET DELAY           2.168                 12.240  1       
fsm/i7_4_lut/B->fsm/i7_4_lut/Z            SLICE_R15C7A        D1_TO_F1_DELAY      0.449                 12.689  2       
fsm/n894                                                      NET DELAY           2.168                 14.857  2       
fsm/i1263_3_lut/B->fsm/i1263_3_lut/Z      SLICE_R15C7D        D0_TO_F0_DELAY      0.449                 15.306  6       
fsm/n587                                                      NET DELAY           3.675                 18.981  6       
fsm/i336_3_lut/C->fsm/i336_3_lut/Z        SLICE_R15C4A        B0_TO_F0_DELAY      0.476                 19.457  1       
fsm/n599                                                      NET DELAY           0.000                 19.457  1       
fsm/right__i4/D                                               ENDPOINT            0.000                 19.457  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  29      
fsm/int_osc                                                   NET DELAY           5.499             100005.499  29      
{fsm/right__i4/CK   fsm/right__i3/CK}                         CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(19.457)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99985.844  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/dbON_119__i2/Q  (SLICE_R14C6B)
Path End         : fsm/right__i3/D  (SLICE_R15C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99985.897 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  29      
fsm/int_osc                                                   NET DELAY           5.499                  5.499  29      
{fsm/dbON_119__i1/CK   fsm/dbON_119__i2/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
fsm/dbON_119__i2/CK->fsm/dbON_119__i2/Q   SLICE_R14C6B        CLK_TO_Q1_DELAY     1.388                  6.887  2       
fsm/dbON[2]                                                   NET DELAY           2.736                  9.623  2       
fsm/i6_4_lut/D->fsm/i6_4_lut/Z            SLICE_R14C7C        A0_TO_F0_DELAY      0.449                 10.072  1       
fsm/n14_adj_100                                               NET DELAY           2.168                 12.240  1       
fsm/i7_4_lut/B->fsm/i7_4_lut/Z            SLICE_R15C7A        D1_TO_F1_DELAY      0.449                 12.689  2       
fsm/n894                                                      NET DELAY           2.168                 14.857  2       
fsm/i1263_3_lut/B->fsm/i1263_3_lut/Z      SLICE_R15C7D        D0_TO_F0_DELAY      0.449                 15.306  6       
fsm/n587                                                      NET DELAY           3.622                 18.928  6       
fsm/i335_3_lut/C->fsm/i335_3_lut/Z        SLICE_R15C4A        C1_TO_F1_DELAY      0.476                 19.404  1       
fsm/n598                                                      NET DELAY           0.000                 19.404  1       
fsm/right__i3/D                                               ENDPOINT            0.000                 19.404  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  29      
fsm/int_osc                                                   NET DELAY           5.499             100005.499  29      
{fsm/right__i4/CK   fsm/right__i3/CK}                         CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(19.404)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99985.897  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/dbON_119__i2/Q  (SLICE_R14C6B)
Path End         : {fsm/left__i4/SP   fsm/left__i3/SP}  (SLICE_R16C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 80.1% (route), 19.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99986.082 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  29      
fsm/int_osc                                                   NET DELAY           5.499                  5.499  29      
{fsm/dbON_119__i1/CK   fsm/dbON_119__i2/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
fsm/dbON_119__i2/CK->fsm/dbON_119__i2/Q   SLICE_R14C6B        CLK_TO_Q1_DELAY     1.388                  6.887  2       
fsm/dbON[2]                                                   NET DELAY           2.736                  9.623  2       
fsm/i6_4_lut/D->fsm/i6_4_lut/Z            SLICE_R14C7C        A0_TO_F0_DELAY      0.449                 10.072  1       
fsm/n14_adj_100                                               NET DELAY           2.168                 12.240  1       
fsm/i7_4_lut/B->fsm/i7_4_lut/Z            SLICE_R15C7A        D1_TO_F1_DELAY      0.449                 12.689  2       
fsm/n894                                                      NET DELAY           2.168                 14.857  2       
fsm/i1263_3_lut/B->fsm/i1263_3_lut/Z      SLICE_R15C7D        D0_TO_F0_DELAY      0.449                 15.306  6       
fsm/n587                                                      NET DELAY           3.913                 19.219  6       
{fsm/left__i4/SP   fsm/left__i3/SP}                           ENDPOINT            0.000                 19.219  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  29      
fsm/int_osc                                                   NET DELAY           5.499             100005.499  29      
{fsm/left__i4/CK   fsm/left__i3/CK}                           CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(19.219)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99986.082  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/state_i2/Q  (SLICE_R15C6C)
Path End         : fsm/state_i3/D  (SLICE_R15C6C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 72.6% (route), 27.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99986.359 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  29      
fsm/int_osc                                                   NET DELAY           5.499                  5.499  29      
{fsm/state_i3/CK   fsm/state_i2/CK}                           CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
fsm/state_i2/CK->fsm/state_i2/Q           SLICE_R15C6C        CLK_TO_Q1_DELAY     1.388                  6.887  15      
fsm/state[2]                                                  NET DELAY           2.353                  9.240  15      
fsm/i1_2_lut/B->fsm/i1_2_lut/Z            SLICE_R16C8C        D0_TO_F0_DELAY      0.449                  9.689  2       
fsm/n1412                                                     NET DELAY           2.168                 11.857  2       
fsm/Mux_58_i15_4_lut/D->fsm/Mux_58_i15_4_lut/Z
                                          SLICE_R16C8A        D1_TO_F1_DELAY      0.476                 12.333  1       
fsm/n15_adj_104                                               NET DELAY           0.304                 12.637  1       
fsm/Mux_58_i31_4_lut/A->fsm/Mux_58_i31_4_lut/Z
                                          SLICE_R16C8B        C0_TO_F0_DELAY      0.449                 13.086  1       
fsm/nextstate_3__N_50                                         NET DELAY           2.168                 15.254  1       
fsm/i354_3_lut/B->fsm/i354_3_lut/Z        SLICE_R15C8C        D0_TO_F0_DELAY      0.449                 15.703  3       
fsm/nextstate[3]                                              NET DELAY           2.763                 18.466  3       
fsm.SLICE_24/D0->fsm.SLICE_24/F0          SLICE_R15C6C        D0_TO_F0_DELAY      0.476                 18.942  1       
fsm.state_4__N_58[3]$n2                                       NET DELAY           0.000                 18.942  1       
fsm/state_i3/D                                                ENDPOINT            0.000                 18.942  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  29      
fsm/int_osc                                                   NET DELAY           5.499             100005.499  29      
{fsm/state_i3/CK   fsm/state_i2/CK}                           CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(18.942)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99986.359  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/dbON_119__i2/Q  (SLICE_R14C6B)
Path End         : {fsm/left__i2/SP   fsm/left__i1/SP}  (SLICE_R15C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 79.3% (route), 20.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99986.598 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  29      
fsm/int_osc                                                   NET DELAY           5.499                  5.499  29      
{fsm/dbON_119__i1/CK   fsm/dbON_119__i2/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
fsm/dbON_119__i2/CK->fsm/dbON_119__i2/Q   SLICE_R14C6B        CLK_TO_Q1_DELAY     1.388                  6.887  2       
fsm/dbON[2]                                                   NET DELAY           2.736                  9.623  2       
fsm/i6_4_lut/D->fsm/i6_4_lut/Z            SLICE_R14C7C        A0_TO_F0_DELAY      0.449                 10.072  1       
fsm/n14_adj_100                                               NET DELAY           2.168                 12.240  1       
fsm/i7_4_lut/B->fsm/i7_4_lut/Z            SLICE_R15C7A        D1_TO_F1_DELAY      0.449                 12.689  2       
fsm/n894                                                      NET DELAY           2.168                 14.857  2       
fsm/i1263_3_lut/B->fsm/i1263_3_lut/Z      SLICE_R15C7D        D0_TO_F0_DELAY      0.449                 15.306  6       
fsm/n587                                                      NET DELAY           3.397                 18.703  6       
{fsm/left__i2/SP   fsm/left__i1/SP}                           ENDPOINT            0.000                 18.703  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  29      
fsm/int_osc                                                   NET DELAY           5.499             100005.499  29      
{fsm/left__i2/CK   fsm/left__i1/CK}                           CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(18.703)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99986.598  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
fsm/right__i1/D                          |    1.743 ns 
fsm/right__i3/D                          |    1.743 ns 
fsm/left__i1/D                           |    1.743 ns 
fsm/left__i4/D                           |    1.743 ns 
power__i1/D                              |    1.743 ns 
select_i1/D                              |    1.743 ns 
select_i0/D                              |    1.743 ns 
select_i3/D                              |    1.743 ns 
select_i2/D                              |    1.743 ns 
counter_115_125__i5/D                    |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : fsm/right__i1/Q  (SLICE_R15C4C)
Path End         : fsm/right__i1/D  (SLICE_R15C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
fsm/int_osc                                                   NET DELAY        3.084                  3.084  30      
{fsm/right__i2/CK   fsm/right__i1/CK}                         CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
fsm/right__i1/CK->fsm/right__i1/Q         SLICE_R15C4C        CLK_TO_Q1_DELAY  0.779                  3.863  3       
fsm/right[0]                                                  NET DELAY        0.712                  4.575  3       
fsm/i333_3_lut/A->fsm/i333_3_lut/Z        SLICE_R15C4C        D1_TO_F1_DELAY   0.252                  4.827  1       
fsm/n596                                                      NET DELAY        0.000                  4.827  1       
fsm/right__i1/D                                               ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
fsm/int_osc                                                   NET DELAY        3.084                  3.084  30      
{fsm/right__i2/CK   fsm/right__i1/CK}                         CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/right__i3/Q  (SLICE_R15C4A)
Path End         : fsm/right__i3/D  (SLICE_R15C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
fsm/int_osc                                                   NET DELAY        3.084                  3.084  30      
{fsm/right__i4/CK   fsm/right__i3/CK}                         CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
fsm/right__i3/CK->fsm/right__i3/Q         SLICE_R15C4A        CLK_TO_Q1_DELAY  0.779                  3.863  3       
fsm/right[2]                                                  NET DELAY        0.712                  4.575  3       
fsm/i335_3_lut/A->fsm/i335_3_lut/Z        SLICE_R15C4A        D1_TO_F1_DELAY   0.252                  4.827  1       
fsm/n598                                                      NET DELAY        0.000                  4.827  1       
fsm/right__i3/D                                               ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
fsm/int_osc                                                   NET DELAY        3.084                  3.084  30      
{fsm/right__i4/CK   fsm/right__i3/CK}                         CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/right__i1/Q  (SLICE_R15C4C)
Path End         : fsm/left__i1/D  (SLICE_R15C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
fsm/int_osc                                                   NET DELAY        3.084                  3.084  30      
{fsm/right__i2/CK   fsm/right__i1/CK}                         CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
fsm/right__i1/CK->fsm/right__i1/Q         SLICE_R15C4C        CLK_TO_Q1_DELAY  0.779                  3.863  3       
fsm/right[0]                                                  NET DELAY        0.712                  4.575  3       
SLICE_29/D1->SLICE_29/F1                  SLICE_R15C5D        D1_TO_F1_DELAY   0.252                  4.827  1       
right[0].sig_004.FeedThruLUT                                  NET DELAY        0.000                  4.827  1       
fsm/left__i1/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
fsm/int_osc                                                   NET DELAY        3.084                  3.084  30      
{fsm/left__i2/CK   fsm/left__i1/CK}                           CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/right__i4/Q  (SLICE_R15C4A)
Path End         : fsm/left__i4/D  (SLICE_R16C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
fsm/int_osc                                                   NET DELAY        3.084                  3.084  30      
{fsm/right__i4/CK   fsm/right__i3/CK}                         CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
fsm/right__i4/CK->fsm/right__i4/Q         SLICE_R15C4A        CLK_TO_Q0_DELAY  0.779                  3.863  3       
fsm/right[3]                                                  NET DELAY        0.712                  4.575  3       
SLICE_27/D0->SLICE_27/F0                  SLICE_R16C3D        D0_TO_F0_DELAY   0.252                  4.827  1       
right[3].sig_001.FeedThruLUT                                  NET DELAY        0.000                  4.827  1       
fsm/left__i4/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
fsm/int_osc                                                   NET DELAY        3.084                  3.084  30      
{fsm/left__i4/CK   fsm/left__i3/CK}                           CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_115_125__i5/Q  (SLICE_R17C4C)
Path End         : power__i1/D  (SLICE_R17C3A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
fsm/int_osc                                                   NET DELAY        3.084                  3.084  30      
{counter_115_125__i4/CK   counter_115_125__i5/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
counter_115_125__i5/CK->counter_115_125__i5/Q
                                          SLICE_R17C4C        CLK_TO_Q1_DELAY  0.779                  3.863  7       
counter[4]                                                    NET DELAY        0.712                  4.575  7       
i46_1_lut/A->i46_1_lut/Z                  SLICE_R17C3A        D1_TO_F1_DELAY   0.252                  4.827  1       
n109                                                          NET DELAY        0.000                  4.827  1       
power__i1/D                                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
fsm/int_osc                                                   NET DELAY        3.084                  3.084  30      
{power__i2/CK   power__i1/CK}                                 CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/left__i2/Q  (SLICE_R15C5D)
Path End         : select_i1/D  (SLICE_R16C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
fsm/int_osc                                                   NET DELAY        3.084                  3.084  30      
{fsm/left__i2/CK   fsm/left__i1/CK}                           CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
fsm/left__i2/CK->fsm/left__i2/Q           SLICE_R15C5D        CLK_TO_Q0_DELAY  0.779                  3.863  1       
fsm/left[1]                                                   NET DELAY        0.712                  4.575  1       
mux_126_i2_3_lut/B->mux_126_i2_3_lut/Z    SLICE_R16C4C        D0_TO_F0_DELAY   0.252                  4.827  1       
n372                                                          NET DELAY        0.000                  4.827  1       
select_i1/D                                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
fsm/int_osc                                                   NET DELAY        3.084                  3.084  30      
{select_i1/CK   select_i0/CK}                                 CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_115_125__i5/Q  (SLICE_R17C4C)
Path End         : select_i0/D  (SLICE_R16C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
fsm/int_osc                                                   NET DELAY        3.084                  3.084  30      
{counter_115_125__i4/CK   counter_115_125__i5/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
counter_115_125__i5/CK->counter_115_125__i5/Q
                                          SLICE_R17C4C        CLK_TO_Q1_DELAY  0.779                  3.863  7       
counter[4]                                                    NET DELAY        0.712                  4.575  7       
mux_126_i1_3_lut/C->mux_126_i1_3_lut/Z    SLICE_R16C4C        D1_TO_F1_DELAY   0.252                  4.827  1       
n373                                                          NET DELAY        0.000                  4.827  1       
select_i0/D                                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
fsm/int_osc                                                   NET DELAY        3.084                  3.084  30      
{select_i1/CK   select_i0/CK}                                 CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/left__i4/Q  (SLICE_R16C3D)
Path End         : select_i3/D  (SLICE_R16C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
fsm/int_osc                                                   NET DELAY        3.084                  3.084  30      
{fsm/left__i4/CK   fsm/left__i3/CK}                           CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
fsm/left__i4/CK->fsm/left__i4/Q           SLICE_R16C3D        CLK_TO_Q0_DELAY  0.779                  3.863  1       
fsm/left[3]                                                   NET DELAY        0.712                  4.575  1       
mux_126_i4_3_lut/B->mux_126_i4_3_lut/Z    SLICE_R16C4A        D0_TO_F0_DELAY   0.252                  4.827  1       
n370                                                          NET DELAY        0.000                  4.827  1       
select_i3/D                                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
fsm/int_osc                                                   NET DELAY        3.084                  3.084  30      
{select_i3/CK   select_i2/CK}                                 CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fsm/left__i3/Q  (SLICE_R16C3D)
Path End         : select_i2/D  (SLICE_R16C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
fsm/int_osc                                                   NET DELAY        3.084                  3.084  30      
{fsm/left__i4/CK   fsm/left__i3/CK}                           CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
fsm/left__i3/CK->fsm/left__i3/Q           SLICE_R16C3D        CLK_TO_Q1_DELAY  0.779                  3.863  1       
fsm/left[2]                                                   NET DELAY        0.712                  4.575  1       
mux_126_i3_3_lut/B->mux_126_i3_3_lut/Z    SLICE_R16C4A        D1_TO_F1_DELAY   0.252                  4.827  1       
n371                                                          NET DELAY        0.000                  4.827  1       
select_i2/D                                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
fsm/int_osc                                                   NET DELAY        3.084                  3.084  30      
{select_i3/CK   select_i2/CK}                                 CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_115_125__i5/Q  (SLICE_R17C4C)
Path End         : counter_115_125__i5/D  (SLICE_R17C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
fsm/int_osc                                                   NET DELAY        3.084                  3.084  30      
{counter_115_125__i4/CK   counter_115_125__i5/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
counter_115_125__i5/CK->counter_115_125__i5/Q
                                          SLICE_R17C4C        CLK_TO_Q1_DELAY  0.779                  3.863  7       
counter[4]                                                    NET DELAY        0.882                  4.745  7       
counter_115_125_add_4_5/C1->counter_115_125_add_4_5/S1
                                          SLICE_R17C4C        C1_TO_F1_DELAY   0.252                  4.997  1       
n26                                                           NET DELAY        0.000                  4.997  1       
counter_115_125__i5/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  30      
fsm/int_osc                                                   NET DELAY        3.084                  3.084  30      
{counter_115_125__i4/CK   counter_115_125__i5/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.997  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



