# Pipelined_LEGv8_Microarchitecture
Given a system verilog file with architecture implemented, add functionality to it.
Instructions to add: ADC, ASR, BIC, CMN, CMP, EOR, LDRB, LSL, LSR, MOV, MVN, ROR, SBC, STRB, TEQ, and TST
Also implements preindex and postindex LDR and STR.
Create a hazard detection unit, which is a module that ensures that an instruction doesnâ€™t run if it needs a previous one to complete first
