<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p70" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_70{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_70{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_70{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_70{left:189px;bottom:998px;}
#t5_70{left:424px;bottom:998px;letter-spacing:-0.11px;}
#t6_70{left:424px;bottom:981px;letter-spacing:-0.11px;}
#t7_70{left:189px;bottom:956px;letter-spacing:-0.12px;}
#t8_70{left:424px;bottom:956px;letter-spacing:-0.12px;}
#t9_70{left:189px;bottom:932px;letter-spacing:-0.13px;}
#ta_70{left:424px;bottom:932px;letter-spacing:-0.12px;}
#tb_70{left:189px;bottom:907px;letter-spacing:-0.14px;}
#tc_70{left:424px;bottom:907px;letter-spacing:-0.15px;}
#td_70{left:424px;bottom:886px;letter-spacing:-0.11px;}
#te_70{left:424px;bottom:869px;letter-spacing:-0.11px;}
#tf_70{left:424px;bottom:852px;letter-spacing:-0.12px;}
#tg_70{left:424px;bottom:831px;letter-spacing:-0.11px;}
#th_70{left:424px;bottom:814px;letter-spacing:-0.12px;}
#ti_70{left:424px;bottom:793px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_70{left:189px;bottom:768px;letter-spacing:-0.15px;}
#tk_70{left:424px;bottom:768px;letter-spacing:-0.14px;}
#tl_70{left:424px;bottom:747px;letter-spacing:-0.12px;}
#tm_70{left:424px;bottom:730px;letter-spacing:-0.11px;}
#tn_70{left:424px;bottom:709px;letter-spacing:-0.11px;}
#to_70{left:424px;bottom:687px;letter-spacing:-0.11px;}
#tp_70{left:424px;bottom:671px;letter-spacing:-0.1px;}
#tq_70{left:189px;bottom:646px;letter-spacing:-0.14px;}
#tr_70{left:424px;bottom:646px;letter-spacing:-0.12px;}
#ts_70{left:78px;bottom:622px;letter-spacing:-0.19px;}
#tt_70{left:136px;bottom:622px;letter-spacing:-0.16px;}
#tu_70{left:189px;bottom:622px;letter-spacing:-0.14px;}
#tv_70{left:424px;bottom:622px;letter-spacing:-0.12px;}
#tw_70{left:424px;bottom:600px;letter-spacing:-0.11px;}
#tx_70{left:424px;bottom:584px;letter-spacing:-0.11px;word-spacing:-0.32px;}
#ty_70{left:424px;bottom:567px;letter-spacing:-0.1px;word-spacing:-0.55px;}
#tz_70{left:424px;bottom:550px;letter-spacing:-0.11px;}
#t10_70{left:424px;bottom:529px;letter-spacing:-0.13px;}
#t11_70{left:424px;bottom:507px;letter-spacing:-0.14px;}
#t12_70{left:424px;bottom:486px;letter-spacing:-0.14px;}
#t13_70{left:424px;bottom:464px;letter-spacing:-0.13px;}
#t14_70{left:424px;bottom:448px;letter-spacing:-0.13px;}
#t15_70{left:424px;bottom:431px;letter-spacing:-0.13px;}
#t16_70{left:689px;bottom:622px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_70{left:189px;bottom:406px;}
#t18_70{left:424px;bottom:406px;letter-spacing:-0.11px;}
#t19_70{left:424px;bottom:389px;letter-spacing:-0.1px;word-spacing:-0.36px;}
#t1a_70{left:189px;bottom:365px;}
#t1b_70{left:424px;bottom:365px;letter-spacing:-0.12px;}
#t1c_70{left:424px;bottom:344px;letter-spacing:-0.12px;}
#t1d_70{left:424px;bottom:327px;letter-spacing:-0.11px;}
#t1e_70{left:424px;bottom:310px;letter-spacing:-0.12px;}
#t1f_70{left:189px;bottom:286px;}
#t1g_70{left:424px;bottom:286px;letter-spacing:-0.11px;}
#t1h_70{left:424px;bottom:264px;letter-spacing:-0.12px;}
#t1i_70{left:424px;bottom:247px;letter-spacing:-0.12px;}
#t1j_70{left:424px;bottom:226px;letter-spacing:-0.11px;}
#t1k_70{left:424px;bottom:209px;letter-spacing:-0.12px;}
#t1l_70{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t1m_70{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1n_70{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t1o_70{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t1p_70{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t1q_70{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1r_70{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1s_70{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t1t_70{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t1u_70{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_70{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_70{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_70{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_70{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_70{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts70" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg70Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg70" style="-webkit-user-select: none;"><object width="935" height="1210" data="70/70.svg" type="image/svg+xml" id="pdf70" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_70" class="t s1_70">2-54 </span><span id="t2_70" class="t s1_70">Vol. 4 </span>
<span id="t3_70" class="t s2_70">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_70" class="t s3_70">2 </span><span id="t5_70" class="t s3_70">Support for AES-XTS 256-bit encryption </span>
<span id="t6_70" class="t s3_70">algorithm. </span>
<span id="t7_70" class="t s3_70">30:3 </span><span id="t8_70" class="t s3_70">Reserved. </span>
<span id="t9_70" class="t s3_70">31 </span><span id="ta_70" class="t s3_70">TME encryption bypass supported. </span>
<span id="tb_70" class="t s3_70">35:32 </span><span id="tc_70" class="t s3_70">MK_TME_MAX_KEYID_BITS </span>
<span id="td_70" class="t s3_70">Number of bits which can be allocated for </span>
<span id="te_70" class="t s3_70">usage as key identifiers for multi-key </span>
<span id="tf_70" class="t s3_70">memory encryption. </span>
<span id="tg_70" class="t s3_70">4 bits allow for a maximum value of 15, </span>
<span id="th_70" class="t s3_70">which could address 32K keys. </span>
<span id="ti_70" class="t s3_70">Zero if TME-MK is not supported. </span>
<span id="tj_70" class="t s3_70">50:36 </span><span id="tk_70" class="t s3_70">MK_TME_MAX_KEYS </span>
<span id="tl_70" class="t s3_70">Indicates the maximum number of keys </span>
<span id="tm_70" class="t s3_70">which are available for usage. </span>
<span id="tn_70" class="t s3_70">This value may not be a power of 2. </span>
<span id="to_70" class="t s3_70">KeyID 0 is specially reserved and is not </span>
<span id="tp_70" class="t s3_70">accounted for in this field. </span>
<span id="tq_70" class="t s3_70">63:51 </span><span id="tr_70" class="t s3_70">Reserved. </span>
<span id="ts_70" class="t s3_70">982H </span><span id="tt_70" class="t s3_70">2434 </span><span id="tu_70" class="t s3_70">IA32_TME_ACTIVATE </span><span id="tv_70" class="t s3_70">Memory Encryption Activation MSR </span>
<span id="tw_70" class="t s3_70">This MSR is used to lock the MSRs listed </span>
<span id="tx_70" class="t s3_70">below. Any write to the following MSRs will </span>
<span id="ty_70" class="t s3_70">be ignored after they are locked. The lock is </span>
<span id="tz_70" class="t s3_70">reset when CPU is reset. </span>
<span id="t10_70" class="t s3_70">• IA32_TME_ACTIVATE </span>
<span id="t11_70" class="t s3_70">• IA32_TME_EXCLUDE_MASK </span>
<span id="t12_70" class="t s3_70">• IA32_TME_EXCLUDE_BASE </span>
<span id="t13_70" class="t s3_70">Note that IA32_TME_EXCLUDE_MASK and </span>
<span id="t14_70" class="t s3_70">IA32_TME_EXCLUDE_BASE must be </span>
<span id="t15_70" class="t s3_70">configured before IA32_TME_ACTIVATE. </span>
<span id="t16_70" class="t s3_70">If CPUID.07H:ECX.[13] = 1 </span>
<span id="t17_70" class="t s3_70">0 </span><span id="t18_70" class="t s3_70">Lock R/O – Will be set upon successful </span>
<span id="t19_70" class="t s3_70">WRMSR (or first SMI); written value ignored. </span>
<span id="t1a_70" class="t s3_70">1 </span><span id="t1b_70" class="t s3_70">Hardware Encryption Enable </span>
<span id="t1c_70" class="t s3_70">This bit also enables TME-MK; TME-MK </span>
<span id="t1d_70" class="t s3_70">cannot be enabled without enabling </span>
<span id="t1e_70" class="t s3_70">encryption hardware. </span>
<span id="t1f_70" class="t s3_70">2 </span><span id="t1g_70" class="t s3_70">Key Select </span>
<span id="t1h_70" class="t s3_70">0: Create a new TME key (expected </span>
<span id="t1i_70" class="t s3_70">cold/warm boot). </span>
<span id="t1j_70" class="t s3_70">1: Restore the TME key from storage </span>
<span id="t1k_70" class="t s3_70">(Expected when resume from standby). </span>
<span id="t1l_70" class="t s4_70">Table 2-2. </span><span id="t1m_70" class="t s4_70">IA-32 Architectural MSRs (Contd.) </span>
<span id="t1n_70" class="t s5_70">Register </span>
<span id="t1o_70" class="t s5_70">Address </span>
<span id="t1p_70" class="t s5_70">Architectural MSR Name / Bit Fields </span>
<span id="t1q_70" class="t s5_70">(Former MSR Name) </span><span id="t1r_70" class="t s5_70">MSR/Bit Description </span><span id="t1s_70" class="t s5_70">Comment </span>
<span id="t1t_70" class="t s5_70">Hex </span><span id="t1u_70" class="t s5_70">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
