Info: Starting: Create simulation model
Info: qsys-generate /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/coef_fifo.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/coef_fifo/simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading de1_soc_GHRD/coef_fifo.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding fifo_buffer [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo_buffer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: coef_fifo.fifo_buffer: The Nios II HAL drivers for the Altera Avalon FIFO support only 32-bit data width.         If you connect this FIFO to a Nios II CPU, you will need to access the registers directly.
Info: coef_fifo: Generating coef_fifo "coef_fifo" for SIM_VERILOG
Info: fifo_buffer: Starting RTL generation for module 'coef_fifo_fifo_buffer'
Info: fifo_buffer:   Generation command is [exec /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=coef_fifo_fifo_buffer --dir=/tmp/alt8199_8730216791860173650.dir/0096_fifo_buffer_gen/ --quartus_dir=/home/ubuntu/intelFPGA/17.1/quartus --verilog --config=/tmp/alt8199_8730216791860173650.dir/0096_fifo_buffer_gen//coef_fifo_fifo_buffer_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8199_8730216791860173650.dir/0096_fifo_buffer_gen/  ]
Info: fifo_buffer: Done RTL generation for module 'coef_fifo_fifo_buffer'
Info: fifo_buffer: "coef_fifo" instantiated altera_avalon_fifo "fifo_buffer"
Info: rst_controller: "coef_fifo" instantiated altera_reset_controller "rst_controller"
Info: coef_fifo: Done "coef_fifo" with 3 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/coef_fifo/coef_fifo.spd --output-directory=/home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/coef_fifo/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/coef_fifo/coef_fifo.spd --output-directory=/home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/coef_fifo/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/coef_fifo/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/coef_fifo/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/coef_fifo/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/coef_fifo/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/coef_fifo/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/coef_fifo/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/coef_fifo.qsys --synthesis=VERILOG --output-directory=/home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/coef_fifo/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading de1_soc_GHRD/coef_fifo.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding fifo_buffer [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo_buffer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: coef_fifo.fifo_buffer: The Nios II HAL drivers for the Altera Avalon FIFO support only 32-bit data width.         If you connect this FIFO to a Nios II CPU, you will need to access the registers directly.
Info: coef_fifo: Generating coef_fifo "coef_fifo" for QUARTUS_SYNTH
Info: fifo_buffer: Starting RTL generation for module 'coef_fifo_fifo_buffer'
Info: fifo_buffer:   Generation command is [exec /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/ubuntu/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/ubuntu/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- /home/ubuntu/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=coef_fifo_fifo_buffer --dir=/tmp/alt8199_8730216791860173650.dir/0099_fifo_buffer_gen/ --quartus_dir=/home/ubuntu/intelFPGA/17.1/quartus --verilog --config=/tmp/alt8199_8730216791860173650.dir/0099_fifo_buffer_gen//coef_fifo_fifo_buffer_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_buffer: Done RTL generation for module 'coef_fifo_fifo_buffer'
Info: fifo_buffer: "coef_fifo" instantiated altera_avalon_fifo "fifo_buffer"
Info: rst_controller: "coef_fifo" instantiated altera_reset_controller "rst_controller"
Info: coef_fifo: Done "coef_fifo" with 3 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
