{
  "columns":
  ["", "Pipelined", "II", "Speculated iterations", "Details"]
  , "children":
  [
    {
      "name":"Kernel: MakeUniqueTask0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":346
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"MakeUniqueTask0.B2"
          , "data":
          ["Yes", ">=1", "1"]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":33
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"MakeUniqueTask0.B3"
              , "data":
              ["Yes", "~1", "0"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":33
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Pipe Read Operation (%L > %L > %L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                          , "line":"1211"
                        }
                        , {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"347"
                        }
                        , {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"35"
                        }
                        , {
                          "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                          , "line":"69"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                          , "line":"1211"
                        }
                        , {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"347"
                        }
                        , {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"47"
                        }
                        , {
                          "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                          , "line":"85"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"core.h"
                        , "line":53
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"core.h"
                        , "line":53
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"core.h"
                        , "line":53
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"core.h"
                        , "line":53
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"core.h"
                        , "line":53
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"core.h"
                        , "line":53
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"core.h"
                        , "line":53
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"core.h"
                        , "line":53
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":39
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"core.h"
                            , "line":42
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                    , {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"core.h"
                            , "line":50
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: MapKeyTask0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":355
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"MapKeyTask0.B1"
          , "data":
          ["Yes", "~1", "1"]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":65
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Pipe Read Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"356"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"67"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"69"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"356"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                      , "line":"97"
                    }
                    , {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"85"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"stages.h"
                    , "line":71
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"core.h"
                        , "line":111
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"core.h"
                        , "line":119
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"core.h"
                            , "line":125
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                    , {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"core.h"
                            , "line":135
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":82
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":89
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: TraiageMappingTask0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":360
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"TraiageMappingTask0.B1"
          , "data":
          ["Yes", ">=1", "1"]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":106
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"User-constrained II."
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"TraiageMappingTask0.B2"
              , "data":
              ["Yes", ">=1", "4"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":112
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 4 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"TraiageMappingTask0.B5"
                  , "data":
                  ["Yes", "1", "0"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":113
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Stallable instruction: None"
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: Capacity of loop"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Use the %L viewer to estimate capacity"
                          , "links":
                          [
                            {
                              "view":"Fmax II Report"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Average Trip count: 4 (exact)"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Loops"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: AggregateTask0"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":366
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"AggregateTask0.B2"
          , "data":
          ["No", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                , "line":213
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Pipelining disabled"
            }
            , {
              "type":"text"
              , "text":"Loop not pipelined due to:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Loop annotated with #pragma disable_loop_pipelining."
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"AggregateTask0.B7"
              , "data":
              ["No", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":154
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Pipelining disabled"
                }
                , {
                  "type":"text"
                  , "text":"Loop not pipelined due to:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Loop annotated with #pragma disable_loop_pipelining."
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 64 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"AggregateTask0.B9"
                  , "data":
                  ["No", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":196
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Pipelining disabled"
                    }
                    , {
                      "type":"text"
                      , "text":"Loop not pipelined due to:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Loop annotated with #pragma disable_loop_pipelining."
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"II is an approximation due to the following stallable instruction:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"367"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"197"
                            }
                            , {
                              "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"85"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                    }
                    , {
                      "type":"text"
                      , "text":"Average Trip count: 4 (exact)"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Loops"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
            , {
              "name":"AggregateTask0.B6"
              , "data":
              ["Yes", "1", "4"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":162
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"User-constrained II."
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: None"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"stages.h"
                        , "line":176
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"core.h"
                            , "line":250
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                    , {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"core.h"
                            , "line":270
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                    , {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"core.h"
                            , "line":280
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                    , {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"core.h"
                            , "line":291
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                    , {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"stages.h"
                            , "line":178
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "name":"AggregateTask0.B3"
              , "data":
              ["No", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Pipelining disabled"
                }
                , {
                  "type":"text"
                  , "text":"Loop not pipelined due to:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Loop annotated with #pragma disable_loop_pipelining."
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: None"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 64 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"core.h"
                        , "line":216
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"Fully unrolled loop"
                      , "data":
                      ["n/a", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"core.h"
                            , "line":218
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Unrolled by #pragma unroll"
                        }
                        , {
                          "type":"text"
                          , "text":"Unrolled by #pragma unroll"
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: MergeAndAggregateTask"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":432
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"MergeAndAggregateTask.B2"
          , "data":
          ["No", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                , "line":251
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Pipelining disabled"
            }
            , {
              "type":"text"
              , "text":"Loop not pipelined due to:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Loop annotated with #pragma disable_loop_pipelining."
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"MergeAndAggregateTask.B17"
              , "data":
              ["Yes", "~1", "4"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instruction:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                          , "line":"1211"
                        }
                        , {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"433"
                        }
                        , {
                          "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                          , "line":"350"
                        }
                        , {
                          "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                          , "line":"85"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 128 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"MergeAndAggregateTask.B4"
              , "data":
              ["No", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":251
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Pipelining disabled"
                }
                , {
                  "type":"text"
                  , "text":"Loop not pipelined due to:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Loop annotated with #pragma disable_loop_pipelining."
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: None"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 128 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
            , {
              "name":"MergeAndAggregateTask.B6"
              , "data":
              ["No", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":259
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Out-of-order inner loop"
                }
                , {
                  "type":"text"
                  , "text":"Loop not pipelined due to:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Loop iteration ordering: iterations of inner loop shown may get out of order with respect to the listed inner loop, as the number of iterations of the listed inner loop may be different for different iterations of this loop."
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"MergeAndAggregateTask.B11 (%L)"
                          , "links":
                          [
                            {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"208"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"MergeAndAggregateTask.B10 (%L)"
                          , "links":
                          [
                            {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"291"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"MergeAndAggregateTask.B7 (%L)"
                          , "links":
                          [
                            {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"290"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"MergeAndAggregateTask.B7"
                  , "data":
                  ["No", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":290
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Out-of-order inner loop"
                    }
                    , {
                      "type":"text"
                      , "text":"Loop not pipelined due to:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Loop iteration ordering: iterations of inner loop shown may get out of order with respect to the listed inner loop, as the number of iterations of the listed inner loop may be different for different iterations of this loop."
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"MergeAndAggregateTask.B11 (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                                  , "line":"208"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"MergeAndAggregateTask.B10 (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                                  , "line":"291"
                                }
                              ]
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Stallable instruction: n/a"
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                    }
                    , {
                      "type":"text"
                      , "text":"Average Trip count: 4 (exact)"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Loops"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"MergeAndAggregateTask.B10"
                      , "data":
                      ["No", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":291
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Out-of-order inner loop"
                        }
                        , {
                          "type":"text"
                          , "text":"Loop not pipelined due to:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"Loop iteration ordering: iterations of inner loop shown may get out of order with respect to the listed inner loop, as the number of iterations of the listed inner loop may be different for different iterations of this loop."
                              , "details":
                              [
                                {
                                  "type":"text"
                                  , "text":"MergeAndAggregateTask.B11 (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                                      , "line":"208"
                                    }
                                  ]
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Stallable instruction: n/a"
                        }
                        , {
                          "type":"text"
                          , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                        }
                        , {
                          "type":"text"
                          , "text":"Average Trip count: 4 (exact)"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"FPGA Optimization Guide : Loops"
                              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                        {
                          "name":"MergeAndAggregateTask.B11"
                          , "data":
                          ["No", "n/a", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                                , "line":208
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"Pipelining disabled"
                            }
                            , {
                              "type":"text"
                              , "text":"Loop not pipelined due to:"
                              , "details":
                              [
                                {
                                  "type":"text"
                                  , "text":"Loop annotated with #pragma disable_loop_pipelining."
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"Stallable instruction: None"
                            }
                            , {
                              "type":"text"
                              , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                            }
                            , {
                              "type":"text"
                              , "text":"See %L for more information"
                              , "links":
                              [
                                {
                                  "guide":"FPGA Optimization Guide : Loops"
                                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                                }
                              ]
                            }
                          ]
                          , "children":
                          [
                          ]
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "name":"MergeAndAggregateTask.B13"
              , "data":
              ["No", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":308
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Out-of-order inner loop"
                }
                , {
                  "type":"text"
                  , "text":"Loop not pipelined due to:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Loop iteration ordering: iterations of inner loop shown may get out of order with respect to the listed inner loop, as the number of iterations of the listed inner loop may be different for different iterations of this loop."
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"MergeAndAggregateTask.B16 (%L)"
                          , "links":
                          [
                            {
                              "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                              , "line":"208"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 4 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"MergeAndAggregateTask.B14"
                  , "data":
                  ["No", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                        , "line":309
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Out-of-order inner loop"
                    }
                    , {
                      "type":"text"
                      , "text":"Loop not pipelined due to:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Loop iteration ordering: iterations of inner loop shown may get out of order with respect to the listed inner loop, as the number of iterations of the listed inner loop may be different for different iterations of this loop."
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"MergeAndAggregateTask.B16 (%L)"
                              , "links":
                              [
                                {
                                  "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                                  , "line":"208"
                                }
                              ]
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Stallable instruction: n/a"
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                    }
                    , {
                      "type":"text"
                      , "text":"Average Trip count: 64 (exact)"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Loops"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"MergeAndAggregateTask.B16"
                      , "data":
                      ["No", "n/a", "n/a"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                            , "line":208
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Pipelining disabled"
                        }
                        , {
                          "type":"text"
                          , "text":"Loop not pipelined due to:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"Loop annotated with #pragma disable_loop_pipelining."
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Stallable instruction: None"
                        }
                        , {
                          "type":"text"
                          , "text":"Maximum concurrent iterations: 1 due to not being pipelined"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"FPGA Optimization Guide : Loops"
                              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: ReadoutTask"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":441
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"ReadoutTask.B1"
          , "data":
          ["Yes", ">=2", "2"]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":443
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"r (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"443"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Most critical loop feedback path during scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"1.46 clock cycle 32-bit Integer Add Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1211"
                    }
                    , {
                      "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                      , "line":"443"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Average Trip count: 8 (exact)"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"ReadoutTask.B3"
              , "data":
              ["Yes", "~1", "4"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":446
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Pipe Read Operation (%L > %L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                          , "line":"1211"
                        }
                        , {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"447"
                        }
                        , {
                          "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                          , "line":"69"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Store Operation (%L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                          , "line":"1211"
                        }
                        , {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"455"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 128 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: testInputSrcTask"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":278
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"FPGA Optimization Guide : Single Work-item Kernels"
              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"testInputSrcTask.B1"
          , "data":
          ["Yes", "2", "2"]
          , "debug":
          [
            [
              {
                "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                , "line":1209
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"Most critical loop feedback path during scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"1.00 clock cycle 64-bit Integer Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1209"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: None"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Average Trip count: 9 (exact)"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
        , {
          "name":"testInputSrcTask.B3"
          , "data":
          ["Yes", ">=1", "4"]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":279
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"User-constrained II."
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Average Trip count: 8 (exact)"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"FPGA Optimization Guide : Loops"
                  , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"testInputSrcTask.B4"
              , "data":
              ["Yes", ">=2", "2"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":280
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Data dependency"
                }
                , {
                  "type":"text"
                  , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"i (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"280"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Most critical loop feedback path during scheduling:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"1.46 clock cycle 32-bit Integer Add Operation (%L > %L)"
                      , "links":
                      [
                        {
                          "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                          , "line":"1211"
                        }
                        , {
                          "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                          , "line":"280"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Average Trip count: 65536 (exact)"
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"FPGA Optimization Guide : Loops"
                      , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"testInputSrcTask.B6"
                  , "data":
                  ["Yes", ">=2", "2"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                        , "line":283
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Data dependency"
                    }
                    , {
                      "type":"text"
                      , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"ppln (%L)"
                          , "links":
                          [
                            {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"283"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Most critical loop feedback path during scheduling:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"1.46 clock cycle 32-bit Integer Add Operation (%L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1211"
                            }
                            , {
                              "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                              , "line":"283"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Stallable instruction: n/a"
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: Capacity of loop"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Use the %L viewer to estimate capacity"
                          , "links":
                          [
                            {
                              "view":"Fmax II Report"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Average Trip count: 4 (exact)"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Loops"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"testInputSrcTask.B9"
                      , "data":
                      ["Yes", "~1", "4"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                            , "line":284
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"II is an approximation due to the following stallable instruction:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"Load Operation (%L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/ofs_install/oneapi/2023.2/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1211"
                                }
                                , {
                                  "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                                  , "line":"288"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Maximum concurrent iterations: Capacity of loop"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"Use the %L viewer to estimate capacity"
                              , "links":
                              [
                                {
                                  "view":"Fmax II Report"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Average Trip count: 4 (exact)"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"FPGA Optimization Guide : Loops"
                              , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
  ]
}
