digraph "0_linux_234f3ce485d54017f15cf5e0699cff4100121601_6@pointer" {
"1000270" [label="(Call,ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS))"];
"1000263" [label="(Call,ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS))"];
"1000181" [label="(Call,ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data))"];
"1000168" [label="(Call,reg_read(ctxt, VCPU_REGS_RDX))"];
"1000163" [label="(Call,reg_read(ctxt, VCPU_REGS_RCX))"];
"1000140" [label="(Call,setup_syscalls_segments(ctxt, &cs, &ss))"];
"1000102" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000257" [label="(Call,cs_sel |= SELECTOR_RPL_MASK)"];
"1000190" [label="(Call,cs_sel = (u16)(msr_data + 16))"];
"1000192" [label="(Call,(u16)(msr_data + 16))"];
"1000117" [label="(Call,cs_sel = 0)"];
"1000216" [label="(Call,cs_sel = (u16)(msr_data + 32))"];
"1000218" [label="(Call,(u16)(msr_data + 32))"];
"1000260" [label="(Call,ss_sel |= SELECTOR_RPL_MASK)"];
"1000207" [label="(Call,ss_sel = (u16)(msr_data + 24))"];
"1000209" [label="(Call,(u16)(msr_data + 24))"];
"1000199" [label="(Call,msr_data & 0xfffc)"];
"1000231" [label="(Call,ss_sel = cs_sel + 8)"];
"1000121" [label="(Call,ss_sel = 0)"];
"1000284" [label="(Call,reg_write(ctxt, VCPU_REGS_RSP))"];
"1000285" [label="(Identifier,ctxt)"];
"1000279" [label="(Identifier,ctxt)"];
"1000182" [label="(Identifier,ctxt)"];
"1000166" [label="(Call,rdx = reg_read(ctxt, VCPU_REGS_RDX))"];
"1000188" [label="(Block,)"];
"1000198" [label="(Call,(msr_data & 0xfffc) == 0x0)"];
"1000128" [label="(Identifier,ctxt)"];
"1000220" [label="(Call,msr_data + 32)"];
"1000258" [label="(Identifier,cs_sel)"];
"1000122" [label="(Identifier,ss_sel)"];
"1000191" [label="(Identifier,cs_sel)"];
"1000257" [label="(Call,cs_sel |= SELECTOR_RPL_MASK)"];
"1000273" [label="(Call,&ss)"];
"1000232" [label="(Identifier,ss_sel)"];
"1000137" [label="(Call,emulate_gp(ctxt, 0))"];
"1000194" [label="(Call,msr_data + 16)"];
"1000270" [label="(Call,ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS))"];
"1000284" [label="(Call,reg_write(ctxt, VCPU_REGS_RSP))"];
"1000225" [label="(Identifier,msr_data)"];
"1000117" [label="(Call,cs_sel = 0)"];
"1000204" [label="(Call,emulate_gp(ctxt, 0))"];
"1000141" [label="(Identifier,ctxt)"];
"1000140" [label="(Call,setup_syscalls_segments(ctxt, &cs, &ss))"];
"1000165" [label="(Identifier,VCPU_REGS_RCX)"];
"1000286" [label="(Identifier,VCPU_REGS_RSP)"];
"1000184" [label="(Call,&msr_data)"];
"1000161" [label="(Call,rcx = reg_read(ctxt, VCPU_REGS_RCX))"];
"1000142" [label="(Call,&cs)"];
"1000164" [label="(Identifier,ctxt)"];
"1000290" [label="(MethodReturn,static int)"];
"1000271" [label="(Identifier,ctxt)"];
"1000190" [label="(Call,cs_sel = (u16)(msr_data + 16))"];
"1000216" [label="(Call,cs_sel = (u16)(msr_data + 32))"];
"1000169" [label="(Identifier,ctxt)"];
"1000119" [label="(Literal,0)"];
"1000118" [label="(Identifier,cs_sel)"];
"1000200" [label="(Identifier,msr_data)"];
"1000264" [label="(Identifier,ctxt)"];
"1000214" [label="(ControlStructure,break;)"];
"1000211" [label="(Call,msr_data + 24)"];
"1000183" [label="(Identifier,MSR_IA32_SYSENTER_CS)"];
"1000217" [label="(Identifier,cs_sel)"];
"1000266" [label="(Call,&cs)"];
"1000207" [label="(Call,ss_sel = (u16)(msr_data + 24))"];
"1000187" [label="(Identifier,usermode)"];
"1000265" [label="(Identifier,cs_sel)"];
"1000168" [label="(Call,reg_read(ctxt, VCPU_REGS_RDX))"];
"1000103" [label="(Block,)"];
"1000123" [label="(Literal,0)"];
"1000163" [label="(Call,reg_read(ctxt, VCPU_REGS_RCX))"];
"1000102" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000228" [label="(Call,emulate_gp(ctxt, 0))"];
"1000202" [label="(Literal,0x0)"];
"1000275" [label="(Literal,0)"];
"1000233" [label="(Call,cs_sel + 8)"];
"1000269" [label="(Identifier,VCPU_SREG_CS)"];
"1000253" [label="(Call,emulate_gp(ctxt, 0))"];
"1000238" [label="(Identifier,cs)"];
"1000272" [label="(Identifier,ss_sel)"];
"1000268" [label="(Literal,0)"];
"1000263" [label="(Call,ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS))"];
"1000201" [label="(Literal,0xfffc)"];
"1000283" [label="(Call,*reg_write(ctxt, VCPU_REGS_RSP))"];
"1000192" [label="(Call,(u16)(msr_data + 16))"];
"1000170" [label="(Identifier,VCPU_REGS_RDX)"];
"1000260" [label="(Call,ss_sel |= SELECTOR_RPL_MASK)"];
"1000261" [label="(Identifier,ss_sel)"];
"1000276" [label="(Identifier,VCPU_SREG_SS)"];
"1000218" [label="(Call,(u16)(msr_data + 32))"];
"1000231" [label="(Call,ss_sel = cs_sel + 8)"];
"1000209" [label="(Call,(u16)(msr_data + 24))"];
"1000150" [label="(Identifier,ctxt)"];
"1000259" [label="(Identifier,SELECTOR_RPL_MASK)"];
"1000208" [label="(Identifier,ss_sel)"];
"1000262" [label="(Identifier,SELECTOR_RPL_MASK)"];
"1000199" [label="(Call,msr_data & 0xfffc)"];
"1000121" [label="(Call,ss_sel = 0)"];
"1000181" [label="(Call,ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data))"];
"1000144" [label="(Call,&ss)"];
"1000270" -> "1000103"  [label="AST: "];
"1000270" -> "1000276"  [label="CFG: "];
"1000271" -> "1000270"  [label="AST: "];
"1000272" -> "1000270"  [label="AST: "];
"1000273" -> "1000270"  [label="AST: "];
"1000275" -> "1000270"  [label="AST: "];
"1000276" -> "1000270"  [label="AST: "];
"1000279" -> "1000270"  [label="CFG: "];
"1000270" -> "1000290"  [label="DDG: VCPU_SREG_SS"];
"1000270" -> "1000290"  [label="DDG: &ss"];
"1000270" -> "1000290"  [label="DDG: ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS)"];
"1000270" -> "1000290"  [label="DDG: ss_sel"];
"1000263" -> "1000270"  [label="DDG: ctxt"];
"1000102" -> "1000270"  [label="DDG: ctxt"];
"1000260" -> "1000270"  [label="DDG: ss_sel"];
"1000140" -> "1000270"  [label="DDG: &ss"];
"1000270" -> "1000284"  [label="DDG: ctxt"];
"1000263" -> "1000103"  [label="AST: "];
"1000263" -> "1000269"  [label="CFG: "];
"1000264" -> "1000263"  [label="AST: "];
"1000265" -> "1000263"  [label="AST: "];
"1000266" -> "1000263"  [label="AST: "];
"1000268" -> "1000263"  [label="AST: "];
"1000269" -> "1000263"  [label="AST: "];
"1000271" -> "1000263"  [label="CFG: "];
"1000263" -> "1000290"  [label="DDG: cs_sel"];
"1000263" -> "1000290"  [label="DDG: VCPU_SREG_CS"];
"1000263" -> "1000290"  [label="DDG: ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS)"];
"1000263" -> "1000290"  [label="DDG: &cs"];
"1000181" -> "1000263"  [label="DDG: ctxt"];
"1000102" -> "1000263"  [label="DDG: ctxt"];
"1000257" -> "1000263"  [label="DDG: cs_sel"];
"1000140" -> "1000263"  [label="DDG: &cs"];
"1000181" -> "1000103"  [label="AST: "];
"1000181" -> "1000184"  [label="CFG: "];
"1000182" -> "1000181"  [label="AST: "];
"1000183" -> "1000181"  [label="AST: "];
"1000184" -> "1000181"  [label="AST: "];
"1000187" -> "1000181"  [label="CFG: "];
"1000181" -> "1000290"  [label="DDG: ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data)"];
"1000181" -> "1000290"  [label="DDG: &msr_data"];
"1000181" -> "1000290"  [label="DDG: MSR_IA32_SYSENTER_CS"];
"1000168" -> "1000181"  [label="DDG: ctxt"];
"1000102" -> "1000181"  [label="DDG: ctxt"];
"1000181" -> "1000204"  [label="DDG: ctxt"];
"1000181" -> "1000228"  [label="DDG: ctxt"];
"1000181" -> "1000253"  [label="DDG: ctxt"];
"1000168" -> "1000166"  [label="AST: "];
"1000168" -> "1000170"  [label="CFG: "];
"1000169" -> "1000168"  [label="AST: "];
"1000170" -> "1000168"  [label="AST: "];
"1000166" -> "1000168"  [label="CFG: "];
"1000168" -> "1000290"  [label="DDG: VCPU_REGS_RDX"];
"1000168" -> "1000166"  [label="DDG: ctxt"];
"1000168" -> "1000166"  [label="DDG: VCPU_REGS_RDX"];
"1000163" -> "1000168"  [label="DDG: ctxt"];
"1000102" -> "1000168"  [label="DDG: ctxt"];
"1000163" -> "1000161"  [label="AST: "];
"1000163" -> "1000165"  [label="CFG: "];
"1000164" -> "1000163"  [label="AST: "];
"1000165" -> "1000163"  [label="AST: "];
"1000161" -> "1000163"  [label="CFG: "];
"1000163" -> "1000290"  [label="DDG: VCPU_REGS_RCX"];
"1000163" -> "1000161"  [label="DDG: ctxt"];
"1000163" -> "1000161"  [label="DDG: VCPU_REGS_RCX"];
"1000140" -> "1000163"  [label="DDG: ctxt"];
"1000102" -> "1000163"  [label="DDG: ctxt"];
"1000140" -> "1000103"  [label="AST: "];
"1000140" -> "1000144"  [label="CFG: "];
"1000141" -> "1000140"  [label="AST: "];
"1000142" -> "1000140"  [label="AST: "];
"1000144" -> "1000140"  [label="AST: "];
"1000150" -> "1000140"  [label="CFG: "];
"1000140" -> "1000290"  [label="DDG: &cs"];
"1000140" -> "1000290"  [label="DDG: setup_syscalls_segments(ctxt, &cs, &ss)"];
"1000140" -> "1000290"  [label="DDG: &ss"];
"1000102" -> "1000140"  [label="DDG: ctxt"];
"1000102" -> "1000101"  [label="AST: "];
"1000102" -> "1000290"  [label="DDG: ctxt"];
"1000102" -> "1000137"  [label="DDG: ctxt"];
"1000102" -> "1000204"  [label="DDG: ctxt"];
"1000102" -> "1000228"  [label="DDG: ctxt"];
"1000102" -> "1000253"  [label="DDG: ctxt"];
"1000102" -> "1000284"  [label="DDG: ctxt"];
"1000257" -> "1000103"  [label="AST: "];
"1000257" -> "1000259"  [label="CFG: "];
"1000258" -> "1000257"  [label="AST: "];
"1000259" -> "1000257"  [label="AST: "];
"1000261" -> "1000257"  [label="CFG: "];
"1000257" -> "1000290"  [label="DDG: cs_sel |= SELECTOR_RPL_MASK"];
"1000190" -> "1000257"  [label="DDG: cs_sel"];
"1000117" -> "1000257"  [label="DDG: cs_sel"];
"1000216" -> "1000257"  [label="DDG: cs_sel"];
"1000257" -> "1000260"  [label="DDG: SELECTOR_RPL_MASK"];
"1000190" -> "1000188"  [label="AST: "];
"1000190" -> "1000192"  [label="CFG: "];
"1000191" -> "1000190"  [label="AST: "];
"1000192" -> "1000190"  [label="AST: "];
"1000200" -> "1000190"  [label="CFG: "];
"1000190" -> "1000290"  [label="DDG: cs_sel"];
"1000190" -> "1000290"  [label="DDG: (u16)(msr_data + 16)"];
"1000192" -> "1000190"  [label="DDG: msr_data + 16"];
"1000192" -> "1000194"  [label="CFG: "];
"1000193" -> "1000192"  [label="AST: "];
"1000194" -> "1000192"  [label="AST: "];
"1000192" -> "1000290"  [label="DDG: msr_data + 16"];
"1000117" -> "1000103"  [label="AST: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000119" -> "1000117"  [label="AST: "];
"1000122" -> "1000117"  [label="CFG: "];
"1000117" -> "1000290"  [label="DDG: cs_sel"];
"1000216" -> "1000188"  [label="AST: "];
"1000216" -> "1000218"  [label="CFG: "];
"1000217" -> "1000216"  [label="AST: "];
"1000218" -> "1000216"  [label="AST: "];
"1000225" -> "1000216"  [label="CFG: "];
"1000216" -> "1000290"  [label="DDG: cs_sel"];
"1000216" -> "1000290"  [label="DDG: (u16)(msr_data + 32)"];
"1000218" -> "1000216"  [label="DDG: msr_data + 32"];
"1000216" -> "1000231"  [label="DDG: cs_sel"];
"1000216" -> "1000233"  [label="DDG: cs_sel"];
"1000218" -> "1000220"  [label="CFG: "];
"1000219" -> "1000218"  [label="AST: "];
"1000220" -> "1000218"  [label="AST: "];
"1000218" -> "1000290"  [label="DDG: msr_data + 32"];
"1000260" -> "1000103"  [label="AST: "];
"1000260" -> "1000262"  [label="CFG: "];
"1000261" -> "1000260"  [label="AST: "];
"1000262" -> "1000260"  [label="AST: "];
"1000264" -> "1000260"  [label="CFG: "];
"1000260" -> "1000290"  [label="DDG: ss_sel |= SELECTOR_RPL_MASK"];
"1000260" -> "1000290"  [label="DDG: SELECTOR_RPL_MASK"];
"1000207" -> "1000260"  [label="DDG: ss_sel"];
"1000231" -> "1000260"  [label="DDG: ss_sel"];
"1000121" -> "1000260"  [label="DDG: ss_sel"];
"1000207" -> "1000188"  [label="AST: "];
"1000207" -> "1000209"  [label="CFG: "];
"1000208" -> "1000207"  [label="AST: "];
"1000209" -> "1000207"  [label="AST: "];
"1000214" -> "1000207"  [label="CFG: "];
"1000207" -> "1000290"  [label="DDG: (u16)(msr_data + 24)"];
"1000209" -> "1000207"  [label="DDG: msr_data + 24"];
"1000209" -> "1000211"  [label="CFG: "];
"1000210" -> "1000209"  [label="AST: "];
"1000211" -> "1000209"  [label="AST: "];
"1000209" -> "1000290"  [label="DDG: msr_data + 24"];
"1000199" -> "1000209"  [label="DDG: msr_data"];
"1000199" -> "1000198"  [label="AST: "];
"1000199" -> "1000201"  [label="CFG: "];
"1000200" -> "1000199"  [label="AST: "];
"1000201" -> "1000199"  [label="AST: "];
"1000202" -> "1000199"  [label="CFG: "];
"1000199" -> "1000290"  [label="DDG: msr_data"];
"1000199" -> "1000198"  [label="DDG: msr_data"];
"1000199" -> "1000198"  [label="DDG: 0xfffc"];
"1000199" -> "1000211"  [label="DDG: msr_data"];
"1000231" -> "1000188"  [label="AST: "];
"1000231" -> "1000233"  [label="CFG: "];
"1000232" -> "1000231"  [label="AST: "];
"1000233" -> "1000231"  [label="AST: "];
"1000238" -> "1000231"  [label="CFG: "];
"1000231" -> "1000290"  [label="DDG: cs_sel + 8"];
"1000231" -> "1000290"  [label="DDG: ss_sel"];
"1000121" -> "1000103"  [label="AST: "];
"1000121" -> "1000123"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000123" -> "1000121"  [label="AST: "];
"1000128" -> "1000121"  [label="CFG: "];
"1000121" -> "1000290"  [label="DDG: ss_sel"];
"1000284" -> "1000283"  [label="AST: "];
"1000284" -> "1000286"  [label="CFG: "];
"1000285" -> "1000284"  [label="AST: "];
"1000286" -> "1000284"  [label="AST: "];
"1000283" -> "1000284"  [label="CFG: "];
"1000284" -> "1000290"  [label="DDG: VCPU_REGS_RSP"];
"1000284" -> "1000290"  [label="DDG: ctxt"];
}
