// Seed: 4207972563
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input supply1 id_2,
    output wire id_3
);
  assign id_3 = 1'h0;
  logic id_5;
  ;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wire id_3,
    output tri0 id_4,
    input supply0 id_5,
    input wor id_6,
    output supply0 id_7,
    output supply0 id_8,
    input uwire id_9,
    input tri id_10,
    input wor id_11,
    input supply1 id_12
);
  assign id_8 = 1;
  wire id_14;
  supply1 id_15;
  integer id_16;
  logic [-1 : 1] id_17, id_18;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_6,
      id_4
  );
  wire [1 : -1] id_19;
  assign id_15 = -1 - id_10;
endmodule
