<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p954" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_954{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_954{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_954{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_954{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_954{left:69px;bottom:1071px;letter-spacing:-0.14px;}
#t6_954{left:69px;bottom:1046px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t7_954{left:69px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_954{left:192px;bottom:996px;letter-spacing:0.11px;word-spacing:0.03px;}
#t9_954{left:278px;bottom:996px;letter-spacing:0.12px;word-spacing:0.03px;}
#ta_954{left:75px;bottom:976px;letter-spacing:-0.12px;word-spacing:0.09px;}
#tb_954{left:174px;bottom:976px;letter-spacing:-0.19px;}
#tc_954{left:297px;bottom:976px;letter-spacing:-0.13px;}
#td_954{left:75px;bottom:953px;}
#te_954{left:174px;bottom:953px;letter-spacing:-0.1px;}
#tf_954{left:174px;bottom:936px;letter-spacing:-0.12px;}
#tg_954{left:297px;bottom:953px;letter-spacing:-0.11px;}
#th_954{left:297px;bottom:936px;letter-spacing:-0.11px;}
#ti_954{left:75px;bottom:914px;}
#tj_954{left:174px;bottom:914px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tk_954{left:297px;bottom:914px;letter-spacing:-0.11px;}
#tl_954{left:75px;bottom:891px;}
#tm_954{left:174px;bottom:891px;letter-spacing:-0.11px;}
#tn_954{left:174px;bottom:874px;letter-spacing:-0.12px;}
#to_954{left:297px;bottom:891px;letter-spacing:-0.12px;}
#tp_954{left:297px;bottom:874px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_954{left:75px;bottom:851px;}
#tr_954{left:174px;bottom:851px;letter-spacing:-0.13px;}
#ts_954{left:297px;bottom:851px;letter-spacing:-0.11px;}
#tt_954{left:75px;bottom:828px;}
#tu_954{left:174px;bottom:828px;letter-spacing:-0.11px;}
#tv_954{left:174px;bottom:811px;letter-spacing:-0.18px;}
#tw_954{left:297px;bottom:828px;letter-spacing:-0.11px;}
#tx_954{left:297px;bottom:811px;letter-spacing:-0.12px;}
#ty_954{left:75px;bottom:788px;}
#tz_954{left:174px;bottom:788px;letter-spacing:-0.12px;}
#t10_954{left:297px;bottom:788px;letter-spacing:-0.11px;}
#t11_954{left:297px;bottom:771px;letter-spacing:-0.11px;}
#t12_954{left:75px;bottom:749px;}
#t13_954{left:174px;bottom:749px;letter-spacing:-0.13px;}
#t14_954{left:297px;bottom:749px;letter-spacing:-0.12px;}
#t15_954{left:75px;bottom:726px;}
#t16_954{left:174px;bottom:726px;letter-spacing:-0.12px;}
#t17_954{left:297px;bottom:726px;letter-spacing:-0.12px;word-spacing:-0.48px;}
#t18_954{left:297px;bottom:709px;letter-spacing:-0.12px;}
#t19_954{left:75px;bottom:686px;}
#t1a_954{left:174px;bottom:686px;letter-spacing:-0.11px;}
#t1b_954{left:174px;bottom:669px;letter-spacing:-0.1px;}
#t1c_954{left:297px;bottom:686px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t1d_954{left:297px;bottom:669px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1e_954{left:75px;bottom:646px;}
#t1f_954{left:174px;bottom:646px;letter-spacing:-0.1px;}
#t1g_954{left:174px;bottom:629px;letter-spacing:-0.13px;}
#t1h_954{left:297px;bottom:646px;letter-spacing:-0.11px;}
#t1i_954{left:297px;bottom:629px;letter-spacing:-0.11px;}
#t1j_954{left:75px;bottom:606px;letter-spacing:-0.12px;}
#t1k_954{left:174px;bottom:606px;letter-spacing:-0.12px;}
#t1l_954{left:297px;bottom:606px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_954{left:297px;bottom:590px;letter-spacing:-0.11px;}
#t1n_954{left:75px;bottom:567px;letter-spacing:-0.13px;}
#t1o_954{left:174px;bottom:567px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1p_954{left:297px;bottom:567px;letter-spacing:-0.12px;}
#t1q_954{left:75px;bottom:544px;letter-spacing:-0.13px;}
#t1r_954{left:174px;bottom:544px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_954{left:297px;bottom:544px;letter-spacing:-0.11px;}
#t1t_954{left:75px;bottom:521px;letter-spacing:-0.14px;}
#t1u_954{left:174px;bottom:521px;letter-spacing:-0.11px;}
#t1v_954{left:174px;bottom:504px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t1w_954{left:297px;bottom:521px;letter-spacing:-0.11px;word-spacing:-0.54px;}
#t1x_954{left:297px;bottom:504px;letter-spacing:-0.11px;}
#t1y_954{left:75px;bottom:481px;letter-spacing:-0.12px;}
#t1z_954{left:174px;bottom:481px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t20_954{left:297px;bottom:481px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#t21_954{left:297px;bottom:464px;letter-spacing:-0.12px;}
#t22_954{left:75px;bottom:441px;letter-spacing:-0.14px;}
#t23_954{left:174px;bottom:441px;letter-spacing:-0.12px;}
#t24_954{left:174px;bottom:425px;letter-spacing:-0.12px;}
#t25_954{left:297px;bottom:441px;letter-spacing:-0.11px;word-spacing:-0.67px;}
#t26_954{left:297px;bottom:425px;letter-spacing:-0.11px;}
#t27_954{left:75px;bottom:402px;letter-spacing:-0.14px;}
#t28_954{left:174px;bottom:402px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t29_954{left:297px;bottom:402px;letter-spacing:-0.12px;}
#t2a_954{left:75px;bottom:379px;letter-spacing:-0.15px;}
#t2b_954{left:174px;bottom:379px;letter-spacing:-0.12px;}
#t2c_954{left:297px;bottom:379px;letter-spacing:-0.1px;word-spacing:-0.2px;}
#t2d_954{left:297px;bottom:362px;letter-spacing:-0.11px;}
#t2e_954{left:75px;bottom:339px;letter-spacing:-0.16px;}
#t2f_954{left:174px;bottom:339px;letter-spacing:-0.11px;}
#t2g_954{left:297px;bottom:339px;letter-spacing:-0.11px;word-spacing:-0.63px;}
#t2h_954{left:812px;bottom:339px;letter-spacing:-0.1px;}
#t2i_954{left:297px;bottom:322px;letter-spacing:-0.11px;}
#t2j_954{left:75px;bottom:299px;letter-spacing:-0.12px;}
#t2k_954{left:174px;bottom:299px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2l_954{left:174px;bottom:283px;letter-spacing:-0.17px;}
#t2m_954{left:297px;bottom:299px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2n_954{left:297px;bottom:283px;letter-spacing:-0.12px;word-spacing:-0.17px;}
#t2o_954{left:297px;bottom:266px;letter-spacing:-0.11px;}
#t2p_954{left:75px;bottom:243px;letter-spacing:-0.14px;}
#t2q_954{left:174px;bottom:243px;letter-spacing:-0.11px;}
#t2r_954{left:174px;bottom:226px;letter-spacing:-0.15px;}
#t2s_954{left:297px;bottom:243px;letter-spacing:-0.12px;}
#t2t_954{left:75px;bottom:203px;letter-spacing:-0.12px;}
#t2u_954{left:174px;bottom:203px;letter-spacing:-0.12px;}
#t2v_954{left:297px;bottom:203px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t2w_954{left:297px;bottom:186px;letter-spacing:-0.11px;}
#t2x_954{left:75px;bottom:163px;letter-spacing:-0.13px;}
#t2y_954{left:174px;bottom:163px;letter-spacing:-0.13px;}
#t2z_954{left:174px;bottom:147px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#t30_954{left:174px;bottom:130px;letter-spacing:-0.19px;}
#t31_954{left:297px;bottom:163px;letter-spacing:-0.11px;}
#t32_954{left:297px;bottom:147px;letter-spacing:-0.12px;}

.s1_954{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_954{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_954{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_954{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_954{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s6_954{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts954" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg954Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg954" style="-webkit-user-select: none;"><object width="935" height="1210" data="954/954.svg" type="image/svg+xml" id="pdf954" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_954" class="t s1_954">25-12 </span><span id="t2_954" class="t s1_954">Vol. 3C </span>
<span id="t3_954" class="t s2_954">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_954" class="t s3_954">the primary processor-based VM-execution controls do not support the secondary processor-based VM-execution </span>
<span id="t5_954" class="t s3_954">controls. </span>
<span id="t6_954" class="t s3_954">Table 25-7 lists the secondary processor-based VM-execution controls. See Chapter 26 for more details of how </span>
<span id="t7_954" class="t s3_954">these controls affect processor behavior in VMX non-root operation. </span>
<span id="t8_954" class="t s4_954">Table 25-7. </span><span id="t9_954" class="t s4_954">Definitions of Secondary Processor-Based VM-Execution Controls </span>
<span id="ta_954" class="t s5_954">Bit Position(s) </span><span id="tb_954" class="t s5_954">Name </span><span id="tc_954" class="t s5_954">Description </span>
<span id="td_954" class="t s6_954">0 </span><span id="te_954" class="t s6_954">Virtualize APIC </span>
<span id="tf_954" class="t s6_954">accesses </span>
<span id="tg_954" class="t s6_954">If this control is 1, the logical processor treats specially accesses to the page with the APIC- </span>
<span id="th_954" class="t s6_954">access address. See Section 30.4. </span>
<span id="ti_954" class="t s6_954">1 </span><span id="tj_954" class="t s6_954">Enable EPT </span><span id="tk_954" class="t s6_954">If this control is 1, extended page tables (EPT) are enabled. See Section 29.3. </span>
<span id="tl_954" class="t s6_954">2 </span><span id="tm_954" class="t s6_954">Descriptor-table </span>
<span id="tn_954" class="t s6_954">exiting </span>
<span id="to_954" class="t s6_954">This control determines whether executions of LGDT, LIDT, LLDT, LTR, SGDT, SIDT, SLDT, and </span>
<span id="tp_954" class="t s6_954">STR cause VM exits. </span>
<span id="tq_954" class="t s6_954">3 </span><span id="tr_954" class="t s6_954">Enable RDTSCP </span><span id="ts_954" class="t s6_954">If this control is 0, any execution of RDTSCP causes an invalid-opcode exception (#UD). </span>
<span id="tt_954" class="t s6_954">4 </span><span id="tu_954" class="t s6_954">Virtualize x2APIC </span>
<span id="tv_954" class="t s6_954">mode </span>
<span id="tw_954" class="t s6_954">If this control is 1, the logical processor treats specially RDMSR and WRMSR to APIC MSRs (in </span>
<span id="tx_954" class="t s6_954">the range 800H–8FFH). See Section 30.5. </span>
<span id="ty_954" class="t s6_954">5 </span><span id="tz_954" class="t s6_954">Enable VPID </span><span id="t10_954" class="t s6_954">If this control is 1, cached translations of linear addresses are associated with a virtual- </span>
<span id="t11_954" class="t s6_954">processor identifier (VPID). See Section 29.1. </span>
<span id="t12_954" class="t s6_954">6 </span><span id="t13_954" class="t s6_954">WBINVD exiting </span><span id="t14_954" class="t s6_954">This control determines whether executions of WBINVD and WBNOINVD cause VM exits. </span>
<span id="t15_954" class="t s6_954">7 </span><span id="t16_954" class="t s6_954">Unrestricted guest </span><span id="t17_954" class="t s6_954">This control determines whether guest software may run in unpaged protected mode or in real- </span>
<span id="t18_954" class="t s6_954">address mode. </span>
<span id="t19_954" class="t s6_954">8 </span><span id="t1a_954" class="t s6_954">APIC-register </span>
<span id="t1b_954" class="t s6_954">virtualization </span>
<span id="t1c_954" class="t s6_954">If this control is 1, the logical processor virtualizes certain APIC accesses. See Section 30.4 and </span>
<span id="t1d_954" class="t s6_954">Section 30.5. </span>
<span id="t1e_954" class="t s6_954">9 </span><span id="t1f_954" class="t s6_954">Virtual-interrupt </span>
<span id="t1g_954" class="t s6_954">delivery </span>
<span id="t1h_954" class="t s6_954">This controls enables the evaluation and delivery of pending virtual interrupts as well as the </span>
<span id="t1i_954" class="t s6_954">emulation of writes to the APIC registers that control interrupt prioritization. </span>
<span id="t1j_954" class="t s6_954">10 </span><span id="t1k_954" class="t s6_954">PAUSE-loop exiting </span><span id="t1l_954" class="t s6_954">This control determines whether a series of executions of PAUSE can cause a VM exit (see </span>
<span id="t1m_954" class="t s6_954">Section 25.6.13 and Section 26.1.3). </span>
<span id="t1n_954" class="t s6_954">11 </span><span id="t1o_954" class="t s6_954">RDRAND exiting </span><span id="t1p_954" class="t s6_954">This control determines whether executions of RDRAND cause VM exits. </span>
<span id="t1q_954" class="t s6_954">12 </span><span id="t1r_954" class="t s6_954">Enable INVPCID </span><span id="t1s_954" class="t s6_954">If this control is 0, any execution of INVPCID causes a #UD. </span>
<span id="t1t_954" class="t s6_954">13 </span><span id="t1u_954" class="t s6_954">Enable </span>
<span id="t1v_954" class="t s6_954">VM functions </span>
<span id="t1w_954" class="t s6_954">Setting this control to 1 enables use of the VMFUNC instruction in VMX non-root operation. See </span>
<span id="t1x_954" class="t s6_954">Section 26.5.6. </span>
<span id="t1y_954" class="t s6_954">14 </span><span id="t1z_954" class="t s6_954">VMCS shadowing </span><span id="t20_954" class="t s6_954">If this control is 1, executions of VMREAD and VMWRITE in VMX non-root operation may access </span>
<span id="t21_954" class="t s6_954">a shadow VMCS (instead of causing VM exits). See Section 25.10 and Section 31.3. </span>
<span id="t22_954" class="t s6_954">15 </span><span id="t23_954" class="t s6_954">Enable ENCLS </span>
<span id="t24_954" class="t s6_954">exiting </span>
<span id="t25_954" class="t s6_954">If this control is 1, executions of ENCLS consult the ENCLS-exiting bitmap to determine whether </span>
<span id="t26_954" class="t s6_954">the instruction causes a VM exit. See Section 25.6.16 and Section 26.1.3. </span>
<span id="t27_954" class="t s6_954">16 </span><span id="t28_954" class="t s6_954">RDSEED exiting </span><span id="t29_954" class="t s6_954">This control determines whether executions of RDSEED cause VM exits. </span>
<span id="t2a_954" class="t s6_954">17 </span><span id="t2b_954" class="t s6_954">Enable PML </span><span id="t2c_954" class="t s6_954">If this control is 1, an access to a guest-physical address that sets an EPT dirty bit first adds an </span>
<span id="t2d_954" class="t s6_954">entry to the page-modification log. See Section 29.3.6. </span>
<span id="t2e_954" class="t s6_954">18 </span><span id="t2f_954" class="t s6_954">EPT-violation #VE </span><span id="t2g_954" class="t s6_954">If this control is 1, EPT violations may cause virtualization exceptions (#VE) instead of VM </span><span id="t2h_954" class="t s6_954">exits. </span>
<span id="t2i_954" class="t s6_954">See Section 26.5.7. </span>
<span id="t2j_954" class="t s6_954">19 </span><span id="t2k_954" class="t s6_954">Conceal VMX from </span>
<span id="t2l_954" class="t s6_954">PT </span>
<span id="t2m_954" class="t s6_954">If this control is 1, Intel Processor Trace suppresses from PIPs an indication that the processor </span>
<span id="t2n_954" class="t s6_954">was in VMX non-root operation and omits a VMCS packet from any PSB+ produced in VMX non- </span>
<span id="t2o_954" class="t s6_954">root operation (see Chapter 33). </span>
<span id="t2p_954" class="t s6_954">20 </span><span id="t2q_954" class="t s6_954">Enable </span>
<span id="t2r_954" class="t s6_954">XSAVES/XRSTORS </span>
<span id="t2s_954" class="t s6_954">If this control is 0, any execution of XSAVES or XRSTORS causes a #UD. </span>
<span id="t2t_954" class="t s6_954">21 </span><span id="t2u_954" class="t s6_954">PASID translation </span><span id="t2v_954" class="t s6_954">If this control is 1, PASID translation is performed for executions of ENQCMD and ENQCMDS. See </span>
<span id="t2w_954" class="t s6_954">Section 26.5.8. </span>
<span id="t2x_954" class="t s6_954">22 </span><span id="t2y_954" class="t s6_954">Mode-based </span>
<span id="t2z_954" class="t s6_954">execute control for </span>
<span id="t30_954" class="t s6_954">EPT </span>
<span id="t31_954" class="t s6_954">If this control is 1, EPT execute permissions are based on whether the linear address being </span>
<span id="t32_954" class="t s6_954">accessed is supervisor mode or user mode. See Chapter 29. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
