0.6
2018.2
Jun 14 2018
20:41:02
C:/Archi Project/RegisterBank/RegisterBank.srcs/sim_1/new/Decoder_2_to_4_sim.vhd,1617609869,vhdl,,,,decoder_2_to_4_sim,,,,,,,,
C:/Archi Project/RegisterBank/RegisterBank.srcs/sim_1/new/Decoder_3_to_8_sim.vhd,1617610388,vhdl,,,,decoder_3_to_8_sim,,,,,,,,
C:/Archi Project/RegisterBank/RegisterBank.srcs/sim_1/new/Reg_sim.vhd,1617707165,vhdl,,,,reg_sim,,,,,,,,
C:/Archi Project/RegisterBank/RegisterBank.srcs/sim_1/new/RegisterBank_sim.vhd,1617710443,vhdl,,,,registerbank_sim,,,,,,,,
C:/Archi Project/RegisterBank/RegisterBank.srcs/sources_1/imports/new/D_FF.vhd,1617712502,vhdl,,,,d_ff,,,,,,,,
C:/Archi Project/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Slow_Clock.vhd,1617717718,vhdl,,,,slow_clock,,,,,,,,
C:/Archi Project/RegisterBank/RegisterBank.srcs/sources_1/new/Decoder_2_to_4.vhd,1617609872,vhdl,,,,decoder_2_to_4,,,,,,,,
C:/Archi Project/RegisterBank/RegisterBank.srcs/sources_1/new/Decoder_3_to_8.vhd,1617610060,vhdl,,,,decoder_3_to_8,,,,,,,,
C:/Archi Project/RegisterBank/RegisterBank.srcs/sources_1/new/Reg.vhd,1617712167,vhdl,,,,reg,,,,,,,,
C:/Archi Project/RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd,1617709596,vhdl,,,,registerbank,,,,,,,,
