{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744344150020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744344150020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 11 16:02:29 2025 " "Processing started: Fri Apr 11 16:02:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744344150020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344150020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_quartus -c lab3_quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_quartus -c lab3_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344150020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744344150411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744344150411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab3tonny/lab3_vhdl_files/test_bcd_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lab3tonny/lab3_vhdl_files/test_bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_bcd_counter-tb " "Found design unit 1: test_bcd_counter-tb" {  } { { "../lab3_VHDL_files/Test_BCD_Counter.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/Test_BCD_Counter.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344157022 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_bcd_counter " "Found entity 1: test_bcd_counter" {  } { { "../lab3_VHDL_files/Test_BCD_Counter.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/Test_BCD_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344157022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab3tonny/lab3_vhdl_files/tb_programmable_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lab3tonny/lab3_vhdl_files/tb_programmable_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_Programmable_Timer-test " "Found design unit 1: TB_Programmable_Timer-test" {  } { { "../lab3_VHDL_files/TB_Programmable_Timer.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/TB_Programmable_Timer.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344157024 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_Programmable_Timer " "Found entity 1: TB_Programmable_Timer" {  } { { "../lab3_VHDL_files/TB_Programmable_Timer.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/TB_Programmable_Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344157024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab3tonny/lab3_vhdl_files/programmable_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lab3tonny/lab3_vhdl_files/programmable_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Programmable_Timer-Behavioral " "Found design unit 1: Programmable_Timer-Behavioral" {  } { { "../lab3_VHDL_files/Programmable_Timer.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/Programmable_Timer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344157027 ""} { "Info" "ISGN_ENTITY_NAME" "1 Programmable_Timer " "Found entity 1: Programmable_Timer" {  } { { "../lab3_VHDL_files/Programmable_Timer.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/Programmable_Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344157027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab3tonny/lab3_vhdl_files/clockdivider_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lab3tonny/lab3_vhdl_files/clockdivider_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_ClockDivider_1Hz-test " "Found design unit 1: TB_ClockDivider_1Hz-test" {  } { { "../lab3_VHDL_files/clockDivider_testbench.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/clockDivider_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344157028 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_ClockDivider_1Hz " "Found entity 1: TB_ClockDivider_1Hz" {  } { { "../lab3_VHDL_files/clockDivider_testbench.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/clockDivider_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344157028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab3tonny/lab3_vhdl_files/clockdivider_1hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lab3tonny/lab3_vhdl_files/clockdivider_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider_1Hz-Behavioral " "Found design unit 1: ClockDivider_1Hz-Behavioral" {  } { { "../lab3_VHDL_files/ClockDivider_1Hz.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/ClockDivider_1Hz.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344157029 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider_1Hz " "Found entity 1: ClockDivider_1Hz" {  } { { "../lab3_VHDL_files/ClockDivider_1Hz.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/ClockDivider_1Hz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344157029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab3tonny/lab3_vhdl_files/bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lab3tonny/lab3_vhdl_files/bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_SevenSeg-arc1 " "Found design unit 1: BCD_to_SevenSeg-arc1" {  } { { "../lab3_VHDL_files/BCD_to_7Seg.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/BCD_to_7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344157031 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_SevenSeg " "Found entity 1: BCD_to_SevenSeg" {  } { { "../lab3_VHDL_files/BCD_to_7Seg.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/BCD_to_7Seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344157031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab3tonny/lab3_vhdl_files/bcd_counter_limit5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lab3tonny/lab3_vhdl_files/bcd_counter_limit5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_Counter_Limit5-Behavioral " "Found design unit 1: BCD_Counter_Limit5-Behavioral" {  } { { "../lab3_VHDL_files/BCD_Counter_Limit5.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/BCD_Counter_Limit5.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344157032 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_Counter_Limit5 " "Found entity 1: BCD_Counter_Limit5" {  } { { "../lab3_VHDL_files/BCD_Counter_Limit5.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/BCD_Counter_Limit5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344157032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157032 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../BCD_to_7Seg.vhd " "Can't analyze file -- file ../BCD_to_7Seg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1744344157034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab3tonny/lab3_vhdl_files/bcd_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lab3tonny/lab3_vhdl_files/bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_Counter-Behavioral " "Found design unit 1: BCD_Counter-Behavioral" {  } { { "../lab3_VHDL_files/BCD_Counter.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/BCD_Counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344157035 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_Counter " "Found entity 1: BCD_Counter" {  } { { "../lab3_VHDL_files/BCD_Counter.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/BCD_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744344157035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Programmable_Timer " "Elaborating entity \"Programmable_Timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744344157056 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "min_q\[3\] Programmable_Timer.vhd(150) " "Can't resolve multiple constant drivers for net \"min_q\[3\]\" at Programmable_Timer.vhd(150)" {  } { { "../lab3_VHDL_files/Programmable_Timer.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/Programmable_Timer.vhd" 150 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157059 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Programmable_Timer.vhd(85) " "Constant driver at Programmable_Timer.vhd(85)" {  } { { "../lab3_VHDL_files/Programmable_Timer.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/Programmable_Timer.vhd" 85 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157059 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "min_q\[2\] Programmable_Timer.vhd(150) " "Can't resolve multiple constant drivers for net \"min_q\[2\]\" at Programmable_Timer.vhd(150)" {  } { { "../lab3_VHDL_files/Programmable_Timer.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/Programmable_Timer.vhd" 150 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157059 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "min_q\[1\] Programmable_Timer.vhd(150) " "Can't resolve multiple constant drivers for net \"min_q\[1\]\" at Programmable_Timer.vhd(150)" {  } { { "../lab3_VHDL_files/Programmable_Timer.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/Programmable_Timer.vhd" 150 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157059 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "min_q\[0\] Programmable_Timer.vhd(150) " "Can't resolve multiple constant drivers for net \"min_q\[0\]\" at Programmable_Timer.vhd(150)" {  } { { "../lab3_VHDL_files/Programmable_Timer.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/Programmable_Timer.vhd" 150 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157059 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sec10_q\[3\] Programmable_Timer.vhd(141) " "Can't resolve multiple constant drivers for net \"sec10_q\[3\]\" at Programmable_Timer.vhd(141)" {  } { { "../lab3_VHDL_files/Programmable_Timer.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/Programmable_Timer.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157059 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sec10_q\[2\] Programmable_Timer.vhd(141) " "Can't resolve multiple constant drivers for net \"sec10_q\[2\]\" at Programmable_Timer.vhd(141)" {  } { { "../lab3_VHDL_files/Programmable_Timer.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/Programmable_Timer.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157059 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sec10_q\[1\] Programmable_Timer.vhd(141) " "Can't resolve multiple constant drivers for net \"sec10_q\[1\]\" at Programmable_Timer.vhd(141)" {  } { { "../lab3_VHDL_files/Programmable_Timer.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/Programmable_Timer.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157059 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sec10_q\[0\] Programmable_Timer.vhd(141) " "Can't resolve multiple constant drivers for net \"sec10_q\[0\]\" at Programmable_Timer.vhd(141)" {  } { { "../lab3_VHDL_files/Programmable_Timer.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/Programmable_Timer.vhd" 141 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157059 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sec1_q\[3\] Programmable_Timer.vhd(132) " "Can't resolve multiple constant drivers for net \"sec1_q\[3\]\" at Programmable_Timer.vhd(132)" {  } { { "../lab3_VHDL_files/Programmable_Timer.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/Programmable_Timer.vhd" 132 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157059 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sec1_q\[2\] Programmable_Timer.vhd(132) " "Can't resolve multiple constant drivers for net \"sec1_q\[2\]\" at Programmable_Timer.vhd(132)" {  } { { "../lab3_VHDL_files/Programmable_Timer.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/Programmable_Timer.vhd" 132 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157059 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sec1_q\[1\] Programmable_Timer.vhd(132) " "Can't resolve multiple constant drivers for net \"sec1_q\[1\]\" at Programmable_Timer.vhd(132)" {  } { { "../lab3_VHDL_files/Programmable_Timer.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/Programmable_Timer.vhd" 132 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157059 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sec1_q\[0\] Programmable_Timer.vhd(132) " "Can't resolve multiple constant drivers for net \"sec1_q\[0\]\" at Programmable_Timer.vhd(132)" {  } { { "../lab3_VHDL_files/Programmable_Timer.vhd" "" { Text "C:/lab3Tonny/lab3_VHDL_files/Programmable_Timer.vhd" 132 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157059 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744344157060 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744344157179 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 11 16:02:37 2025 " "Processing ended: Fri Apr 11 16:02:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744344157179 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744344157179 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744344157179 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157179 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 16 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744344157806 ""}
