I0: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0
i1: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
p2: op_hcompute_brighten_stencil$inner_compute$mul_hw_input_global_wrapper_stencil_1_259_260_i2620_i1096
r3: brighten_stencil$d_reg__U1$reg0
r4: brighten_stencil$d_reg__U2$reg0
m5: brighten_stencil$ub_brighten_stencil_BANK_0_garnet
m6: op_hcompute_hw_output_stencil_port_controller_garnet
I7: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
r8: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg0
r9: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg1
p10: op_hcompute_blur_stencil_1$inner_compute$add_brighten_stencil_1_273_274_tree$opN_0$opN_1$_join_i2610_i2231
p11: op_hcompute_blur_stencil$inner_compute$i2599_i2600_i651
p12: op_hcompute_blur_stencil_1$inner_compute$add_brighten_stencil_1_273_274_tree$opN_0$_join_i2611_i1176
p13: op_hcompute_blur_stencil_1$inner_compute$add_brighten_stencil_1_273_274_tree$_join_i2613_i2231
p14: op_hcompute_hw_output_stencil$inner_compute$lshr_blur_stencil_2_288_289_i2630_i212
r15: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg2
r16: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg3
r17: pnr_pipelining17
r18: pnr_pipelining18
r19: pnr_pipelining19
r20: pnr_pipelining20
r21: pnr_pipelining21
r22: pnr_pipelining22
