#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jul 16 19:52:41 2023
# Process ID: 14660
# Current directory: C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.runs/design_1_chacha_hw_0_0_synth_1
# Command line: vivado.exe -log design_1_chacha_hw_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_chacha_hw_0_0.tcl
# Log file: C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.runs/design_1_chacha_hw_0_0_synth_1/design_1_chacha_hw_0_0.vds
# Journal file: C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.runs/design_1_chacha_hw_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_chacha_hw_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ABHIRUP-ACER/AppData/Roaming/Xilinx/Vivado/Project_Cha'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/ABHIRUP-ACER/Downloads/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_chacha_hw_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16480 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 789.957 ; gain = 177.414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_chacha_hw_0_0' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_chacha_hw_0_0/synth/design_1_chacha_hw_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'chacha_hw' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:12]
	Parameter ap_ST_fsm_state1 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 69'b000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 69'b000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 69'b000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 69'b000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 69'b000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 69'b000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 69'b000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 69'b000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 69'b000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 69'b000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 69'b000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 69'b000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 69'b000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 69'b000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 69'b000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 69'b000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 69'b000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 69'b000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 69'b000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 69'b000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 69'b000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 69'b000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 69'b000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 69'b000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 69'b000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 69'b000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 69'b000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 69'b000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 69'b000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 69'b000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 69'b000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 69'b000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 69'b000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 69'b000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 69'b000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 69'b000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 69'b000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 69'b000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 69'b000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 69'b000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 69'b000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 69'b000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 69'b000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 69'b000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 69'b000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 69'b000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 69'b000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 69'b000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 69'b000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 69'b000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 69'b000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 69'b000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 69'b000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 69'b000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 69'b000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 69'b000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 69'b000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 69'b000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 69'b000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 69'b000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 69'b000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 69'b001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 69'b010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 69'b100000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:165]
INFO: [Synth 8-6157] synthesizing module 'chacha_hw_empty' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw_empty.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'chacha_hw_empty_ram' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw_empty.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw_empty.v:19]
INFO: [Synth 8-6155] done synthesizing module 'chacha_hw_empty_ram' (1#1) [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw_empty.v:6]
INFO: [Synth 8-6155] done synthesizing module 'chacha_hw_empty' (2#1) [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw_empty.v:40]
INFO: [Synth 8-6157] synthesizing module 'quarterround_hw' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/quarterround_hw.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/quarterround_hw.v:157]
INFO: [Synth 8-6157] synthesizing module 'chacha_hw_mux_165bkb' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw_mux_165bkb.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'chacha_hw_mux_165bkb' (3#1) [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw_mux_165bkb.v:8]
INFO: [Synth 8-6157] synthesizing module 'chacha_hw_mux_42_cud' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw_mux_42_cud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'chacha_hw_mux_42_cud' (4#1) [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw_mux_42_cud.v:8]
INFO: [Synth 8-6157] synthesizing module 'chacha_hw_mux_42_dEe' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw_mux_42_dEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'chacha_hw_mux_42_dEe' (5#1) [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw_mux_42_dEe.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/quarterround_hw.v:4485]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/quarterround_hw.v:4487]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/quarterround_hw.v:4489]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/quarterround_hw.v:4491]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/quarterround_hw.v:4493]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/quarterround_hw.v:4495]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/quarterround_hw.v:4497]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/quarterround_hw.v:4499]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/quarterround_hw.v:4501]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/quarterround_hw.v:4503]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/quarterround_hw.v:4505]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/quarterround_hw.v:4507]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/quarterround_hw.v:4509]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/quarterround_hw.v:4511]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/quarterround_hw.v:4513]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/quarterround_hw.v:4515]
INFO: [Synth 8-6155] done synthesizing module 'quarterround_hw' (6#1) [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/quarterround_hw.v:10]
INFO: [Synth 8-6157] synthesizing module 'split_hw' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/split_hw.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/split_hw.v:82]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/split_hw.v:388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/split_hw.v:390]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/split_hw.v:392]
INFO: [Synth 8-6155] done synthesizing module 'split_hw' (7#1) [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/split_hw.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5545]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5547]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5549]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5551]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5553]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5555]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5557]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5559]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5903]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5905]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5907]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5909]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5911]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5913]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5915]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5917]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5991]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5993]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5995]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5997]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5999]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6001]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6003]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6005]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6007]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6009]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6011]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6013]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6015]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6017]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6019]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6021]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6023]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6027]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6029]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6031]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6033]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6035]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6037]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6039]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6041]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6043]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6045]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6047]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6049]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6051]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6053]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6055]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:6057]
INFO: [Synth 8-6155] done synthesizing module 'chacha_hw' (8#1) [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_chacha_hw_0_0' (9#1) [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_chacha_hw_0_0/synth/design_1_chacha_hw_0_0.v:58]
WARNING: [Synth 8-3331] design chacha_hw_mux_165bkb has unconnected port din16[4]
WARNING: [Synth 8-3331] design quarterround_hw has unconnected port ind1[3]
WARNING: [Synth 8-3331] design quarterround_hw has unconnected port ind1[2]
WARNING: [Synth 8-3331] design quarterround_hw has unconnected port ind2[3]
WARNING: [Synth 8-3331] design quarterround_hw has unconnected port ind3[4]
WARNING: [Synth 8-3331] design quarterround_hw has unconnected port ind4[4]
WARNING: [Synth 8-3331] design chacha_hw_empty has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 905.496 ; gain = 292.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 905.496 ; gain = 292.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 905.496 ; gain = 292.953
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_chacha_hw_0_0/constraints/chacha_hw_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_chacha_hw_0_0/constraints/chacha_hw_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.runs/design_1_chacha_hw_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.runs/design_1_chacha_hw_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1065.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.560 . Memory (MB): peak = 1082.098 ; gain = 16.141
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1082.098 ; gain = 469.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1082.098 ; gain = 469.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.runs/design_1_chacha_hw_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1082.098 ; gain = 469.555
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'zext_ln76_reg_12760_reg[4:4]' into 'zext_ln73_reg_12566_reg[4:4]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/quarterround_hw.v:4569]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'copy_state_matrix_0_5_fu_268_reg[31:0]' into 'copy_state_matrix_0_1_fu_208_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3411]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_1_5_fu_252_reg[31:0]' into 'copy_state_matrix_1_1_fu_204_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3413]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_2_6_fu_284_reg[31:0]' into 'copy_state_matrix_2_1_fu_200_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3415]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_3_6_fu_300_reg[31:0]' into 'copy_state_matrix_3_1_fu_196_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3417]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_0_6_fu_272_reg[31:0]' into 'copy_state_matrix_0_2_fu_224_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3424]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_1_6_fu_256_reg[31:0]' into 'copy_state_matrix_1_2_fu_220_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3426]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_2_5_fu_280_reg[31:0]' into 'copy_state_matrix_2_2_fu_216_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3428]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_3_5_fu_296_reg[31:0]' into 'copy_state_matrix_3_2_fu_212_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3430]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_0_7_fu_276_reg[31:0]' into 'copy_state_matrix_0_3_fu_240_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3437]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_1_7_fu_260_reg[31:0]' into 'copy_state_matrix_1_3_fu_236_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3439]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_2_4_fu_244_reg[31:0]' into 'copy_state_matrix_2_3_fu_232_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3441]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_3_4_fu_292_reg[31:0]' into 'copy_state_matrix_3_3_fu_228_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3443]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_0_fu_192_reg[31:0]' into 'copy_state_matrix_0_4_fu_264_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3450]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_1_fu_188_reg[31:0]' into 'copy_state_matrix_1_4_fu_248_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3452]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_2_fu_184_reg[31:0]' into 'copy_state_matrix_2_7_fu_288_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3454]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_3_fu_180_reg[31:0]' into 'copy_state_matrix_3_7_fu_304_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3456]
INFO: [Synth 8-4471] merging register 'flag_4_fu_312_reg[1:1]' into 'flag_2_fu_308_reg[1:1]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:5849]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_0_9_reg_5778_reg[31:0]' into 'copy_state_matrix_0_17_reg_5799_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3380]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_1_9_reg_5822_reg[31:0]' into 'copy_state_matrix_1_17_reg_5843_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3388]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_2_9_reg_5866_reg[31:0]' into 'copy_state_matrix_2_18_reg_5893_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3396]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_3_9_reg_5910_reg[31:0]' into 'copy_state_matrix_3_18_reg_5937_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3404]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_0_10_reg_5783_reg[31:0]' into 'copy_state_matrix_0_18_reg_5805_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3373]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_1_10_reg_5827_reg[31:0]' into 'copy_state_matrix_1_18_reg_5849_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3381]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_2_10_reg_5871_reg[31:0]' into 'copy_state_matrix_2_17_reg_5887_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3389]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_3_10_reg_5915_reg[31:0]' into 'copy_state_matrix_3_17_reg_5931_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3397]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_0_11_reg_5788_reg[31:0]' into 'copy_state_matrix_0_19_reg_5811_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3374]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_1_11_reg_5832_reg[31:0]' into 'copy_state_matrix_1_19_reg_5855_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3382]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_2_11_reg_5876_reg[31:0]' into 'copy_state_matrix_2_16_reg_5881_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3390]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_3_11_reg_5920_reg[31:0]' into 'copy_state_matrix_3_16_reg_5925_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3398]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_0_8_reg_5773_reg[31:0]' into 'copy_state_matrix_0_16_reg_5793_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3379]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_1_8_reg_5817_reg[31:0]' into 'copy_state_matrix_1_16_reg_5837_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3387]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_2_8_reg_5861_reg[31:0]' into 'copy_state_matrix_2_19_reg_5899_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3395]
INFO: [Synth 8-4471] merging register 'copy_state_matrix_3_8_reg_5905_reg[31:0]' into 'copy_state_matrix_3_19_reg_5943_reg[31:0]' [c:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c96f/hdl/verilog/chacha_hw.v:3403]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1082.098 ; gain = 469.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |quarterround_hw |           1|     23949|
|2     |chacha_hw__GB1  |           1|     21731|
|3     |chacha_hw__GB2  |           1|     12215|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 9     
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	               69 Bit    Registers := 1     
	               32 Bit    Registers := 393   
	               24 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 84    
+---RAMs : 
	             1024 Bit         RAMs := 2     
+---Muxes : 
	   3 Input     69 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 3     
	   2 Input     68 Bit        Muxes := 2     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 720   
	   4 Input     32 Bit        Muxes := 12    
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module chacha_hw_mux_165bkb__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module chacha_hw_mux_165bkb__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module chacha_hw_mux_42_cud__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_165bkb__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module chacha_hw_mux_42_dEe__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module chacha_hw_mux_42_dEe__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module chacha_hw_mux_42_dEe__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module chacha_hw_mux_42_dEe__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module chacha_hw_mux_165bkb__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module chacha_hw_mux_165bkb__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module chacha_hw_mux_165bkb__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module chacha_hw_mux_42_cud__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_dEe__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_dEe__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_dEe__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_dEe__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_165bkb__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module chacha_hw_mux_165bkb__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module chacha_hw_mux_165bkb__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module chacha_hw_mux_42_dEe__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_dEe__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_dEe__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_dEe__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_dEe__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module chacha_hw_mux_42_dEe__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_dEe__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_dEe 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module quarterround_hw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 131   
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 192   
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 80    
Module chacha_hw_mux_165bkb__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module chacha_hw_mux_165bkb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
Module split_hw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_mux_42_cud 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module chacha_hw_empty_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module chacha_hw_empty_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module chacha_hw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 9     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	               69 Bit    Registers := 1     
	               32 Bit    Registers := 260   
	               24 Bit    Registers := 1     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 28    
+---Muxes : 
	   3 Input     69 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 3     
	   2 Input     68 Bit        Muxes := 2     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 230   
	   4 Input     32 Bit        Muxes := 12    
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 125   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data161" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/zext_ln72_1_reg_12236_reg[0]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/trunc_ln72_2_reg_12216_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/zext_ln72_1_reg_12236_reg[1]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/trunc_ln72_2_reg_12216_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_quarterround_hw_fu_2988/\zext_ln72_1_reg_12236_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_quarterround_hw_fu_2988/\zext_ln72_1_reg_12236_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/zext_ln73_reg_12566_reg[0]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/trunc_ln73_reg_12562_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/zext_ln73_reg_12566_reg[1]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/trunc_ln73_reg_12562_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/zext_ln73_reg_12566_reg[2]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/ind4_a_reg_12182_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/zext_ln73_reg_12566_reg[3]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/ind4_a_reg_12182_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/zext_ln76_reg_12760_reg[0]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/trunc_ln76_reg_12756_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/zext_ln76_reg_12760_reg[1]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/trunc_ln76_reg_12756_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/zext_ln76_reg_12760_reg[2]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/ind3_a_reg_12656_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/zext_ln76_reg_12760_reg[3]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/ind3_a_reg_12656_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/zext_ln72_reg_12210_reg[0]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/trunc_ln72_reg_12190_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/zext_ln72_reg_12210_reg[1]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/trunc_ln72_reg_12190_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/zext_ln72_reg_12210_reg[2]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/tmp_2_reg_12186_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_quarterround_hw_fu_2988/\zext_ln72_reg_12210_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/i_10_0/grp_split_hw_fu_3108/key_stream_addr_1_reg_673_reg[0]' (FD) to 'inst/i_10_0/grp_split_hw_fu_3108/key_stream_addr_1_reg_673_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_10_0/grp_split_hw_fu_3108/key_stream_addr_1_reg_673_reg[1]' (FD) to 'inst/i_10_0/grp_split_hw_fu_3108/key_stream_addr_1_reg_673_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_10_0/grp_split_hw_fu_3108/key_stream_addr_1_reg_673_reg[2]' (FD) to 'inst/i_10_0/grp_split_hw_fu_3108/key_stream_addr_1_reg_673_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_10_0/grp_split_hw_fu_3108/\key_stream_addr_1_reg_673_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\zext_ln246_reg_6017_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\zext_ln246_reg_6017_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\zext_ln246_reg_6017_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_10_1/\zext_ln246_reg_6017_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\zext_ln246_reg_6017_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\zext_ln246_reg_6017_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\zext_ln246_reg_6017_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/i_10_1/zext_ln246_reg_6017_reg[7]' (FDE) to 'inst/i_10_1/zext_ln246_2_reg_6012_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\zext_ln246_reg_6017_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\flag_2_fu_308_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\zext_ln274_reg_6074_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\zext_ln274_2_reg_6069_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\zext_ln274_2_reg_6069_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\zext_ln274_2_reg_6069_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\zext_ln274_2_reg_6069_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/i_10_1/zext_ln274_2_reg_6069_reg[4]' (FDE) to 'inst/i_10_1/zext_ln274_reg_6074_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\zext_ln246_2_reg_6012_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\zext_ln246_2_reg_6012_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\zext_ln246_2_reg_6012_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\zext_ln246_2_reg_6012_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\zext_ln274_reg_6074_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_10_1/\zext_ln274_reg_6074_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\zext_ln274_reg_6074_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\zext_ln274_reg_6074_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\zext_ln274_reg_6074_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_10_1/\zext_ln274_reg_6074_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_quarterround_hw_fu_2988/\ind3_a_reg_12656_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_quarterround_hw_fu_2988/\ind3_a_reg_12656_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/ind4_a_reg_12182_reg[0]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/ind4_a_reg_12182_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/ind4_a_reg_12182_reg[1]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/tmp_2_reg_12186_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_quarterround_hw_fu_2988/\tmp_2_reg_12186_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[0]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[1]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[2]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[3]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[4]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[5]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[6]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[7]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[8]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[9]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[10]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[11]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[12]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[13]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[14]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[15]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[16]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[17]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[18]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[19]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[20]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[21]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[22]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[23]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[24]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[25]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[26]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[27]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[28]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[29]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[30]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_3_1_reg_1379_reg[31]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[0]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[1]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[2]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[3]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[4]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[5]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[6]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[7]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[8]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[9]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[10]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[11]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[12]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[13]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[14]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[15]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[16]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[17]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[18]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[19]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[20]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[21]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[22]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[23]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[24]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[25]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[26]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[27]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[28]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[29]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[30]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_2_1_reg_1639_reg[31]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_1_1_reg_1899_reg[0]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_1_1_reg_1899_reg[1]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_1_1_reg_1899_reg[2]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_1_1_reg_1899_reg[3]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_1_1_reg_1899_reg[4]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_1_1_reg_1899_reg[5]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_1_1_reg_1899_reg[6]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_1_1_reg_1899_reg[7]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_1_1_reg_1899_reg[8]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_1_1_reg_1899_reg[9]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_1_1_reg_1899_reg[10]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_1_1_reg_1899_reg[11]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_1_1_reg_1899_reg[12]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_1_1_reg_1899_reg[13]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_1_1_reg_1899_reg[14]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_quarterround_hw_fu_2988/state_matrix_0_1_1_reg_1899_reg[15]' (FDE) to 'inst/grp_quarterround_hw_fu_2988/state_matrix_2_2_1_reg_1676_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:46 . Memory (MB): peak = 1082.098 ; gain = 469.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|chacha_hw_empty_ram: | ram_reg    | 32 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|chacha_hw_empty_ram: | ram_reg    | 32 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_10_1/i_10_2/empty_80_U/chacha_hw_empty_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_10_1/i_10_2/empty_80_U/chacha_hw_empty_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_10_1/i_10_3/empty_U/chacha_hw_empty_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_10_1/i_10_3/empty_U/chacha_hw_empty_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |quarterround_hw |           1|      9366|
|2     |chacha_hw__GB1  |           1|     21711|
|3     |chacha_hw__GB2  |           1|     11306|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:55 ; elapsed = 00:02:05 . Memory (MB): peak = 1082.098 ; gain = 469.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:50 ; elapsed = 00:03:05 . Memory (MB): peak = 1204.301 ; gain = 591.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|chacha_hw_empty_ram: | ram_reg    | 32 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|chacha_hw_empty_ram: | ram_reg    | 32 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |quarterround_hw |           1|      9366|
|2     |chacha_hw_GT0   |           1|     27948|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/empty_80_U/chacha_hw_empty_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/empty_80_U/chacha_hw_empty_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/empty_U/chacha_hw_empty_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/empty_U/chacha_hw_empty_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:07 ; elapsed = 00:03:21 . Memory (MB): peak = 1217.625 ; gain = 605.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:14 ; elapsed = 00:03:29 . Memory (MB): peak = 1217.625 ; gain = 605.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:14 ; elapsed = 00:03:29 . Memory (MB): peak = 1217.625 ; gain = 605.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:17 ; elapsed = 00:03:32 . Memory (MB): peak = 1217.625 ; gain = 605.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:17 ; elapsed = 00:03:32 . Memory (MB): peak = 1217.625 ; gain = 605.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:19 ; elapsed = 00:03:34 . Memory (MB): peak = 1217.625 ; gain = 605.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:19 ; elapsed = 00:03:34 . Memory (MB): peak = 1217.625 ; gain = 605.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   596|
|2     |LUT1     |    14|
|3     |LUT2     |  1760|
|4     |LUT3     |  3418|
|5     |LUT4     |  2868|
|6     |LUT5     |  2312|
|7     |LUT6     |  2540|
|8     |MUXF7    |   136|
|9     |RAMB18E1 |     2|
|10    |FDRE     | 11767|
|11    |FDSE     |     3|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------+------------------------+------+
|      |Instance                        |Module                  |Cells |
+------+--------------------------------+------------------------+------+
|1     |top                             |                        | 25416|
|2     |  inst                          |chacha_hw               | 25416|
|3     |    chacha_hw_mux_42_cud_U109   |chacha_hw_mux_42_cud    |    34|
|4     |    chacha_hw_mux_42_cud_U110   |chacha_hw_mux_42_cud_0  |    32|
|5     |    chacha_hw_mux_42_cud_U111   |chacha_hw_mux_42_cud_1  |    32|
|6     |    chacha_hw_mux_42_cud_U112   |chacha_hw_mux_42_cud_2  |    32|
|7     |    chacha_hw_mux_42_cud_U113   |chacha_hw_mux_42_cud_3  |    32|
|8     |    chacha_hw_mux_42_cud_U114   |chacha_hw_mux_42_cud_4  |   600|
|9     |    chacha_hw_mux_42_cud_U115   |chacha_hw_mux_42_cud_5  |   600|
|10    |    chacha_hw_mux_42_cud_U116   |chacha_hw_mux_42_cud_6  |    32|
|11    |    chacha_hw_mux_42_cud_U117   |chacha_hw_mux_42_cud_7  |   600|
|12    |    chacha_hw_mux_42_cud_U118   |chacha_hw_mux_42_cud_8  |    32|
|13    |    chacha_hw_mux_42_cud_U119   |chacha_hw_mux_42_cud_9  |   600|
|14    |    chacha_hw_mux_42_cud_U120   |chacha_hw_mux_42_cud_10 |    32|
|15    |    chacha_hw_mux_42_cud_U121   |chacha_hw_mux_42_cud_11 |   480|
|16    |    chacha_hw_mux_42_cud_U122   |chacha_hw_mux_42_cud_12 |   480|
|17    |    chacha_hw_mux_42_cud_U123   |chacha_hw_mux_42_cud_13 |   480|
|18    |    chacha_hw_mux_42_cud_U124   |chacha_hw_mux_42_cud_14 |   480|
|19    |    chacha_hw_mux_42_cud_U125   |chacha_hw_mux_42_cud_15 |    32|
|20    |    chacha_hw_mux_42_cud_U126   |chacha_hw_mux_42_cud_16 |   600|
|21    |    chacha_hw_mux_42_cud_U127   |chacha_hw_mux_42_cud_17 |   600|
|22    |    chacha_hw_mux_42_cud_U128   |chacha_hw_mux_42_cud_18 |    32|
|23    |    chacha_hw_mux_42_cud_U129   |chacha_hw_mux_42_cud_19 |   600|
|24    |    chacha_hw_mux_42_cud_U130   |chacha_hw_mux_42_cud_20 |    32|
|25    |    chacha_hw_mux_42_cud_U131   |chacha_hw_mux_42_cud_21 |   600|
|26    |    chacha_hw_mux_42_cud_U132   |chacha_hw_mux_42_cud_22 |    32|
|27    |    empty_80_U                  |chacha_hw_empty         |    65|
|28    |      chacha_hw_empty_ram_U     |chacha_hw_empty_ram_43  |    65|
|29    |    empty_U                     |chacha_hw_empty_23      |    44|
|30    |      chacha_hw_empty_ram_U     |chacha_hw_empty_ram     |    44|
|31    |    grp_quarterround_hw_fu_2988 |quarterround_hw         |  7887|
|32    |      chacha_hw_mux_42_dEe_U21  |chacha_hw_mux_42_dEe    |     1|
|33    |      chacha_hw_mux_42_dEe_U25  |chacha_hw_mux_42_dEe_42 |     1|
|34    |      chacha_hw_mux_165bkb_U12  |chacha_hw_mux_165bkb    |    40|
|35    |      chacha_hw_mux_165bkb_U13  |chacha_hw_mux_165bkb_24 |    32|
|36    |      chacha_hw_mux_165bkb_U14  |chacha_hw_mux_165bkb_25 |    32|
|37    |      chacha_hw_mux_165bkb_U27  |chacha_hw_mux_165bkb_26 |    32|
|38    |      chacha_hw_mux_165bkb_U28  |chacha_hw_mux_165bkb_27 |    32|
|39    |      chacha_hw_mux_165bkb_U29  |chacha_hw_mux_165bkb_28 |    32|
|40    |      chacha_hw_mux_165bkb_U7   |chacha_hw_mux_165bkb_29 |    32|
|41    |      chacha_hw_mux_42_cud_U20  |chacha_hw_mux_42_cud_30 |    32|
|42    |      chacha_hw_mux_42_cud_U22  |chacha_hw_mux_42_cud_31 |    32|
|43    |      chacha_hw_mux_42_cud_U24  |chacha_hw_mux_42_cud_32 |    32|
|44    |      chacha_hw_mux_42_cud_U26  |chacha_hw_mux_42_cud_33 |    32|
|45    |      chacha_hw_mux_42_cud_U3   |chacha_hw_mux_42_cud_34 |    32|
|46    |      chacha_hw_mux_42_cud_U38  |chacha_hw_mux_42_cud_35 |    32|
|47    |      chacha_hw_mux_42_cud_U4   |chacha_hw_mux_42_cud_36 |    32|
|48    |      chacha_hw_mux_42_cud_U41  |chacha_hw_mux_42_cud_37 |    32|
|49    |      chacha_hw_mux_42_cud_U42  |chacha_hw_mux_42_cud_38 |    32|
|50    |      chacha_hw_mux_42_cud_U44  |chacha_hw_mux_42_cud_39 |    32|
|51    |      chacha_hw_mux_42_cud_U5   |chacha_hw_mux_42_cud_40 |    32|
|52    |      chacha_hw_mux_42_cud_U6   |chacha_hw_mux_42_cud_41 |    32|
|53    |    grp_split_hw_fu_3108        |split_hw                |   526|
+------+--------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:19 ; elapsed = 00:03:34 . Memory (MB): peak = 1217.625 ; gain = 605.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:48 ; elapsed = 00:03:22 . Memory (MB): peak = 1217.625 ; gain = 428.480
Synthesis Optimization Complete : Time (s): cpu = 00:03:19 ; elapsed = 00:03:34 . Memory (MB): peak = 1217.625 ; gain = 605.082
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 734 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1217.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
217 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:36 ; elapsed = 00:04:05 . Memory (MB): peak = 1217.625 ; gain = 875.789
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1217.625 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.runs/design_1_chacha_hw_0_0_synth_1/design_1_chacha_hw_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1217.625 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_chacha_hw_0_0, cache-ID = fac38955a562c40c
INFO: [Coretcl 2-1174] Renamed 52 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1217.625 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ABHIRUP-ACER/OneDrive/Documents/FPGA/project_2/project_2.runs/design_1_chacha_hw_0_0_synth_1/design_1_chacha_hw_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1217.625 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_chacha_hw_0_0_utilization_synth.rpt -pb design_1_chacha_hw_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1217.625 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jul 16 19:57:29 2023...
