{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551871287041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551871287044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  6 12:21:26 2019 " "Processing started: Wed Mar  6 12:21:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551871287044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551871287044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Top -c DE0_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Top -c DE0_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551871287045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1551871287373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/arm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/arm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arm-arc_arm " "Found design unit 1: arm-arc_arm" {  } { { "../src/arm.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/arm.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871287824 ""} { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "../src/arm.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/arm.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871287824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551871287824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/RegLd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/RegLd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegLd-RTL " "Found design unit 1: RegLd-RTL" {  } { { "../src/RegLd.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/RegLd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871287868 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegLd " "Found entity 1: RegLd" {  } { { "../src/RegLd.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/RegLd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871287868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551871287868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MAE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MAE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE-behav " "Found design unit 1: MAE-behav" {  } { { "../src/MAE.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MAE.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871287938 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAE " "Found entity 1: MAE" {  } { { "../src/MAE.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MAE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871287938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551871287938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/DataPath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/DataPath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-archi " "Found design unit 1: DataPath-archi" {  } { { "../src/DataPath.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/DataPath.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871288010 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "../src/DataPath.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/DataPath.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871288010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551871288010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/VIC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/VIC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VIC-RTL " "Found design unit 1: VIC-RTL" {  } { { "../src/VIC.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/VIC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871288090 ""} { "Info" "ISGN_ENTITY_NAME" "1 VIC " "Found entity 1: VIC" {  } { { "../src/VIC.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/VIC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871288090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551871288090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-RTL " "Found design unit 1: register_bank-RTL" {  } { { "../src/register_bank.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/register_bank.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871288151 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "../src/register_bank.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/register_bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871288151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551871288151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/REG32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/REG32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG32-RTL " "Found design unit 1: REG32-RTL" {  } { { "../src/REG32.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/REG32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871288196 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG32 " "Found entity 1: REG32" {  } { { "../src/REG32.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/REG32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871288196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551871288196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/RAM64x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/RAM64x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram64x32-SYN " "Found design unit 1: ram64x32-SYN" {  } { { "../src/RAM64x32.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/RAM64x32.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871288241 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM64x32 " "Found entity 1: RAM64x32" {  } { { "../src/RAM64x32.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/RAM64x32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871288241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551871288241 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX41 ../src/MUX41.vhd " "Entity \"MUX41\" obtained from \"../src/MUX41.vhd\" instead of from Quartus II megafunction library" {  } { { "../src/MUX41.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MUX41.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1551871288294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MUX41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MUX41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX41-behav " "Found design unit 1: MUX41-behav" {  } { { "../src/MUX41.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MUX41.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871288294 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX41 " "Found entity 1: MUX41" {  } { { "../src/MUX41.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MUX41.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871288294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551871288294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MUX21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MUX21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX21-behav " "Found design unit 1: MUX21-behav" {  } { { "../src/MUX21.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MUX21.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871288335 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX21 " "Found entity 1: MUX21" {  } { { "../src/MUX21.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/MUX21.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871288335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551871288335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/imm_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/imm_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_extender-RTL " "Found design unit 1: imm_extender-RTL" {  } { { "../src/imm_extender.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/imm_extender.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871288390 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_extender " "Found entity 1: imm_extender" {  } { { "../src/imm_extender.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/imm_extender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871288390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551871288390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "../src/ALU.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871288437 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871288437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551871288437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_TOP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE0_TOP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_TOP-ARCHI " "Found design unit 1: DE0_TOP-ARCHI" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871288477 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_TOP " "Found entity 1: DE0_TOP" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/TP_ARSY_Multicycle_DE0_src/DE0_TOP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551871288477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551871288477 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "RST VIC.vhd(48) " "VHDL error at VIC.vhd(48): object \"RST\" is used but not declared" {  } { { "../src/VIC.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/VIC.vhd" 48 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1551871288496 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "RST VIC.vhd(45) " "VHDL error at VIC.vhd(45): object \"RST\" is used but not declared" {  } { { "../src/VIC.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3800537/EISE 3/Semestre 2/Elec Num/Processeur Multicycle - VHDL/Processeur_Multicycle-VHDL/Processeur Multicycle - VHDL/src/VIC.vhd" 45 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1551871288496 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "586 " "Peak virtual memory: 586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551871289001 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar  6 12:21:28 2019 " "Processing ended: Wed Mar  6 12:21:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551871289001 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551871289001 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551871289001 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551871289001 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551871289267 ""}
