Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 23 12:32:06 2023
| Host         : CAO2-28 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file plasma_basys3_control_sets_placed.rpt
| Design       : plasma_basys3
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |              67 |           37 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             502 |          282 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+----------------------------------------------------------------+---------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                          Enable Signal                         |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+----------------------------------------------------------------+---------------------------------+------------------+----------------+--------------+
|  mclk_IBUF_BUFG |                                                                | btnC_IBUF                       |                1 |              2 |         2.00 |
|  clk_25_BUFG    | plasmaport/u3_uart/bits_read_reg[3]_i_1_n_0                    | btnC_IBUF                       |                2 |              4 |         2.00 |
|  clk_25_BUFG    | plasmaport/u1_cpu/neqOp                                        | btnC_IBUF                       |                1 |              4 |         4.00 |
|  mclk_IBUF_BUFG |                                                                |                                 |                2 |              5 |         2.50 |
|  clk_25_BUFG    | plasmaport/u3_uart/read_value_reg[6]_i_1_n_0                   | btnC_IBUF                       |                3 |              7 |         2.33 |
|  clk_25_BUFG    | plasmaport/u3_uart/data_read_reg_0                             | btnC_IBUF                       |                5 |              8 |         1.60 |
|  clk_25_BUFG    | plasmaport/u3_uart/data_save_reg[12]                           | btnC_IBUF                       |                3 |              8 |         2.67 |
|  clk_25_BUFG    | plasmaport/u1_cpu/u2_mem_ctrl/address_reg_reg[6]_1[0]          | btnC_IBUF                       |                2 |              8 |         4.00 |
|  clk_25_BUFG    | plasmaport/u3_uart/delay_read_reg[8]_i_1_n_0                   | btnC_IBUF                       |                3 |              9 |         3.00 |
|  clk_25_BUFG    | plasmaport/u3_uart/data_save_reg[3]                            | btnC_IBUF                       |                4 |              9 |         2.25 |
|  clk_25_BUFG    | vga_controler/sel                                              | btnC_IBUF                       |                5 |             10 |         2.00 |
|  clk_25_BUFG    | plasmaport/u1_cpu/u2_mem_ctrl/address_reg_reg[6]_0[0]          | btnC_IBUF                       |                4 |             10 |         2.50 |
|  clk_25_BUFG    | plasmaport/u1_cpu/u2_mem_ctrl/E[0]                             | btnC_IBUF                       |                4 |             13 |         3.25 |
|  clk_25_BUFG    | plasmaport/u1_cpu/u2_mem_ctrl/pause_var                        | plasmaport/u1_cpu/u8_mult/AR[0] |                8 |             20 |         2.50 |
|  clk_25_BUFG    |                                                                | plasmaport/u1_cpu/u8_mult/AR[0] |               17 |             21 |         1.24 |
|  clk_25_BUFG    | plasmaport/u1_cpu/u8_mult/upper_reg[31]_i_1_n_0                | plasmaport/u1_cpu/u8_mult/AR[0] |               30 |             32 |         1.07 |
|  clk_25_BUFG    | plasmaport/u1_cpu/u2_mem_ctrl/next_opcode_reg                  | plasmaport/u1_cpu/u8_mult/AR[0] |               13 |             32 |         2.46 |
|  clk_25_BUFG    | plasmaport/u1_cpu/u2_mem_ctrl/address_reg_reg[5]_0[0]          | btnC_IBUF                       |               10 |             32 |         3.20 |
|  clk_25_BUFG    | plasmaport/u1_cpu/u2_mem_ctrl/address_reg_reg[6]_2[0]          | btnC_IBUF                       |               19 |             32 |         1.68 |
|  clk_25_BUFG    | plasmaport/u1_cpu/pipeline3.u9_pipeline/E[0]                   | plasmaport/u1_cpu/u8_mult/AR[0] |               29 |             32 |         1.10 |
|  clk_25_BUFG    | plasmaport/u1_cpu/pipeline3.u9_pipeline/mult_funcD_reg[2]_0[0] | plasmaport/u1_cpu/u8_mult/AR[0] |               20 |             32 |         1.60 |
|  clk_25_BUFG    | plasmaport/u1_cpu/pipeline3.u9_pipeline/mult_funcD_reg[2]_1[0] | plasmaport/u1_cpu/u8_mult/AR[0] |               21 |             38 |         1.81 |
|  clk_25_BUFG    |                                                                | btnC_IBUF                       |               19 |             44 |         2.32 |
|  clk_25_BUFG    | plasmaport/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_6[0]           | plasmaport/u1_cpu/u8_mult/AR[0] |               23 |             47 |         2.04 |
|  clk_25_BUFG    | plasmaport/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_2[0]           | plasmaport/u1_cpu/u8_mult/AR[0] |               73 |            115 |         1.58 |
|  clk_25_BUFG    | plasmaport/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_4              |                                 |               32 |            128 |         4.00 |
|  clk_25_BUFG    | plasmaport/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_3              |                                 |               32 |            128 |         4.00 |
+-----------------+----------------------------------------------------------------+---------------------------------+------------------+----------------+--------------+


