Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sun Dec  3 18:35:30 2023
| Host         : DESKTOP-JSVIPOD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zynq_wrapper_timing_summary_routed.rpt -warn_on_violation -rpx zynq_wrapper_timing_summary_routed.rpx
| Design       : zynq_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[12]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[13]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[14]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[15]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[16]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[17]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[18]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[19]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[20]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[21]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[22]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[23]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[24]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[25]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[26]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[27]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[28]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[29]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[30]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.880     -749.285                    846                 8645        0.047        0.000                      0                 8645        4.020        0.000                       0                  3002  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -9.880     -748.904                    840                 6071        0.047        0.000                      0                 6071        4.020        0.000                       0                  3002  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              -0.091       -0.381                      6                 2574        1.083        0.000                      0                 2574  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          840  Failing Endpoints,  Worst Slack       -9.880ns,  Total Violation     -748.904ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.880ns  (required time - arrival time)
  Source:                 zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.696ns  (logic 12.716ns (64.563%)  route 6.980ns (35.437%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.844     3.138    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X38Y106        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDCE (Prop_fdce_C_Q)         0.518     3.656 r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/Q
                         net (fo=11, routed)          0.610     4.266    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/s_axis_a_tdata[23]
    SLICE_X36Y106        LUT2 (Prop_lut2_I1_O)        0.150     4.416 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut/O
                         net (fo=1, routed)           0.622     5.037    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[0]
    SLICE_X35Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     5.897 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.897    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.231 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=18, routed)          0.719     6.951    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[5]
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.303     7.254 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.729     7.982    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    13.831 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.005    14.837    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y109        LUT5 (Prop_lut5_I3_O)        0.124    14.961 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    14.961    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X35Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.511 f  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=11, routed)          0.982    16.493    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/norm_dist[0]
    SLICE_X37Y109        LUT5 (Prop_lut5_I4_O)        0.124    16.617 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_10/O
                         net (fo=1, routed)           0.875    17.492    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP_0[6]
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[6]_P[20])
                                                      3.656    21.148 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[20]
                         net (fo=1, routed)           1.137    22.284    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[18]
    SLICE_X42Y110        LUT6 (Prop_lut6_I0_O)        0.124    22.408 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[18]_INST_0/O
                         net (fo=1, routed)           0.301    22.710    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/m_axis_result_tdata[18]
    SLICE_X41Y111        LUT5 (Prop_lut5_I2_O)        0.124    22.834 r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_out_fp_xm[18]_i_1/O
                         net (fo=1, routed)           0.000    22.834    zynq_i/mips_core_0/inst/cpu_top/EXE/alu_ctrl_reg[1][18]
    SLICE_X41Y111        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.650    12.829    zynq_i/mips_core_0/inst/cpu_top/EXE/HCLK
    SLICE_X41Y111        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[18]/C
                         clock pessimism              0.247    13.076    
                         clock uncertainty           -0.154    12.922    
    SLICE_X41Y111        FDCE (Setup_fdce_C_D)        0.032    12.954    zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[18]
  -------------------------------------------------------------------
                         required time                         12.954    
                         arrival time                         -22.834    
  -------------------------------------------------------------------
                         slack                                 -9.880    

Slack (VIOLATED) :        -9.716ns  (required time - arrival time)
  Source:                 zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.530ns  (logic 12.716ns (65.112%)  route 6.814ns (34.888%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.844     3.138    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X38Y106        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDCE (Prop_fdce_C_Q)         0.518     3.656 r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/Q
                         net (fo=11, routed)          0.610     4.266    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/s_axis_a_tdata[23]
    SLICE_X36Y106        LUT2 (Prop_lut2_I1_O)        0.150     4.416 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut/O
                         net (fo=1, routed)           0.622     5.037    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[0]
    SLICE_X35Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     5.897 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.897    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.231 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=18, routed)          0.719     6.951    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[5]
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.303     7.254 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.729     7.982    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    13.831 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.005    14.837    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y109        LUT5 (Prop_lut5_I3_O)        0.124    14.961 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    14.961    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X35Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.511 f  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=11, routed)          0.982    16.493    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/norm_dist[0]
    SLICE_X37Y109        LUT5 (Prop_lut5_I4_O)        0.124    16.617 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_10/O
                         net (fo=1, routed)           0.875    17.492    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP_0[6]
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[6]_P[29])
                                                      3.656    21.148 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[29]
                         net (fo=1, routed)           0.966    22.113    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[25]
    SLICE_X38Y113        LUT6 (Prop_lut6_I5_O)        0.124    22.237 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[25]_INST_0/O
                         net (fo=1, routed)           0.306    22.544    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/m_axis_result_tdata[25]
    SLICE_X40Y113        LUT5 (Prop_lut5_I2_O)        0.124    22.668 r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_out_fp_xm[25]_i_1/O
                         net (fo=1, routed)           0.000    22.668    zynq_i/mips_core_0/inst/cpu_top/EXE/alu_ctrl_reg[1][25]
    SLICE_X40Y113        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.648    12.827    zynq_i/mips_core_0/inst/cpu_top/EXE/HCLK
    SLICE_X40Y113        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[25]/C
                         clock pessimism              0.247    13.074    
                         clock uncertainty           -0.154    12.920    
    SLICE_X40Y113        FDCE (Setup_fdce_C_D)        0.032    12.952    zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[25]
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                         -22.668    
  -------------------------------------------------------------------
                         slack                                 -9.716    

Slack (VIOLATED) :        -9.693ns  (required time - arrival time)
  Source:                 zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.507ns  (logic 12.716ns (65.187%)  route 6.791ns (34.813%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.844     3.138    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X38Y106        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDCE (Prop_fdce_C_Q)         0.518     3.656 r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/Q
                         net (fo=11, routed)          0.610     4.266    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/s_axis_a_tdata[23]
    SLICE_X36Y106        LUT2 (Prop_lut2_I1_O)        0.150     4.416 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut/O
                         net (fo=1, routed)           0.622     5.037    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[0]
    SLICE_X35Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     5.897 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.897    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.231 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=18, routed)          0.719     6.951    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[5]
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.303     7.254 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.729     7.982    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    13.831 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.005    14.837    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y109        LUT5 (Prop_lut5_I3_O)        0.124    14.961 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    14.961    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X35Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.511 f  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=11, routed)          0.982    16.493    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/norm_dist[0]
    SLICE_X37Y109        LUT5 (Prop_lut5_I4_O)        0.124    16.617 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_10/O
                         net (fo=1, routed)           0.875    17.492    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP_0[6]
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[6]_P[6])
                                                      3.656    21.148 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[6]
                         net (fo=1, routed)           0.951    22.099    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[4]
    SLICE_X38Y112        LUT6 (Prop_lut6_I0_O)        0.124    22.223 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[4]_INST_0/O
                         net (fo=1, routed)           0.298    22.521    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/m_axis_result_tdata[4]
    SLICE_X41Y112        LUT5 (Prop_lut5_I2_O)        0.124    22.645 r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_out_fp_xm[4]_i_1/O
                         net (fo=1, routed)           0.000    22.645    zynq_i/mips_core_0/inst/cpu_top/EXE/alu_ctrl_reg[1][4]
    SLICE_X41Y112        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.649    12.828    zynq_i/mips_core_0/inst/cpu_top/EXE/HCLK
    SLICE_X41Y112        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[4]/C
                         clock pessimism              0.247    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X41Y112        FDCE (Setup_fdce_C_D)        0.031    12.952    zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[4]
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                         -22.645    
  -------------------------------------------------------------------
                         slack                                 -9.693    

Slack (VIOLATED) :        -9.667ns  (required time - arrival time)
  Source:                 zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.560ns  (logic 12.716ns (65.011%)  route 6.844ns (34.989%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.844     3.138    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X38Y106        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDCE (Prop_fdce_C_Q)         0.518     3.656 r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/Q
                         net (fo=11, routed)          0.610     4.266    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/s_axis_a_tdata[23]
    SLICE_X36Y106        LUT2 (Prop_lut2_I1_O)        0.150     4.416 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut/O
                         net (fo=1, routed)           0.622     5.037    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[0]
    SLICE_X35Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     5.897 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.897    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.231 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=18, routed)          0.719     6.951    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[5]
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.303     7.254 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.729     7.982    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    13.831 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.005    14.837    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y109        LUT5 (Prop_lut5_I3_O)        0.124    14.961 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    14.961    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X35Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.511 f  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=11, routed)          0.982    16.493    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/norm_dist[0]
    SLICE_X37Y109        LUT5 (Prop_lut5_I4_O)        0.124    16.617 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_10/O
                         net (fo=1, routed)           0.875    17.492    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP_0[6]
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[6]_P[13])
                                                      3.656    21.148 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[13]
                         net (fo=1, routed)           1.137    22.285    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[11]
    SLICE_X38Y114        LUT6 (Prop_lut6_I0_O)        0.124    22.409 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[11]_INST_0/O
                         net (fo=1, routed)           0.165    22.574    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/m_axis_result_tdata[11]
    SLICE_X38Y114        LUT5 (Prop_lut5_I2_O)        0.124    22.698 r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_out_fp_xm[11]_i_1/O
                         net (fo=1, routed)           0.000    22.698    zynq_i/mips_core_0/inst/cpu_top/EXE/alu_ctrl_reg[1][11]
    SLICE_X38Y114        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.648    12.827    zynq_i/mips_core_0/inst/cpu_top/EXE/HCLK
    SLICE_X38Y114        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[11]/C
                         clock pessimism              0.281    13.108    
                         clock uncertainty           -0.154    12.954    
    SLICE_X38Y114        FDCE (Setup_fdce_C_D)        0.077    13.031    zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[11]
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                         -22.698    
  -------------------------------------------------------------------
                         slack                                 -9.667    

Slack (VIOLATED) :        -9.631ns  (required time - arrival time)
  Source:                 zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.475ns  (logic 12.716ns (65.294%)  route 6.759ns (34.706%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.844     3.138    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X38Y106        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDCE (Prop_fdce_C_Q)         0.518     3.656 r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/Q
                         net (fo=11, routed)          0.610     4.266    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/s_axis_a_tdata[23]
    SLICE_X36Y106        LUT2 (Prop_lut2_I1_O)        0.150     4.416 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut/O
                         net (fo=1, routed)           0.622     5.037    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[0]
    SLICE_X35Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     5.897 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.897    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.231 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=18, routed)          0.719     6.951    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[5]
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.303     7.254 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.729     7.982    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    13.831 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.005    14.837    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y109        LUT5 (Prop_lut5_I3_O)        0.124    14.961 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    14.961    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X35Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.511 f  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=11, routed)          0.982    16.493    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/norm_dist[0]
    SLICE_X37Y109        LUT5 (Prop_lut5_I4_O)        0.124    16.617 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_10/O
                         net (fo=1, routed)           0.875    17.492    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP_0[6]
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[6]_P[15])
                                                      3.656    21.148 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[15]
                         net (fo=1, routed)           1.063    22.211    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[13]
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124    22.335 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[13]_INST_0/O
                         net (fo=1, routed)           0.154    22.489    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/m_axis_result_tdata[13]
    SLICE_X37Y115        LUT5 (Prop_lut5_I2_O)        0.124    22.613 r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_out_fp_xm[13]_i_1/O
                         net (fo=1, routed)           0.000    22.613    zynq_i/mips_core_0/inst/cpu_top/EXE/alu_ctrl_reg[1][13]
    SLICE_X37Y115        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.647    12.826    zynq_i/mips_core_0/inst/cpu_top/EXE/HCLK
    SLICE_X37Y115        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[13]/C
                         clock pessimism              0.281    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X37Y115        FDCE (Setup_fdce_C_D)        0.029    12.982    zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[13]
  -------------------------------------------------------------------
                         required time                         12.982    
                         arrival time                         -22.613    
  -------------------------------------------------------------------
                         slack                                 -9.631    

Slack (VIOLATED) :        -9.621ns  (required time - arrival time)
  Source:                 zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.434ns  (logic 12.716ns (65.430%)  route 6.718ns (34.570%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.844     3.138    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X38Y106        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDCE (Prop_fdce_C_Q)         0.518     3.656 r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/Q
                         net (fo=11, routed)          0.610     4.266    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/s_axis_a_tdata[23]
    SLICE_X36Y106        LUT2 (Prop_lut2_I1_O)        0.150     4.416 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut/O
                         net (fo=1, routed)           0.622     5.037    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[0]
    SLICE_X35Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     5.897 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.897    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.231 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=18, routed)          0.719     6.951    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[5]
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.303     7.254 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.729     7.982    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    13.831 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.005    14.837    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y109        LUT5 (Prop_lut5_I3_O)        0.124    14.961 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    14.961    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X35Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.511 f  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=11, routed)          0.982    16.493    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/norm_dist[0]
    SLICE_X37Y109        LUT5 (Prop_lut5_I4_O)        0.124    16.617 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_10/O
                         net (fo=1, routed)           0.875    17.492    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP_0[6]
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[6]_P[22])
                                                      3.656    21.148 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[22]
                         net (fo=1, routed)           1.023    22.170    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[20]
    SLICE_X41Y110        LUT6 (Prop_lut6_I0_O)        0.124    22.294 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[20]_INST_0/O
                         net (fo=1, routed)           0.154    22.448    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/m_axis_result_tdata[20]
    SLICE_X41Y110        LUT5 (Prop_lut5_I2_O)        0.124    22.572 r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_out_fp_xm[20]_i_1/O
                         net (fo=1, routed)           0.000    22.572    zynq_i/mips_core_0/inst/cpu_top/EXE/alu_ctrl_reg[1][20]
    SLICE_X41Y110        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.651    12.830    zynq_i/mips_core_0/inst/cpu_top/EXE/HCLK
    SLICE_X41Y110        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[20]/C
                         clock pessimism              0.247    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X41Y110        FDCE (Setup_fdce_C_D)        0.029    12.952    zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[20]
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                         -22.572    
  -------------------------------------------------------------------
                         slack                                 -9.621    

Slack (VIOLATED) :        -9.611ns  (required time - arrival time)
  Source:                 zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.509ns  (logic 12.716ns (65.180%)  route 6.793ns (34.820%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.844     3.138    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X38Y106        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDCE (Prop_fdce_C_Q)         0.518     3.656 r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/Q
                         net (fo=11, routed)          0.610     4.266    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/s_axis_a_tdata[23]
    SLICE_X36Y106        LUT2 (Prop_lut2_I1_O)        0.150     4.416 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut/O
                         net (fo=1, routed)           0.622     5.037    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[0]
    SLICE_X35Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     5.897 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.897    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.231 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=18, routed)          0.719     6.951    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[5]
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.303     7.254 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.729     7.982    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    13.831 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.005    14.837    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y109        LUT5 (Prop_lut5_I3_O)        0.124    14.961 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    14.961    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X35Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.511 f  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=11, routed)          0.982    16.493    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/norm_dist[0]
    SLICE_X37Y109        LUT5 (Prop_lut5_I4_O)        0.124    16.617 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_10/O
                         net (fo=1, routed)           0.875    17.492    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP_0[6]
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[6]_P[21])
                                                      3.656    21.148 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[21]
                         net (fo=1, routed)           0.949    22.096    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[19]
    SLICE_X38Y111        LUT6 (Prop_lut6_I0_O)        0.124    22.220 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[19]_INST_0/O
                         net (fo=1, routed)           0.303    22.523    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/m_axis_result_tdata[19]
    SLICE_X38Y112        LUT5 (Prop_lut5_I2_O)        0.124    22.647 r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_out_fp_xm[19]_i_1/O
                         net (fo=1, routed)           0.000    22.647    zynq_i/mips_core_0/inst/cpu_top/EXE/alu_ctrl_reg[1][19]
    SLICE_X38Y112        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.649    12.828    zynq_i/mips_core_0/inst/cpu_top/EXE/HCLK
    SLICE_X38Y112        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[19]/C
                         clock pessimism              0.281    13.109    
                         clock uncertainty           -0.154    12.955    
    SLICE_X38Y112        FDCE (Setup_fdce_C_D)        0.081    13.036    zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[19]
  -------------------------------------------------------------------
                         required time                         13.036    
                         arrival time                         -22.647    
  -------------------------------------------------------------------
                         slack                                 -9.611    

Slack (VIOLATED) :        -9.610ns  (required time - arrival time)
  Source:                 zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.507ns  (logic 12.716ns (65.186%)  route 6.791ns (34.814%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.844     3.138    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X38Y106        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDCE (Prop_fdce_C_Q)         0.518     3.656 r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/Q
                         net (fo=11, routed)          0.610     4.266    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/s_axis_a_tdata[23]
    SLICE_X36Y106        LUT2 (Prop_lut2_I1_O)        0.150     4.416 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut/O
                         net (fo=1, routed)           0.622     5.037    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[0]
    SLICE_X35Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     5.897 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.897    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.231 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=18, routed)          0.719     6.951    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[5]
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.303     7.254 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.729     7.982    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    13.831 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.005    14.837    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y109        LUT5 (Prop_lut5_I3_O)        0.124    14.961 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    14.961    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X35Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.511 f  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=11, routed)          0.982    16.493    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/norm_dist[0]
    SLICE_X37Y109        LUT5 (Prop_lut5_I4_O)        0.124    16.617 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_10/O
                         net (fo=1, routed)           0.875    17.492    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP_0[6]
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[6]_P[14])
                                                      3.656    21.148 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[14]
                         net (fo=1, routed)           0.938    22.086    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[12]
    SLICE_X37Y113        LUT6 (Prop_lut6_I0_O)        0.124    22.210 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[12]_INST_0/O
                         net (fo=1, routed)           0.312    22.521    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/m_axis_result_tdata[12]
    SLICE_X38Y114        LUT5 (Prop_lut5_I2_O)        0.124    22.645 r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_out_fp_xm[12]_i_1/O
                         net (fo=1, routed)           0.000    22.645    zynq_i/mips_core_0/inst/cpu_top/EXE/alu_ctrl_reg[1][12]
    SLICE_X38Y114        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.648    12.827    zynq_i/mips_core_0/inst/cpu_top/EXE/HCLK
    SLICE_X38Y114        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[12]/C
                         clock pessimism              0.281    13.108    
                         clock uncertainty           -0.154    12.954    
    SLICE_X38Y114        FDCE (Setup_fdce_C_D)        0.081    13.035    zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[12]
  -------------------------------------------------------------------
                         required time                         13.035    
                         arrival time                         -22.645    
  -------------------------------------------------------------------
                         slack                                 -9.610    

Slack (VIOLATED) :        -9.601ns  (required time - arrival time)
  Source:                 zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.415ns  (logic 12.716ns (65.495%)  route 6.699ns (34.505%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.844     3.138    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X38Y106        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDCE (Prop_fdce_C_Q)         0.518     3.656 r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/Q
                         net (fo=11, routed)          0.610     4.266    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/s_axis_a_tdata[23]
    SLICE_X36Y106        LUT2 (Prop_lut2_I1_O)        0.150     4.416 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut/O
                         net (fo=1, routed)           0.622     5.037    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[0]
    SLICE_X35Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     5.897 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.897    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.231 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=18, routed)          0.719     6.951    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[5]
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.303     7.254 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.729     7.982    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    13.831 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.005    14.837    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y109        LUT5 (Prop_lut5_I3_O)        0.124    14.961 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    14.961    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X35Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.511 f  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=11, routed)          0.982    16.493    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/norm_dist[0]
    SLICE_X37Y109        LUT5 (Prop_lut5_I4_O)        0.124    16.617 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_10/O
                         net (fo=1, routed)           0.875    17.492    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP_0[6]
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[6]_P[3])
                                                      3.656    21.148 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[3]
                         net (fo=1, routed)           0.996    22.144    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[1]
    SLICE_X40Y109        LUT6 (Prop_lut6_I0_O)        0.124    22.268 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.162    22.429    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/m_axis_result_tdata[1]
    SLICE_X40Y109        LUT5 (Prop_lut5_I2_O)        0.124    22.553 r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_out_fp_xm[1]_i_1/O
                         net (fo=1, routed)           0.000    22.553    zynq_i/mips_core_0/inst/cpu_top/EXE/alu_ctrl_reg[1][1]
    SLICE_X40Y109        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.651    12.830    zynq_i/mips_core_0/inst/cpu_top/EXE/HCLK
    SLICE_X40Y109        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[1]/C
                         clock pessimism              0.247    13.077    
                         clock uncertainty           -0.154    12.923    
    SLICE_X40Y109        FDCE (Setup_fdce_C_D)        0.029    12.952    zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                         -22.553    
  -------------------------------------------------------------------
                         slack                                 -9.601    

Slack (VIOLATED) :        -9.548ns  (required time - arrival time)
  Source:                 zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.397ns  (logic 12.716ns (65.557%)  route 6.681ns (34.443%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.844     3.138    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X38Y106        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDCE (Prop_fdce_C_Q)         0.518     3.656 r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_fp_reg[23]/Q
                         net (fo=11, routed)          0.610     4.266    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/s_axis_a_tdata[23]
    SLICE_X36Y106        LUT2 (Prop_lut2_I1_O)        0.150     4.416 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.gen_luts[0].sub_lut/O
                         net (fo=1, routed)           0.622     5.037    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/A[0]
    SLICE_X35Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     5.897 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.897    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.231 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=18, routed)          0.719     6.951    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/align_dist[5]
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.303     7.254 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.STRUCT_ADD/DSP_i_65/O
                         net (fo=2, routed)           0.729     7.982    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_INMODE[2]_PATTERNDETECT)
                                                      5.849    13.831 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT
                         net (fo=54, routed)          1.005    14.837    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_0
    SLICE_X35Y109        LUT5 (Prop_lut5_I3_O)        0.124    14.961 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DET_GEN[1].CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    14.961    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/S16_out
    SLICE_X35Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.511 f  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4/CO[3]
                         net (fo=11, routed)          0.982    16.493    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/norm_dist[0]
    SLICE_X37Y109        LUT5 (Prop_lut5_I4_O)        0.124    16.617 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_i_10/O
                         net (fo=1, routed)           0.875    17.492    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP_0[6]
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_B[6]_P[7])
                                                      3.656    21.148 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[7]
                         net (fo=1, routed)           0.850    21.998    zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[5]
    SLICE_X37Y110        LUT6 (Prop_lut6_I0_O)        0.124    22.122 r  zynq_i/mips_core_0/inst/cpu_top/EXE/fp_add/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[5]_INST_0/O
                         net (fo=1, routed)           0.289    22.411    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/m_axis_result_tdata[5]
    SLICE_X37Y111        LUT5 (Prop_lut5_I2_O)        0.124    22.535 r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_out_fp_xm[5]_i_1/O
                         net (fo=1, routed)           0.000    22.535    zynq_i/mips_core_0/inst/cpu_top/EXE/alu_ctrl_reg[1][5]
    SLICE_X37Y111        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.650    12.829    zynq_i/mips_core_0/inst/cpu_top/EXE/HCLK
    SLICE_X37Y111        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[5]/C
                         clock pessimism              0.281    13.110    
                         clock uncertainty           -0.154    12.956    
    SLICE_X37Y111        FDCE (Setup_fdce_C_D)        0.031    12.987    zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[5]
  -------------------------------------------------------------------
                         required time                         12.987    
                         arrival time                         -22.535    
  -------------------------------------------------------------------
                         slack                                 -9.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_xm_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/MEM/alu_out_mw_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.616%)  route 0.224ns (61.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.637     0.973    zynq_i/mips_core_0/inst/cpu_top/EXE/HCLK
    SLICE_X47Y109        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_xm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDCE (Prop_fdce_C_Q)         0.141     1.114 r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_xm_reg[13]/Q
                         net (fo=1, routed)           0.224     1.338    zynq_i/mips_core_0/inst/cpu_top/MEM/D[13]
    SLICE_X50Y107        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/MEM/alu_out_mw_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.905     1.271    zynq_i/mips_core_0/inst/cpu_top/MEM/HCLK
    SLICE_X50Y107        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/MEM/alu_out_mw_reg[13]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X50Y107        FDCE (Hold_fdce_C_D)         0.059     1.291    zynq_i/mips_core_0/inst/cpu_top/MEM/alu_out_mw_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/EXE/mem_data_fp_xm_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.257%)  route 0.178ns (55.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.640     0.976    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X33Y103        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDCE (Prop_fdce_C_Q)         0.141     1.117 r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[15]/Q
                         net (fo=1, routed)           0.178     1.295    zynq_i/mips_core_0/inst/cpu_top/EXE/mem_data_fp_reg[31][15]
    SLICE_X33Y99         FDRE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/mem_data_fp_xm_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.826     1.192    zynq_i/mips_core_0/inst/cpu_top/EXE/HCLK
    SLICE_X33Y99         FDRE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/mem_data_fp_xm_reg[15]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.070     1.227    zynq_i/mips_core_0/inst/cpu_top/EXE/mem_data_fp_xm_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 zynq_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/axi_wid_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/BID_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.574     0.910    zynq_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/s_axi_aclk
    SLICE_X27Y97         FDRE                                         r  zynq_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/axi_wid_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  zynq_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/axi_wid_reg[3]/Q
                         net (fo=1, routed)           0.052     1.103    zynq_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/axi_wid[3]
    SLICE_X26Y97         FDRE                                         r  zynq_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/BID_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.844     1.210    zynq_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/s_axi_aclk
    SLICE_X26Y97         FDRE                                         r  zynq_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/BID_i_reg[3]/C
                         clock pessimism             -0.287     0.923    
    SLICE_X26Y97         FDRE (Hold_fdre_C_D)         0.076     0.999    zynq_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/BID_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 zynq_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_rid_skid_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_rid_reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.570     0.906    zynq_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/s_axi_aclk
    SLICE_X27Y87         FDRE                                         r  zynq_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_rid_skid_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  zynq_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_rid_skid_reg_reg[7]/Q
                         net (fo=1, routed)           0.052     1.099    zynq_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_rid_skid_reg[7]
    SLICE_X26Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.144 r  zynq_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_rid_reg_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.144    zynq_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_rid_skid_mux_out[7]
    SLICE_X26Y87         FDRE                                         r  zynq_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_rid_reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.839     1.205    zynq_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/s_axi_aclk
    SLICE_X26Y87         FDRE                                         r  zynq_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_rid_reg_out_reg[7]/C
                         clock pessimism             -0.286     0.919    
    SLICE_X26Y87         FDRE (Hold_fdre_C_D)         0.121     1.040    zynq_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_rid_reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/MEM/alu_out_fp_mw_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.581%)  route 0.272ns (62.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.634     0.970    zynq_i/mips_core_0/inst/cpu_top/EXE/HCLK
    SLICE_X38Y114        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDCE (Prop_fdce_C_Q)         0.164     1.134 r  zynq_i/mips_core_0/inst/cpu_top/EXE/alu_out_fp_xm_reg[11]/Q
                         net (fo=2, routed)           0.272     1.406    zynq_i/mips_core_0/inst/cpu_top/MEM/alu_out_fp_xm_reg[31][11]
    SLICE_X50Y109        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/MEM/alu_out_fp_mw_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.905     1.271    zynq_i/mips_core_0/inst/cpu_top/MEM/HCLK
    SLICE_X50Y109        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/MEM/alu_out_fp_mw_reg[11]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X50Y109        FDCE (Hold_fdce_C_D)         0.060     1.292    zynq_i/mips_core_0/inst/cpu_top/MEM/alu_out_fp_mw_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 zynq_i/mips_core_0/inst/cpu_top/IF/fetch_pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/IF/instr_mem/mem_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.127%)  route 0.485ns (69.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.559     0.895    zynq_i/mips_core_0/inst/cpu_top/IF/HCLK
    SLICE_X34Y98         FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/IF/fetch_pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.164     1.059 r  zynq_i/mips_core_0/inst/cpu_top/IF/fetch_pc_reg[5]/Q
                         net (fo=3, routed)           0.138     1.196    zynq_i/mips_core_0/inst/ahb_ctrl/fetch_pc[3]
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.241 r  zynq_i/mips_core_0/inst/ahb_ctrl/mem_reg_0_i_9/O
                         net (fo=4, routed)           0.347     1.588    zynq_i/mips_core_0/inst/cpu_top/IF/instr_mem/addra[3]
    RAMB36_X2Y20         RAMB36E1                                     r  zynq_i/mips_core_0/inst/cpu_top/IF/instr_mem/mem_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.954     1.320    zynq_i/mips_core_0/inst/cpu_top/IF/instr_mem/HCLK
    RAMB36_X2Y20         RAMB36E1                                     r  zynq_i/mips_core_0/inst/cpu_top/IF/instr_mem/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.035     1.285    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.468    zynq_i/mips_core_0/inst/cpu_top/IF/instr_mem/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zynq_i/mips_core_0/inst/cpu_top/IF/fetch_pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/IF/instr_mem/mem_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.127%)  route 0.485ns (69.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.559     0.895    zynq_i/mips_core_0/inst/cpu_top/IF/HCLK
    SLICE_X34Y98         FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/IF/fetch_pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.164     1.059 r  zynq_i/mips_core_0/inst/cpu_top/IF/fetch_pc_reg[5]/Q
                         net (fo=3, routed)           0.138     1.196    zynq_i/mips_core_0/inst/ahb_ctrl/fetch_pc[3]
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.241 r  zynq_i/mips_core_0/inst/ahb_ctrl/mem_reg_0_i_9/O
                         net (fo=4, routed)           0.347     1.588    zynq_i/mips_core_0/inst/cpu_top/IF/instr_mem/addra[3]
    RAMB36_X2Y20         RAMB36E1                                     r  zynq_i/mips_core_0/inst/cpu_top/IF/instr_mem/mem_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.953     1.319    zynq_i/mips_core_0/inst/cpu_top/IF/instr_mem/HCLK
    RAMB36_X2Y20         RAMB36E1                                     r  zynq_i/mips_core_0/inst/cpu_top/IF/instr_mem/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.035     1.284    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.467    zynq_i/mips_core_0/inst/cpu_top/IF/instr_mem/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zynq_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_data_reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.576     0.912    zynq_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/s_axi_aclk
    SLICE_X31Y96         FDRE                                         r  zynq_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  zynq_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[21]/Q
                         net (fo=2, routed)           0.068     1.121    zynq_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/S_AXI_RDATA_reg[31][21]
    SLICE_X30Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.166 r  zynq_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_data_reg_out[21]_i_1/O
                         net (fo=1, routed)           0.000     1.166    zynq_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_data_skid_mux_out[21]
    SLICE_X30Y96         FDRE                                         r  zynq_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_data_reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.844     1.210    zynq_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/s_axi_aclk
    SLICE_X30Y96         FDRE                                         r  zynq_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_data_reg_out_reg[21]/C
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y96         FDRE (Hold_fdre_C_D)         0.120     1.045    zynq_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_data_reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.572     0.908    zynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X29Y84         FDRE                                         r  zynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  zynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.104    zynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X29Y84         FDRE                                         r  zynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.838     1.204    zynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X29Y84         FDRE                                         r  zynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.908    
    SLICE_X29Y84         FDRE (Hold_fdre_C_D)         0.075     0.983    zynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.569     0.905    zynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X29Y81         FDRE                                         r  zynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  zynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.101    zynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X29Y81         FDRE                                         r  zynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.835     1.201    zynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X29Y81         FDRE                                         r  zynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.905    
    SLICE_X29Y81         FDRE (Hold_fdre_C_D)         0.075     0.980    zynq_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18    zynq_i/mips_core_0/inst/cpu_top/IF/instr_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y20    zynq_i/mips_core_0/inst/cpu_top/IF/instr_mem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19    zynq_i/mips_core_0/inst/cpu_top/MEM/data_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y21    zynq_i/mips_core_0/inst/cpu_top/MEM/data_mem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18    zynq_i/mips_core_0/inst/cpu_top/IF/instr_mem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y20    zynq_i/mips_core_0/inst/cpu_top/IF/instr_mem/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19    zynq_i/mips_core_0/inst/cpu_top/MEM/data_mem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y21    zynq_i/mips_core_0/inst/cpu_top/MEM/data_mem/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y88    zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/FSM_sequential_ahb_wr_rd_cs_reg[0]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y81    zynq_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y81    zynq_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X32Y81    zynq_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y134   zynq_i/mips_core_0/inst/cpu_top/ID/rf/REG_I_reg[22][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y105   zynq_i/mips_core_0/inst/cpu_top/EXE/mem_data_fp_xm_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y105   zynq_i/mips_core_0/inst/cpu_top/EXE/mem_data_fp_xm_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y108   zynq_i/mips_core_0/inst/cpu_top/EXE/mem_data_fp_xm_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y104   zynq_i/mips_core_0/inst/cpu_top/ID/rf/REG_I_reg[24][12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y106   zynq_i/mips_core_0/inst/cpu_top/EXE/mem_data_xm_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y106   zynq_i/mips_core_0/inst/cpu_top/EXE/mem_data_xm_reg[19]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y81    zynq_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y81    zynq_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y88    zynq_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/FSM_sequential_ahb_wr_rd_cs_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y88    zynq_i/mips_core_0/inst/cpu_top/ID/rf/REG_I_reg[21][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y96    zynq_i/mips_core_0/inst/cpu_top/ID/rf/REG_I_reg[21][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y100   zynq_i/mips_core_0/inst/cpu_top/ID/rf/REG_I_reg[22][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y100   zynq_i/mips_core_0/inst/cpu_top/ID/rf/REG_I_reg[22][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y116   zynq_i/mips_core_0/inst/cpu_top/ID/rf/REG_I_reg[22][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y82    zynq_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y82    zynq_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            6  Failing Endpoints,  Worst Slack       -0.091ns,  Total Violation       -0.381ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 0.642ns (6.779%)  route 8.828ns (93.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.699     2.993    zynq_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X30Y94         FDCE                                         r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.518     3.511 r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/Q
                         net (fo=303, routed)         4.391     7.902    zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn
    SLICE_X30Y115        LUT1 (Prop_lut1_I0_O)        0.124     8.026 f  zynq_i/mips_core_0/inst/ahb_ctrl/fetch_pc[10]_i_2/O
                         net (fo=122, routed)         4.437    12.463    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/cpu_rstn_reg_3
    SLICE_X38Y95         FDCE                                         f  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.479    12.658    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X38Y95         FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[6]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y95         FDCE (Recov_fdce_C_CLR)     -0.361    12.372    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[6]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                         -12.463    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 0.642ns (6.779%)  route 8.828ns (93.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.699     2.993    zynq_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X30Y94         FDCE                                         r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.518     3.511 r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/Q
                         net (fo=303, routed)         4.391     7.902    zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn
    SLICE_X30Y115        LUT1 (Prop_lut1_I0_O)        0.124     8.026 f  zynq_i/mips_core_0/inst/ahb_ctrl/fetch_pc[10]_i_2/O
                         net (fo=122, routed)         4.437    12.463    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/cpu_rstn_reg_3
    SLICE_X38Y95         FDCE                                         f  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.479    12.658    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X38Y95         FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[7]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y95         FDCE (Recov_fdce_C_CLR)     -0.361    12.372    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[7]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                         -12.463    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.049ns  (required time - arrival time)
  Source:                 zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 0.642ns (6.779%)  route 8.828ns (93.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.699     2.993    zynq_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X30Y94         FDCE                                         r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.518     3.511 r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/Q
                         net (fo=303, routed)         4.391     7.902    zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn
    SLICE_X30Y115        LUT1 (Prop_lut1_I0_O)        0.124     8.026 f  zynq_i/mips_core_0/inst/ahb_ctrl/fetch_pc[10]_i_2/O
                         net (fo=122, routed)         4.437    12.463    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/cpu_rstn_reg_3
    SLICE_X38Y95         FDCE                                         f  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.479    12.658    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X38Y95         FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[1]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y95         FDCE (Recov_fdce_C_CLR)     -0.319    12.414    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[1]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                         -12.463    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (VIOLATED) :        -0.049ns  (required time - arrival time)
  Source:                 zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 0.642ns (6.779%)  route 8.828ns (93.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.699     2.993    zynq_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X30Y94         FDCE                                         r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.518     3.511 r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/Q
                         net (fo=303, routed)         4.391     7.902    zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn
    SLICE_X30Y115        LUT1 (Prop_lut1_I0_O)        0.124     8.026 f  zynq_i/mips_core_0/inst/ahb_ctrl/fetch_pc[10]_i_2/O
                         net (fo=122, routed)         4.437    12.463    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/cpu_rstn_reg_3
    SLICE_X38Y95         FDCE                                         f  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.479    12.658    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X38Y95         FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[2]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y95         FDCE (Recov_fdce_C_CLR)     -0.319    12.414    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[2]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                         -12.463    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (VIOLATED) :        -0.049ns  (required time - arrival time)
  Source:                 zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 0.642ns (6.779%)  route 8.828ns (93.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.699     2.993    zynq_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X30Y94         FDCE                                         r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.518     3.511 r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/Q
                         net (fo=303, routed)         4.391     7.902    zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn
    SLICE_X30Y115        LUT1 (Prop_lut1_I0_O)        0.124     8.026 f  zynq_i/mips_core_0/inst/ahb_ctrl/fetch_pc[10]_i_2/O
                         net (fo=122, routed)         4.437    12.463    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/cpu_rstn_reg_3
    SLICE_X38Y95         FDCE                                         f  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.479    12.658    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X38Y95         FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[4]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y95         FDCE (Recov_fdce_C_CLR)     -0.319    12.414    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[4]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                         -12.463    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (VIOLATED) :        -0.049ns  (required time - arrival time)
  Source:                 zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 0.642ns (6.779%)  route 8.828ns (93.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.699     2.993    zynq_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X30Y94         FDCE                                         r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.518     3.511 r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/Q
                         net (fo=303, routed)         4.391     7.902    zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn
    SLICE_X30Y115        LUT1 (Prop_lut1_I0_O)        0.124     8.026 f  zynq_i/mips_core_0/inst/ahb_ctrl/fetch_pc[10]_i_2/O
                         net (fo=122, routed)         4.437    12.463    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/cpu_rstn_reg_3
    SLICE_X38Y95         FDCE                                         f  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.479    12.658    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X38Y95         FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[5]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y95         FDCE (Recov_fdce_C_CLR)     -0.319    12.414    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/mem_data_fp_reg[5]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                         -12.463    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/REG_F_reg[19][25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.363ns  (logic 0.642ns (6.857%)  route 8.721ns (93.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 12.815 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.699     2.993    zynq_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X30Y94         FDCE                                         r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.518     3.511 r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/Q
                         net (fo=303, routed)         4.261     7.772    zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn
    SLICE_X63Y123        LUT1 (Prop_lut1_I0_O)        0.124     7.896 f  zynq_i/mips_core_0/inst/ahb_ctrl/REG_F[1][25]_i_2/O
                         net (fo=122, routed)         4.460    12.356    zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/cpu_rstn_reg_15
    SLICE_X48Y126        FDCE                                         f  zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/REG_F_reg[19][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.636    12.815    zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/HCLK
    SLICE_X48Y126        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/REG_F_reg[19][25]/C
                         clock pessimism              0.129    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X48Y126        FDCE (Recov_fdce_C_CLR)     -0.405    12.385    zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/REG_F_reg[19][25]
  -------------------------------------------------------------------
                         required time                         12.385    
                         arrival time                         -12.356    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/REG_F_reg[18][25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.359ns  (logic 0.642ns (6.860%)  route 8.717ns (93.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 12.815 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.699     2.993    zynq_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X30Y94         FDCE                                         r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.518     3.511 r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/Q
                         net (fo=303, routed)         4.261     7.772    zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn
    SLICE_X63Y123        LUT1 (Prop_lut1_I0_O)        0.124     7.896 f  zynq_i/mips_core_0/inst/ahb_ctrl/REG_F[1][25]_i_2/O
                         net (fo=122, routed)         4.456    12.352    zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/cpu_rstn_reg_15
    SLICE_X49Y126        FDCE                                         f  zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/REG_F_reg[18][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.636    12.815    zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/HCLK
    SLICE_X49Y126        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/REG_F_reg[18][25]/C
                         clock pessimism              0.129    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X49Y126        FDCE (Recov_fdce_C_CLR)     -0.405    12.385    zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/REG_F_reg[18][25]
  -------------------------------------------------------------------
                         required time                         12.385    
                         arrival time                         -12.352    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/REG_F_reg[0][25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.346ns  (logic 0.642ns (6.869%)  route 8.704ns (93.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.699     2.993    zynq_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X30Y94         FDCE                                         r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.518     3.511 r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/Q
                         net (fo=303, routed)         4.261     7.772    zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn
    SLICE_X63Y123        LUT1 (Prop_lut1_I0_O)        0.124     7.896 f  zynq_i/mips_core_0/inst/ahb_ctrl/REG_F[1][25]_i_2/O
                         net (fo=122, routed)         4.443    12.339    zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/cpu_rstn_reg_15
    SLICE_X47Y129        FDCE                                         f  zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/REG_F_reg[0][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.641    12.820    zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/HCLK
    SLICE_X47Y129        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/REG_F_reg[0][25]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X47Y129        FDCE (Recov_fdce_C_CLR)     -0.405    12.390    zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/REG_F_reg[0][25]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                         -12.339    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/REG_F_reg[20][25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 0.642ns (6.930%)  route 8.622ns (93.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 12.816 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.699     2.993    zynq_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X30Y94         FDCE                                         r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.518     3.511 r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/Q
                         net (fo=303, routed)         4.261     7.772    zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn
    SLICE_X63Y123        LUT1 (Prop_lut1_I0_O)        0.124     7.896 f  zynq_i/mips_core_0/inst/ahb_ctrl/REG_F[1][25]_i_2/O
                         net (fo=122, routed)         4.361    12.257    zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/cpu_rstn_reg_15
    SLICE_X48Y127        FDCE                                         f  zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/REG_F_reg[20][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        1.637    12.816    zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/HCLK
    SLICE_X48Y127        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/REG_F_reg[20][25]/C
                         clock pessimism              0.129    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X48Y127        FDCE (Recov_fdce_C_CLR)     -0.405    12.386    zynq_i/mips_core_0/inst/cpu_top/ID/fp_rf/REG_F_reg[20][25]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  0.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/ID/rf/ahb_rf_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.209ns (16.668%)  route 1.045ns (83.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.576     0.912    zynq_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X30Y94         FDCE                                         r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.164     1.076 r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/Q
                         net (fo=303, routed)         0.799     1.874    zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.919 f  zynq_i/mips_core_0/inst/ahb_ctrl/REG_I[30][0]_i_1/O
                         net (fo=122, routed)         0.246     2.166    zynq_i/mips_core_0/inst/cpu_top/ID/rf/cpu_rstn_reg_24
    SLICE_X50Y91         FDCE                                         f  zynq_i/mips_core_0/inst/cpu_top/ID/rf/ahb_rf_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.819     1.185    zynq_i/mips_core_0/inst/cpu_top/ID/rf/HCLK
    SLICE_X50Y91         FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/rf/ahb_rf_data_reg[1]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.083    zynq_i/mips_core_0/inst/cpu_top/ID/rf/ahb_rf_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/ID/rf/ahb_rf_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.209ns (16.668%)  route 1.045ns (83.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.576     0.912    zynq_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X30Y94         FDCE                                         r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.164     1.076 r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/Q
                         net (fo=303, routed)         0.799     1.874    zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.919 f  zynq_i/mips_core_0/inst/ahb_ctrl/REG_I[30][0]_i_1/O
                         net (fo=122, routed)         0.246     2.166    zynq_i/mips_core_0/inst/cpu_top/ID/rf/cpu_rstn_reg_24
    SLICE_X50Y91         FDCE                                         f  zynq_i/mips_core_0/inst/cpu_top/ID/rf/ahb_rf_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.819     1.185    zynq_i/mips_core_0/inst/cpu_top/ID/rf/HCLK
    SLICE_X50Y91         FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/rf/ahb_rf_data_reg[4]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.083    zynq_i/mips_core_0/inst/cpu_top/ID/rf/ahb_rf_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src2_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.209ns (15.423%)  route 1.146ns (84.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.576     0.912    zynq_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X30Y94         FDCE                                         r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.164     1.076 r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/Q
                         net (fo=303, routed)         0.866     1.941    zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn
    SLICE_X31Y112        LUT1 (Prop_lut1_I0_O)        0.045     1.986 f  zynq_i/mips_core_0/inst/ahb_ctrl/branch_dx_i_2/O
                         net (fo=133, routed)         0.280     2.267    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/cpu_rstn_reg_5
    SLICE_X32Y112        FDCE                                         f  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.907     1.273    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X32Y112        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src2_reg[16]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X32Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.171    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src2_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.209ns (15.423%)  route 1.146ns (84.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.576     0.912    zynq_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X30Y94         FDCE                                         r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.164     1.076 r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/Q
                         net (fo=303, routed)         0.866     1.941    zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn
    SLICE_X31Y112        LUT1 (Prop_lut1_I0_O)        0.045     1.986 f  zynq_i/mips_core_0/inst/ahb_ctrl/branch_dx_i_2/O
                         net (fo=133, routed)         0.280     2.267    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/cpu_rstn_reg_5
    SLICE_X32Y112        FDCE                                         f  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src2_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.907     1.273    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X32Y112        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src2_reg[17]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X32Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.171    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src2_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.209ns (15.423%)  route 1.146ns (84.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.576     0.912    zynq_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X30Y94         FDCE                                         r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.164     1.076 r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/Q
                         net (fo=303, routed)         0.866     1.941    zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn
    SLICE_X31Y112        LUT1 (Prop_lut1_I0_O)        0.045     1.986 f  zynq_i/mips_core_0/inst/ahb_ctrl/branch_dx_i_2/O
                         net (fo=133, routed)         0.280     2.267    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/cpu_rstn_reg_5
    SLICE_X32Y112        FDCE                                         f  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src2_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.907     1.273    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X32Y112        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src2_reg[22]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X32Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.171    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src2_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src2_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.209ns (15.423%)  route 1.146ns (84.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.576     0.912    zynq_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X30Y94         FDCE                                         r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.164     1.076 r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/Q
                         net (fo=303, routed)         0.866     1.941    zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn
    SLICE_X31Y112        LUT1 (Prop_lut1_I0_O)        0.045     1.986 f  zynq_i/mips_core_0/inst/ahb_ctrl/branch_dx_i_2/O
                         net (fo=133, routed)         0.280     2.267    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/cpu_rstn_reg_5
    SLICE_X33Y112        FDCE                                         f  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src2_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.907     1.273    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X33Y112        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src2_reg[24]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X33Y112        FDCE (Remov_fdce_C_CLR)     -0.092     1.146    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/ID/rf/REG_I_reg[20][4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.209ns (16.359%)  route 1.069ns (83.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.576     0.912    zynq_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X30Y94         FDCE                                         r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.164     1.076 r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/Q
                         net (fo=303, routed)         0.866     1.942    zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn
    SLICE_X49Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.987 f  zynq_i/mips_core_0/inst/ahb_ctrl/REG_I[1][4]_i_2/O
                         net (fo=122, routed)         0.203     2.189    zynq_i/mips_core_0/inst/cpu_top/ID/rf/cpu_rstn_reg_20
    SLICE_X51Y90         FDCE                                         f  zynq_i/mips_core_0/inst/cpu_top/ID/rf/REG_I_reg[20][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.819     1.185    zynq_i/mips_core_0/inst/cpu_top/ID/rf/HCLK
    SLICE_X51Y90         FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/rf/REG_I_reg[20][4]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    zynq_i/mips_core_0/inst/cpu_top/ID/rf/REG_I_reg[20][4]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 zynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.209ns (18.512%)  route 0.920ns (81.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.570     0.906    zynq_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  zynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  zynq_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.673     1.743    zynq_i/mips_core_0/inst/ahb_ctrl/HRESETn
    SLICE_X30Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.788 f  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_i_2/O
                         net (fo=1, routed)           0.247     2.035    zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_i_2_n_0
    SLICE_X30Y94         FDCE                                         f  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.844     1.210    zynq_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X30Y94         FDCE                                         r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y94         FDCE (Remov_fdce_C_CLR)     -0.067     0.861    zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.202ns  (arrival time - required time)
  Source:                 zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src2_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.209ns (14.534%)  route 1.229ns (85.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.576     0.912    zynq_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X30Y94         FDCE                                         r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.164     1.076 r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/Q
                         net (fo=303, routed)         0.866     1.941    zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn
    SLICE_X31Y112        LUT1 (Prop_lut1_I0_O)        0.045     1.986 f  zynq_i/mips_core_0/inst/ahb_ctrl/branch_dx_i_2/O
                         net (fo=133, routed)         0.363     2.350    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/cpu_rstn_reg_5
    SLICE_X33Y111        FDCE                                         f  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src2_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.909     1.275    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X33Y111        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src2_reg[23]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X33Y111        FDCE (Remov_fdce_C_CLR)     -0.092     1.148    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.204ns  (arrival time - required time)
  Source:                 zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.209ns (14.515%)  route 1.231ns (85.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.576     0.912    zynq_i/mips_core_0/inst/ahb_ctrl/HCLK
    SLICE_X30Y94         FDCE                                         r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.164     1.076 r  zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn_reg/Q
                         net (fo=303, routed)         0.866     1.941    zynq_i/mips_core_0/inst/ahb_ctrl/cpu_rstn
    SLICE_X31Y112        LUT1 (Prop_lut1_I0_O)        0.045     1.986 f  zynq_i/mips_core_0/inst/ahb_ctrl/branch_dx_i_2/O
                         net (fo=133, routed)         0.365     2.352    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/cpu_rstn_reg_5
    SLICE_X33Y110        FDCE                                         f  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3002, routed)        0.909     1.275    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/HCLK
    SLICE_X33Y110        FDCE                                         r  zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_reg[16]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X33Y110        FDCE (Remov_fdce_C_CLR)     -0.092     1.148    zynq_i/mips_core_0/inst/cpu_top/ID/id_dcu/alu_src1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  1.204    





