Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 27 Nov 2018 09:17:48 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga003.jf.intel.com (orsmga003.jf.intel.com [10.7.209.27])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 3F799580322
	for <like.xu@linux.intel.com>; Mon, 26 Nov 2018 17:16:50 -0800 (PST)
Received: from orsmga103.jf.intel.com ([10.7.208.35])
  by orsmga003-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 26 Nov 2018 17:16:50 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3ArUeMVRFZiP0HAQAxuo/jpZ1GYnF86YWxBRYc798d?=
 =?us-ascii?q?s5kLTJ76p8y9bnLW6fgltlLVR4KTs6sC17KG9fi4EUU7or+5+EgYd5JNUxJXwe?=
 =?us-ascii?q?43pCcHRPC/NEvgMfTxZDY7FskRHHVs/nW8LFQHUJ2mPw6arXK99yMdFQviPgRp?=
 =?us-ascii?q?OOv1BpTSj8Oq3Oyu5pHfeQpFiCa+bL9oMBm6sRjau9ULj4dlNqs/0AbCrGFSe+?=
 =?us-ascii?q?RRy2NoJFaTkAj568yt4pNt8Dletuw4+cJYXqr0Y6o3TbpDDDQ7KG81/9HktQPC?=
 =?us-ascii?q?TQSU+HQRVHgdnwdSDAjE6BH6WYrxsjf/u+Fg1iSWIdH6QLYpUjmk8qxlSgLniD?=
 =?us-ascii?q?0fOjA38G/ZlM9+jKxUrx29uhNwwYDbbpyNNPd8fK3Qcs4WSGRdUslPTCxMGYy8?=
 =?us-ascii?q?Y5cVAucbIepVtZTxql0TphW+HwmsA+bvxydGiHDsw6060vkuGhzH0gwhBN0Oq3?=
 =?us-ascii?q?PUrNPoP6oVTO+61rfIzTTeYP5N1jf96ZPHcgsmofGKR75/bNDRyU43FwzekFqf?=
 =?us-ascii?q?s5blMymU1usQqWSU9fdgWPuphmU6pQ9xpT2vyd0tionPno8VzVHF9SFjz4kuPt?=
 =?us-ascii?q?20Ukl7YcSrEJdIqi6aLYx2Qts5TG52oik60KcKuZ+mcyUM1Z8pxAbfZuSZf4SU?=
 =?us-ascii?q?4R/vTvudLSp7iX5/Zr6yiRa//VK9xuD+TsW4zkpGoyRfntXRq3wBzR7e5tWdRv?=
 =?us-ascii?q?dg+EqqxCyB2BrJ6u5eJEA5jarbJIAlwr43jpcTtUXDHjTqmEXtlqOWeUMk+vWy?=
 =?us-ascii?q?5+TgeLXmqYeQN45yig7gLqQjgtKzDfg7PwQUQmSX5Oex2Kf98UD3QLhGlOA6n6?=
 =?us-ascii?q?vBvJDfP8sbp6q5AwFP0oYk7hayFy6m38odnXkaNV5KZQyIj5b3NFHKOfz3FvC/?=
 =?us-ascii?q?g0mqkDh32f/GJbrtApHMLnjAjrjtZ7l861NExQo3zNBf4Y9UC74bLPLyXE/xqM?=
 =?us-ascii?q?LXDhsjPwOoxObnDc5w1oUZWWKJDa+ZNr7SvUWP5uI1LOmAfJUVtyrlK/g5+/7u?=
 =?us-ascii?q?imc0mVscfamqw5Qbcn+5Hul9LkWdYHrshMoBEGgQsgo/SuzqlEONUTpJa3muWK?=
 =?us-ascii?q?I842JzNYS9EI2WRpyxmKfTm2C/H4ZKfSZADVaDF2qucJ+LHPIFaSaXK8kmlSQY?=
 =?us-ascii?q?VL+nUMg42BSz8QP31bdjfdfS4TAS4Jfq1dxp4L/KmBQvsDB5EcmZlnuAVnx5hX?=
 =?us-ascii?q?8gQTgw06Zi50tnxQCYzKJ6jvdEQMFV/O5DSQwgNJTRnNB9XvtzVhjAdZ+tRR6J?=
 =?us-ascii?q?Rdy6DCt5Gtk1zPcNakFxXdK4gUaQ8TCtBuo5nqKKCNQb86jH2H65c8p01XfK/K?=
 =?us-ascii?q?YghUIhRI1DL2q+jKN27U7SC8jAjhPKxO6Raa0A0XuVpy+4xm2UsRQAXQ=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0ABAABbmvxbhxHrdtBjFgMBAQEBAQEBA?=
 =?us-ascii?q?QEBAQEHAQEBAQEBgVEEAQEBAQELAYEwKoEPgSmMEV+NMnqWQoFzAg0FGAcNiGM?=
 =?us-ascii?q?iNAkNAQMBAQEBAQECARMBAQEKCwkIGw4jDII2BQIDGAmCWwEBAQECAQECJBkBA?=
 =?us-ascii?q?QQKKQECAwECBgEBChgJHQgDAQsFGDEYBIJNSwGBeQcBAQSlEoFsM4J2AQEFhyA?=
 =?us-ascii?q?HCIJtiACBHBeBf4ERgl01ilmJIZZlCYIghFyKKAsYX4FHjmKQEIghgUaCDTMaC?=
 =?us-ascii?q?BcZgycJghIMFxKBcoZahVItMYEEA4sfgXcBAQ?=
X-IPAS-Result: =?us-ascii?q?A0ABAABbmvxbhxHrdtBjFgMBAQEBAQEBAQEBAQEHAQEBAQE?=
 =?us-ascii?q?BgVEEAQEBAQELAYEwKoEPgSmMEV+NMnqWQoFzAg0FGAcNiGMiNAkNAQMBAQEBA?=
 =?us-ascii?q?QECARMBAQEKCwkIGw4jDII2BQIDGAmCWwEBAQECAQECJBkBAQQKKQECAwECBgE?=
 =?us-ascii?q?BChgJHQgDAQsFGDEYBIJNSwGBeQcBAQSlEoFsM4J2AQEFhyAHCIJtiACBHBeBf?=
 =?us-ascii?q?4ERgl01ilmJIZZlCYIghFyKKAsYX4FHjmKQEIghgUaCDTMaCBcZgycJghIMFxK?=
 =?us-ascii?q?BcoZahVItMYEEA4sfgXcBAQ?=
X-IronPort-AV: E=Sophos;i="5.56,284,1539673200"; 
   d="asc'?scan'208";a="53820552"
X-Amp-Result: UNSCANNABLE
X-Amp-File-Uploaded: False
Unscannable: 2
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 26 Nov 2018 17:16:49 -0800
Received: from localhost ([::1]:39576 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gRRzc-0005fI-IG
	for like.xu@linux.intel.com; Mon, 26 Nov 2018 20:16:48 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:38334)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1gRRz4-0005f2-Bi
	for qemu-devel@nongnu.org; Mon, 26 Nov 2018 20:16:15 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1gRRz0-0007VN-2f
	for qemu-devel@nongnu.org; Mon, 26 Nov 2018 20:16:14 -0500
Received: from ozlabs.org ([203.11.71.1]:51275)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <dgibson@ozlabs.org>)
	id 1gRRyw-0007Ur-CH; Mon, 26 Nov 2018 20:16:08 -0500
Received: by ozlabs.org (Postfix, from userid 1007)
	id 433m7h3xxdz9s3Z; Tue, 27 Nov 2018 12:16:00 +1100 (AEDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
	d=gibson.dropbear.id.au; s=201602; t=1543281360;
	bh=uCeNnJr5kqwIkxyFBChkkq6dMKNSxakMF0NZ5s7hBCM=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
	b=ZNy8+gwPoAGK22HN5Y0AxSxbgLSFkOC2DAZ8eVvKmO3JtaCVt2nrVNce14iKYyaeV
	i3MVFkFvT81awzklojcdGEPalyTJZfZT3o30n2Iuox/ay++FZngm4aSAb7+JD2F+s3
	35ZuYeIjnTGVYpV/c7+JlKFxWCn4HoTeKF7olQM8=
Date: Tue, 27 Nov 2018 10:48:18 +1100
From: David Gibson <david@gibson.dropbear.id.au>
To: =?iso-8859-1?Q?C=E9dric?= Le Goater <clg@kaod.org>
Message-ID: <20181126234818.GK2251@umbus.fritz.box>
References: <20181116105729.23240-1-clg@kaod.org>
	<20181116105729.23240-3-clg@kaod.org>
	<20181122031934.GC10448@umbus.fritz.box>
	<75cdc1f3-f337-3c37-b234-d96222a370d2@kaod.org>
	<20181123010852.GT10448@umbus.fritz.box>
	<8270d5fc-ab20-f47d-37d8-1e2ba179fbfd@kaod.org>
	<20181126053947.GG2251@umbus.fritz.box>
	<23a938ba-d2bc-8a9d-07ef-6672a8cc3a93@kaod.org>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha256;
	protocol="application/pgp-signature"; boundary="rnP2AJ7yb1j09OW/"
Content-Disposition: inline
In-Reply-To: <23a938ba-d2bc-8a9d-07ef-6672a8cc3a93@kaod.org>
User-Agent: Mutt/1.10.1 (2018-07-13)
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
	[fuzzy]
X-Received-From: 203.11.71.1
Subject: Re: [Qemu-devel] [PATCH v5 02/36] ppc/xive: add support for the LSI
 interrupt sources
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: qemu-ppc@nongnu.org, qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>


--rnP2AJ7yb1j09OW/
Content-Type: text/plain; charset=iso-8859-1
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Mon, Nov 26, 2018 at 12:20:19PM +0100, C=E9dric Le Goater wrote:
> On 11/26/18 6:39 AM, David Gibson wrote:
> > On Fri, Nov 23, 2018 at 02:28:35PM +0100, C=E9dric Le Goater wrote:
> >>
> >>>>>> +/*
> >>>>>> + * Returns whether the event notification should be forwarded.
> >>>>>> + */
> >>>>>> +static bool xive_source_lsi_trigger(XiveSource *xsrc, uint32_t
> >>>>>> srcno)
> >>>>>
> >>>>> What exactly "trigger" means isn't entirely obvious for an LSI.  Mi=
ght
> >>>>> be clearer to have "lsi_assert" and "lsi_deassert" helpers instead.
> >>>>
> >>>> This is called only when the interrupt is asserted. So it is a=20
> >>>> simplified LSI trigger depending only on the 'P' bit.
> >>>
> >>> Yes, I see that.  But the result is that while the MSI logic is
> >>> encapsulated in the MSI trigger function, this leaves the LSI logic
> >>> split across the trigger function and set_irq() itself. I think it=20
> >>> would be better to have assert and deassert helpers instead, which
> >>> handle both the trigger/notification and also the updating of the
> >>> ASSERTED bit.
> >>
> >> Something like the xive_source_set_irq_lsi() below ?
> >=20
> > Uh.. not exactly what I had in mind, but close enough.
> >=20
> > [snip]
> > +/*
> >> + * Returns whether the event notification should be forwarded.
> >> + */
> >>  static bool xive_source_esb_trigger(XiveSource *xsrc, uint32_t srcno)
> >>  {
> >> +    bool notify;
> >> +
> >>      assert(srcno < xsrc->nr_irqs);
> >> =20
> >> -    return xive_esb_trigger(&xsrc->status[srcno]);
> >> +    notify =3D xive_esb_trigger(&xsrc->status[srcno]);
> >> +
> >> +    if (xive_source_irq_is_lsi(xsrc, srcno) &&
> >=20
> > Except that this block can go, since this function is no longer called
> > for LSIs.
>=20
> It still can be through the ESB MMIOs, if the guest does a load on the=20
> trigger page.

Oh, good point.  That makes me rethink all my comments on this matter.

In that case I think your original code was fine, except that I'd
prefer to see the setting of the ASSERTED bit inside the trigger
function, instead of in the set_irq() caller.


>=20
> C.
>=20
> =20
> >=20
> >> +        xive_source_esb_get(xsrc, srcno) =3D=3D XIVE_ESB_QUEUED) {
> >> +        qemu_log_mask(LOG_GUEST_ERROR,
> >> +                      "XIVE: queued an event on LSI IRQ %d\n", srcno);
> >> +    }
> >> +
> >> +    return notify;
> >>  }
> >> =20
> >>  /*
> >> @@ -103,9 +127,22 @@ static bool xive_source_esb_trigger(Xive
> >>   */
> >>  static bool xive_source_esb_eoi(XiveSource *xsrc, uint32_t srcno)
> >>  {
> >> +    bool notify;
> >> +
> >>      assert(srcno < xsrc->nr_irqs);
> >> =20
> >> -    return xive_esb_eoi(&xsrc->status[srcno]);
> >> +    notify =3D xive_esb_eoi(&xsrc->status[srcno]);
> >> +
> >> +    /* LSI sources do not set the Q bit but they can still be
> >> +     * asserted, in which case we should forward a new event
> >> +     * notification
> >> +     */
> >> +    if (xive_source_irq_is_lsi(xsrc, srcno)) {
> >> +        bool level =3D xsrc->status[srcno] & XIVE_STATUS_ASSERTED;
> >> +        notify =3D xive_source_set_irq_lsi(xsrc, srcno, level);
> >> +    }
> >> +
> >> +    return notify;
> >>  }
> >> =20
> >>  /*
> >> @@ -268,8 +305,12 @@ static void xive_source_set_irq(void *op
> >>      XiveSource *xsrc =3D XIVE_SOURCE(opaque);
> >>      bool notify =3D false;
> >> =20
> >> -    if (val) {
> >> -        notify =3D xive_source_esb_trigger(xsrc, srcno);
> >> +    if (xive_source_irq_is_lsi(xsrc, srcno)) {
> >> +        notify =3D xive_source_set_irq_lsi(xsrc, srcno, val);
> >> +    } else {
> >> +        if (val) {
> >> +            notify =3D xive_source_esb_trigger(xsrc, srcno);
> >> +        }
> >>      }
> >> =20
> >>      /* Forward the source event notification for routing */
> >> @@ -289,9 +330,11 @@ void xive_source_pic_print_info(XiveSour
> >>              continue;
> >>          }
> >> =20
> >> -        monitor_printf(mon, "  %08x %c%c\n", i + offset,
> >> +        monitor_printf(mon, "  %08x %s %c%c%c\n", i + offset,
> >> +                       xive_source_irq_is_lsi(xsrc, i) ? "LSI" : "MSI=
",
> >>                         pq & XIVE_ESB_VAL_P ? 'P' : '-',
> >> -                       pq & XIVE_ESB_VAL_Q ? 'Q' : '-');
> >> +                       pq & XIVE_ESB_VAL_Q ? 'Q' : '-',
> >> +                       xsrc->status[i] & XIVE_STATUS_ASSERTED ? 'A' :=
 ' ');
> >>      }
> >>  }
> >> =20
> >> @@ -299,6 +342,8 @@ static void xive_source_reset(DeviceStat
> >>  {
> >>      XiveSource *xsrc =3D XIVE_SOURCE(dev);
> >> =20
> >> +    /* Do not clear the LSI bitmap */
> >> +
> >>      /* PQs are initialized to 0b01 which corresponds to "ints off" */
> >>      memset(xsrc->status, 0x1, xsrc->nr_irqs);
> >>  }
> >> @@ -324,6 +369,7 @@ static void xive_source_realize(DeviceSt
> >>                                       xsrc->nr_irqs);
> >> =20
> >>      xsrc->status =3D g_malloc0(xsrc->nr_irqs);
> >> +    xsrc->lsi_map =3D bitmap_new(xsrc->nr_irqs);
> >> =20
> >>      memory_region_init_io(&xsrc->esb_mmio, OBJECT(xsrc),
> >>                            &xive_source_esb_ops, xsrc, "xive.esb",
> >>
> >=20
>=20

--=20
David Gibson			| I'll have my music baroque, and my code
david AT gibson.dropbear.id.au	| minimalist, thank you.  NOT _the_ _other_
				| _way_ _around_!
http://www.ozlabs.org/~dgibson

--rnP2AJ7yb1j09OW/
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQIzBAEBCAAdFiEEdfRlhq5hpmzETofcbDjKyiDZs5IFAlv8hkAACgkQbDjKyiDZ
s5I5Pw/9HRATJIgI8WxK+BpNN4TyHEgixsa2cKP6li3VToJneRf0qkWiehOHLms0
miVG/O/GAXovQIc3KhZHUmbTEXLviAY0Ntmmi2PZlJ8EXtREp+dEgtZRWakV4hoc
sG1oAJGmuxsGxIn1cTnF4bDq4rvhOTXv0PVtLRNb9ijknQ5lsXDEFnpmw7qxSPgP
U9AheQvj4PzkjDkmcIwqraIhBvPpr6LErpz30SV3m4/jPya2XR30xAJYVvZ+IQId
dRJzPuD5BKcXKmRyMf6WQtrT3hLmM2PEgTUf1hXqIbGJQ8wnmcbpZMt7Dw3vbTWP
5HMvrfSvsBnspawIknSBuzze8TrD2ezbUZx4DqEixxrgemSIx1O8OkcqqqXRiIFn
mhlpRG263UyFFWrzokOCF8cI3dHIKD0pgzgQ8op8KdOPLRS6LDjZuaQTiJZP61XB
hOXQe08/7GxhsLnJvH0m7Fz3G/JhjTCwpRJetq+pCvRGjriwXYrZ229/TycNUYCi
kuCjkgaoJ/p5ffrcGRMkl5nHGcicxy+CVQEukOIUUFX1hV8GlFMRg2cXAW7G8D/8
aHVdnqw9qJqbW23yWeqVB4Kp3FzxvENkh8KTqX2rNZEZspuksvllFZJt1vak1T7L
jhj6+cmBz+dsBU4001UUEsuJunbA5UU2PY624LSHh70Q7vdpYN8=
=A+3S
-----END PGP SIGNATURE-----

--rnP2AJ7yb1j09OW/--

