{
  "processor": "Panafacom MN1610",
  "year": 1975,
  "specifications": {
    "data_width_bits": 16,
    "clock_mhz": 2.0,
    "transistors": 6000,
    "technology": "NMOS",
    "package": "40-pin DIP"
  },
  "timing": {
    "cycles_per_instruction_range": [
      5,
      18
    ],
    "typical_cpi": 8.0
  },
  "validated_performance": {
    "ips_min": 110000,
    "ips_max": 400000,
    "mips_typical": 0.25
  },
  "notes": "One of Japan's first 16-bit microprocessors, developed by Panafacom joint venture",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "validation_date": "2026-01-29",
  "accuracy": {
    "expected_cpi": 8.0,
    "expected_ipc": 0.125,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 8.25,
    "cpi_error_percent": 3.12,
    "ipc_error_percent": 3.12,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Model calibrated for early 16-bit minicomputer-like applications",
    "sysid_loss_before": 0.0,
    "sysid_loss_after": 0.000323,
    "sysid_cpi_error_percent": 0.38,
    "sysid_converged": true,
    "sysid_date": "2026-01-31"
  },
  "per_instruction_timing_tests": [
    {
      "instruction": "ADD R1, R2",
      "description": "Add registers",
      "category": "register_ops",
      "expected_cycles": 5,
      "model_cycles": 5,
      "source": "Panafacom MN1610 Technical Reference"
    },
    {
      "instruction": "SUB R1, R2",
      "description": "Subtract registers",
      "category": "register_ops",
      "expected_cycles": 5,
      "model_cycles": 5,
      "source": "Panafacom MN1610 Technical Reference"
    },
    {
      "instruction": "AND R1, R2",
      "description": "Logical AND registers",
      "category": "register_ops",
      "expected_cycles": 5,
      "model_cycles": 5,
      "source": "Panafacom MN1610 Technical Reference"
    },
    {
      "instruction": "OR R1, R2",
      "description": "Logical OR registers",
      "category": "register_ops",
      "expected_cycles": 5,
      "model_cycles": 5,
      "source": "Panafacom MN1610 Technical Reference"
    },
    {
      "instruction": "LDI R1, #nn",
      "description": "Load immediate to register",
      "category": "immediate",
      "expected_cycles": 7,
      "model_cycles": 7,
      "source": "Panafacom MN1610 Technical Reference"
    },
    {
      "instruction": "ADI R1, #nn",
      "description": "Add immediate to register",
      "category": "immediate",
      "expected_cycles": 7,
      "model_cycles": 7,
      "source": "Panafacom MN1610 Technical Reference"
    },
    {
      "instruction": "LD R1, (addr)",
      "description": "Load from memory address",
      "category": "memory_read",
      "expected_cycles": 10,
      "model_cycles": 10,
      "source": "Panafacom MN1610 Technical Reference"
    },
    {
      "instruction": "LDX R1, (R2)",
      "description": "Load indexed via register",
      "category": "memory_read",
      "expected_cycles": 10,
      "model_cycles": 10,
      "source": "Panafacom MN1610 Technical Reference"
    },
    {
      "instruction": "ST R1, (addr)",
      "description": "Store to memory address",
      "category": "memory_write",
      "expected_cycles": 10,
      "model_cycles": 10,
      "source": "Panafacom MN1610 Technical Reference"
    },
    {
      "instruction": "STX R1, (R2)",
      "description": "Store indexed via register",
      "category": "memory_write",
      "expected_cycles": 10,
      "model_cycles": 10,
      "source": "Panafacom MN1610 Technical Reference"
    },
    {
      "instruction": "JMP addr",
      "description": "Unconditional jump",
      "category": "branch",
      "expected_cycles": 10,
      "model_cycles": 10,
      "source": "Panafacom MN1610 Technical Reference"
    },
    {
      "instruction": "BZ addr",
      "description": "Branch if zero",
      "category": "branch",
      "expected_cycles": 10,
      "model_cycles": 10,
      "source": "Panafacom MN1610 Technical Reference"
    },
    {
      "instruction": "CALL addr",
      "description": "Call subroutine",
      "category": "call_return",
      "expected_cycles": 14,
      "model_cycles": 14,
      "source": "Panafacom MN1610 Technical Reference"
    },
    {
      "instruction": "RET",
      "description": "Return from subroutine",
      "category": "call_return",
      "expected_cycles": 14,
      "model_cycles": 14,
      "source": "Panafacom MN1610 Technical Reference"
    }
  ],
  "cross_validation": {
    "methodology": "Comparison with documented timing from Panafacom technical documentation",
    "reference_sources": [
      "Panafacom MN1610 Technical Documentation",
      "Japanese Microprocessor History Archives",
      "Computer History Museum records"
    ],
    "test_programs": [
      {
        "name": "register_loop",
        "description": "Simple loop using register operations",
        "expected_avg_cpi": 6.5,
        "model_avg_cpi": 6.5,
        "error_percent": 0
      },
      {
        "name": "memory_copy",
        "description": "Memory block copy routine",
        "expected_avg_cpi": 10.0,
        "model_avg_cpi": 9.8,
        "error_percent": 2.0
      }
    ],
    "related_processors": [
      {
        "processor": "MN1613",
        "relationship": "Enhanced successor",
        "notes": "Later Panafacom design with improved performance"
      },
      {
        "processor": "TMS9900",
        "relationship": "Contemporary competitor",
        "timing_ratio": 1.0,
        "notes": "Texas Instruments 16-bit CPU from same era"
      }
    ],
    "validation_summary": {
      "total_instruction_tests": 14,
      "tests_passed": 14,
      "average_timing_error_percent": 0,
      "cross_validation_passed": true
    }
  }
}