var g_data = {"14":{"st":"inst","pa":0,"n":"/tb_top/DUT/fifo_mem_inst","l":"Verilog","sn":17,"du":{"n":"work.fifo_mem","s":7,"b":1},"bc":[{"n":"tb_top","s":11,"b":1},{"n":"DUT","s":13,"b":1},{"n":"fifo_mem_inst","s":14,"z":1}],"loc":{"cp":100.00,"data":{"s":[4,4],"b":[4,4],"fc":[4,4]}}},"15":{"st":"inst","pa":0,"n":"/tb_top/DUT/synchronizer_r2w_inst","l":"Verilog","sn":17,"du":{"n":"work.synchronizer","s":8,"b":1},"bc":[{"n":"tb_top","s":11,"b":1},{"n":"DUT","s":13,"b":1},{"n":"synchronizer_r2w_inst","s":15,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5],"b":[2,2]}}},"16":{"st":"inst","pa":0,"n":"/tb_top/DUT/synchronizer_w2r_inst","l":"Verilog","sn":17,"du":{"n":"work.synchronizer","s":8,"b":1},"bc":[{"n":"tb_top","s":11,"b":1},{"n":"DUT","s":13,"b":1},{"n":"synchronizer_w2r_inst","s":16,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5],"b":[2,2]}}},"17":{"st":"inst","pa":0,"n":"/tb_top/DUT/rptr_handler_inst","l":"Verilog","sn":17,"du":{"n":"work.rptr_handler","s":9,"b":1},"bc":[{"n":"tb_top","s":11,"b":1},{"n":"DUT","s":13,"b":1},{"n":"rptr_handler_inst","s":17,"z":1}],"loc":{"cp":100.00,"data":{"s":[22,22],"b":[6,6],"fe":[14,14]}}},"18":{"st":"inst","pa":0,"n":"/tb_top/DUT/wptr_handler_inst","l":"Verilog","sn":17,"du":{"n":"work.wptr_handler","s":10,"b":1},"bc":[{"n":"tb_top","s":11,"b":1},{"n":"DUT","s":13,"b":1},{"n":"wptr_handler_inst","s":18,"z":1}],"loc":{"cp":100.00,"data":{"s":[22,22],"b":[6,6],"fe":[14,14]}}},"13":{"st":"inst","pa":0,"n":"/tb_top/DUT","l":"Verilog","sn":13,"du":{"n":"work.asynchronous_fifo","s":6,"b":0},"bc":[{"n":"tb_top","s":11,"b":1},{"n":"DUT","s":13,"z":1}],"children":[{"n":"wptr_handler_inst","id":18,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fe":100.00},{"n":"rptr_handler_inst","id":17,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fe":100.00},{"n":"synchronizer_w2r_inst","id":16,"zf":1,"tc":100.00,"s":100.00,"b":100.00},{"n":"synchronizer_r2w_inst","id":15,"zf":1,"tc":100.00,"s":100.00,"b":100.00},{"n":"fifo_mem_inst","id":14,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00}],"rec":{"cp":100.00,"data":{"s":[58,58],"b":[20,20],"fc":[4,4],"fe":[28,28]}}},"11":{"st":"inst","pa":0,"n":"/tb_top","l":"Verilog","sn":13,"du":{"n":"work.tb_top","s":4,"b":1},"bc":[{"n":"tb_top","s":11,"z":1}],"children":[{"n":"DUT","id":13,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"fe":100.00}],"rec":{"cp":100.00,"data":{"s":[58,58],"b":[20,20],"fc":[4,4],"fe":[28,28],"gb":[36,36],"cvpc":[19],"g":[9,100.00]}},"loc":{"cp":100.00,"data":{"gb":[36,36],"cvpc":[19],"g":[9,100.00]}}},"19":{"st":"inst","pa":0,"n":"/fifo_pkg","l":"SystemVerilog","sn":2,"du":{"n":"work.fifo_pkg","s":2,"b":1},"bc":[{"n":"fifo_pkg","s":19,"z":1}],"loc":{"cp":100.00,"data":{"a":[5,5]}}},"7":{"st":"du","pa":0,"n":"work.fifo_mem","l":"Verilog","sn":17,"one_inst":14,"loc":{"cp":100.00,"data":{"s":[4,4],"b":[4,4],"fc":[4,4]}}},"2":{"st":"du","pa":0,"n":"work.fifo_pkg","l":"SystemVerilog","sn":2,"one_inst":19,"loc":{"cp":100.00,"data":{"a":[5,5]}}},"9":{"st":"du","pa":0,"n":"work.rptr_handler","l":"Verilog","sn":17,"one_inst":17,"loc":{"cp":100.00,"data":{"s":[22,22],"b":[6,6],"fe":[14,14]}}},"8":{"st":"du","pa":0,"n":"work.synchronizer","l":"Verilog","sn":17,"loc":{"cp":100.00,"data":{"s":[5,5],"b":[2,2]}}},"4":{"st":"du","pa":0,"n":"work.tb_top","l":"Verilog","sn":13,"one_inst":11,"loc":{"cp":100.00,"data":{"gb":[36,36],"cvpc":[19],"g":[9,100.00]}}},"10":{"st":"du","pa":0,"n":"work.wptr_handler","l":"Verilog","sn":17,"one_inst":18,"loc":{"cp":100.00,"data":{"s":[22,22],"b":[6,6],"fe":[14,14]}}}};
processSummaryData(g_data);