{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743937010531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743937010532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr  6 12:56:50 2025 " "Processing started: Sun Apr  6 12:56:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743937010532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743937010532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4_5 -c Lab4_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4_5 -c Lab4_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743937010532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743937011018 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743937011018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7_segment_display_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 7_segment_display_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexDecoder-Behavior " "Found design unit 1: hexDecoder-Behavior" {  } { { "7_segment_display_decoder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/7_segment_display_decoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019421 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexDecoder " "Found entity 1: hexDecoder" {  } { { "7_segment_display_decoder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/7_segment_display_decoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743937019421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_FlipFlop-behaviour " "Found design unit 1: T_FlipFlop-behaviour" {  } { { "T_FlipFlop.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/T_FlipFlop.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019422 ""} { "Info" "ISGN_ENTITY_NAME" "1 T_FlipFlop " "Found entity 1: T_FlipFlop" {  } { { "T_FlipFlop.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/T_FlipFlop.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743937019422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reactiontimer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reactiontimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reactionTimer-structure " "Found design unit 1: reactionTimer-structure" {  } { { "reactionTimer.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/reactionTimer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019424 ""} { "Info" "ISGN_ENTITY_NAME" "1 reactionTimer " "Found entity 1: reactionTimer" {  } { { "reactionTimer.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/reactionTimer.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743937019424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulocounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulocounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moduloCounter-structure " "Found design unit 1: moduloCounter-structure" {  } { { "moduloCounter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/moduloCounter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019426 ""} { "Info" "ISGN_ENTITY_NAME" "1 moduloCounter " "Found entity 1: moduloCounter" {  } { { "moduloCounter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/moduloCounter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743937019426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gated_srlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gated_srlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gated_SRlatch-Structural " "Found design unit 1: gated_SRlatch-Structural" {  } { { "gated_SRlatch.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/gated_SRlatch.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019428 ""} { "Info" "ISGN_ENTITY_NAME" "1 gated_SRlatch " "Found entity 1: gated_SRlatch" {  } { { "gated_SRlatch.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/gated_SRlatch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743937019428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-Behavior " "Found design unit 1: flipflop-Behavior" {  } { { "flipflop.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/flipflop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019431 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/flipflop.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743937019431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elementarycounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elementarycounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elemCounter-structure " "Found design unit 1: elemCounter-structure" {  } { { "elementaryCounter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/elementaryCounter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019432 ""} { "Info" "ISGN_ENTITY_NAME" "1 elemCounter " "Found entity 1: elemCounter" {  } { { "elementaryCounter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/elementaryCounter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743937019432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter16bit_struc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter16bit_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter16bit-structure " "Found design unit 1: counter16bit-structure" {  } { { "counter16bit_struc.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/counter16bit_struc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019434 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter16bit " "Found entity 1: counter16bit" {  } { { "counter16bit_struc.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/counter16bit_struc.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743937019434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-dataflow " "Found design unit 1: comparator-dataflow" {  } { { "comparator.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/comparator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019436 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/comparator.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743937019436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab4_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 device-behaviour " "Found design unit 1: device-behaviour" {  } { { "Lab4_5.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/Lab4_5.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019439 ""} { "Info" "ISGN_ENTITY_NAME" "1 device " "Found entity 1: device" {  } { { "Lab4_5.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/Lab4_5.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743937019439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_converter-behavior " "Found design unit 1: BCD_converter-behavior" {  } { { "BinToBcd.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/BinToBcd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019442 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_converter " "Found entity 1: BCD_converter" {  } { { "BinToBcd.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/BinToBcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743937019442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "device " "Elaborating entity \"device\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743937019528 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..1\] Lab4_5.vhd(16) " "Using initial value X (don't care) for net \"LEDR\[9..1\]\" at Lab4_5.vhd(16)" {  } { { "Lab4_5.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/Lab4_5.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743937019573 "|device"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reactionTimer reactionTimer:uut " "Elaborating entity \"reactionTimer\" for hierarchy \"reactionTimer:uut\"" {  } { { "Lab4_5.vhd" "uut" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/Lab4_5.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743937019578 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IN1_INTEGER reactionTimer.vhd(72) " "Verilog HDL or VHDL warning at reactionTimer.vhd(72): object \"IN1_INTEGER\" assigned a value but never read" {  } { { "reactionTimer.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/reactionTimer.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743937019591 "|device|reactionTimer:uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter16bit reactionTimer:uut\|counter16bit:CNT0 " "Elaborating entity \"counter16bit\" for hierarchy \"reactionTimer:uut\|counter16bit:CNT0\"" {  } { { "reactionTimer.vhd" "CNT0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/reactionTimer.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743937019633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_FlipFlop reactionTimer:uut\|counter16bit:CNT0\|T_FlipFlop:TFF " "Elaborating entity \"T_FlipFlop\" for hierarchy \"reactionTimer:uut\|counter16bit:CNT0\|T_FlipFlop:TFF\"" {  } { { "counter16bit_struc.vhd" "TFF" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/counter16bit_struc.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743937019676 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparator_typeb.vhd 2 1 " "Using design file comparator_typeb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_typeB-dataflow " "Found design unit 1: comparator_typeB-dataflow" {  } { { "comparator_typeb.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/comparator_typeb.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019739 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_typeB " "Found entity 1: comparator_typeB" {  } { { "comparator_typeb.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/comparator_typeb.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019739 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743937019739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_typeB reactionTimer:uut\|comparator_typeB:CMP " "Elaborating entity \"comparator_typeB\" for hierarchy \"reactionTimer:uut\|comparator_typeB:CMP\"" {  } { { "reactionTimer.vhd" "CMP" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/reactionTimer.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743937019740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gated_SRlatch reactionTimer:uut\|gated_SRlatch:FF0 " "Elaborating entity \"gated_SRlatch\" for hierarchy \"reactionTimer:uut\|gated_SRlatch:FF0\"" {  } { { "reactionTimer.vhd" "FF0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/reactionTimer.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743937019772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloCounter reactionTimer:uut\|moduloCounter:MOD50k " "Elaborating entity \"moduloCounter\" for hierarchy \"reactionTimer:uut\|moduloCounter:MOD50k\"" {  } { { "reactionTimer.vhd" "MOD50k" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/reactionTimer.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743937019794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elemCounter reactionTimer:uut\|moduloCounter:MOD50k\|elemCounter:CNT " "Elaborating entity \"elemCounter\" for hierarchy \"reactionTimer:uut\|moduloCounter:MOD50k\|elemCounter:CNT\"" {  } { { "moduloCounter.vhd" "CNT" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/moduloCounter.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743937019808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop reactionTimer:uut\|moduloCounter:MOD50k\|elemCounter:CNT\|flipflop:DFF " "Elaborating entity \"flipflop\" for hierarchy \"reactionTimer:uut\|moduloCounter:MOD50k\|elemCounter:CNT\|flipflop:DFF\"" {  } { { "elementaryCounter.vhd" "DFF" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/elementaryCounter.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743937019834 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/mux.vhd" 10 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1743937019878 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.vhd 2 1 " "Using design file mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-stuctural " "Found design unit 1: mux-stuctural" {  } { { "mux.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019879 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743937019879 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743937019879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux reactionTimer:uut\|moduloCounter:MOD50k\|elemCounter:CNT\|mux:MUX0 " "Elaborating entity \"mux\" for hierarchy \"reactionTimer:uut\|moduloCounter:MOD50k\|elemCounter:CNT\|mux:MUX0\"" {  } { { "elementaryCounter.vhd" "MUX0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/elementaryCounter.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743937019879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator reactionTimer:uut\|moduloCounter:MOD50k\|comparator:CMP " "Elaborating entity \"comparator\" for hierarchy \"reactionTimer:uut\|moduloCounter:MOD50k\|comparator:CMP\"" {  } { { "moduloCounter.vhd" "CMP" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/moduloCounter.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743937019921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_converter BCD_converter:CONV " "Elaborating entity \"BCD_converter\" for hierarchy \"BCD_converter:CONV\"" {  } { { "Lab4_5.vhd" "CONV" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/Lab4_5.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743937019929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDecoder hexDecoder:DEC0 " "Elaborating entity \"hexDecoder\" for hierarchy \"hexDecoder:DEC0\"" {  } { { "Lab4_5.vhd" "DEC0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/Lab4_5.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743937019967 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Lab4_5.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/Lab4_5.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743937022258 "|device|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Lab4_5.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/Lab4_5.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743937022258 "|device|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Lab4_5.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/Lab4_5.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743937022258 "|device|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Lab4_5.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/Lab4_5.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743937022258 "|device|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Lab4_5.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/Lab4_5.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743937022258 "|device|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Lab4_5.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/Lab4_5.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743937022258 "|device|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Lab4_5.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/Lab4_5.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743937022258 "|device|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Lab4_5.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/Lab4_5.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743937022258 "|device|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Lab4_5.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/Lab4_5.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743937022258 "|device|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743937022258 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743937022356 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743937024217 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743937024217 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Lab4_5.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/Lab4_5.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743937024360 "|device|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Lab4_5.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/Lab4_5.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743937024360 "|device|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1743937024360 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "978 " "Implemented 978 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743937024367 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743937024367 ""} { "Info" "ICUT_CUT_TM_LCELLS" "927 " "Implemented 927 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743937024367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743937024367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4947 " "Peak virtual memory: 4947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743937024429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr  6 12:57:04 2025 " "Processing ended: Sun Apr  6 12:57:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743937024429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743937024429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743937024429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743937024429 ""}
