0.6
2018.3
Dec  7 2018
00:33:28
D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sim_1/new/tb_Loongarch_Lite_FullSyS.sv,1767537746,systemVerilog,,,,tb_Loongarch32_Lite_FullSyS,,,../../../../Loongarch32_Lite.srcs/sources_1/ip/clkdiv,,,,,
D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/ip/clkdiv/clkdiv.v,1767537746,verilog,,,,clkdiv,,,../../../../Loongarch32_Lite.srcs/sources_1/ip/clkdiv,,,,,
D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v,1767537746,verilog,,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/ip/clkdiv/clkdiv.v,,clkdiv_clk_wiz,,,../../../../Loongarch32_Lite.srcs/sources_1/ip/clkdiv,,,,,
D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/ip/data_ram/sim/data_ram.v,1767583121,verilog,,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,,data_ram,,,../../../../Loongarch32_Lite.srcs/sources_1/ip/clkdiv,,,,,
D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,1767621680,verilog,,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v,,inst_rom,,,../../../../Loongarch32_Lite.srcs/sources_1/ip/clkdiv,,,,,
D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/Loongarch32_Lite.sv,1767617960,systemVerilog,,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/Loongarch32_Lite_FullSyS.sv,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,Loongarch32_Lite,,,../../../../Loongarch32_Lite.srcs/sources_1/ip/clkdiv,,,,,
D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/Loongarch32_Lite_FullSyS.sv,1767581692,systemVerilog,,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/exe_stage.sv,,Loongarch32_Lite_FullSyS,,,../../../../Loongarch32_Lite.srcs/sources_1/ip/clkdiv,,,,,
D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,1767619468,verilog,,,,,,,,,,,,
D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/exe_stage.sv,1767620767,systemVerilog,,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/exemem_reg.sv,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,exe_stage,,,../../../../Loongarch32_Lite.srcs/sources_1/ip/clkdiv,,,,,
D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/exemem_reg.sv,1767619210,systemVerilog,,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/id_stage.sv,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,exemem_reg,,,../../../../Loongarch32_Lite.srcs/sources_1/ip/clkdiv,,,,,
D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/id_stage.sv,1767628472,systemVerilog,,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/idexe_reg.sv,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,id_stage,,,../../../../Loongarch32_Lite.srcs/sources_1/ip/clkdiv,,,,,
D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/idexe_reg.sv,1767619319,systemVerilog,,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/if_stage.sv,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,idexe_reg,,,../../../../Loongarch32_Lite.srcs/sources_1/ip/clkdiv,,,,,
D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/if_stage.sv,1767625160,systemVerilog,,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/ifid_reg.sv,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,if_stage,,,../../../../Loongarch32_Lite.srcs/sources_1/ip/clkdiv,,,,,
D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/ifid_reg.sv,1767537746,systemVerilog,,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/mem_stage.sv,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,ifid_reg,,,../../../../Loongarch32_Lite.srcs/sources_1/ip/clkdiv,,,,,
D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/mem_stage.sv,1767537746,systemVerilog,,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/memwb_reg.sv,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,mem_stage,,,../../../../Loongarch32_Lite.srcs/sources_1/ip/clkdiv,,,,,
D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/memwb_reg.sv,1767537746,systemVerilog,,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/regfile.sv,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,memwb_reg,,,../../../../Loongarch32_Lite.srcs/sources_1/ip/clkdiv,,,,,
D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/regfile.sv,1767537746,systemVerilog,,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/wb_stage.sv,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,regfile,,,../../../../Loongarch32_Lite.srcs/sources_1/ip/clkdiv,,,,,
D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/wb_stage.sv,1767537746,systemVerilog,,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sim_1/new/tb_Loongarch_Lite_FullSyS.sv,D:/vivado_project/TJU-2025-Autumn-Digital-Design-and-Computer-Architecture/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/defines.v,wb_stage,,,../../../../Loongarch32_Lite.srcs/sources_1/ip/clkdiv,,,,,
