
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.01

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rd_data_regs[1][10]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data_regs[1][10]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_data_regs[1][10]$_SDFFE_PN0P_/CK (DFF_X1)
     2    1.53    0.01    0.08    0.08 v rd_data_regs[1][10]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rd_data[42] (net)
                  0.01    0.00    0.08 v _4597_/A1 (NAND2_X1)
     1    1.60    0.01    0.01    0.09 ^ _4597_/ZN (NAND2_X1)
                                         _2203_ (net)
                  0.01    0.00    0.09 ^ _4653_/A1 (NAND2_X1)
     1    1.06    0.01    0.01    0.10 v _4653_/ZN (NAND2_X1)
                                         _0563_ (net)
                  0.01    0.00    0.10 v rd_data_regs[1][10]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rd_data_regs[1][10]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_en[0] (input port clocked by core_clock)
Endpoint: fifo_count[4]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    3.37    0.00    0.00    0.20 ^ rd_en[0] (in)
                                         rd_en[0] (net)
                  0.00    0.00    0.20 ^ _5763_/A (OAI21_X1)
     1    1.59    0.01    0.01    0.21 v _5763_/ZN (OAI21_X1)
                                         _0627_ (net)
                  0.01    0.00    0.21 v _5764_/A (BUF_X2)
    10   10.00    0.01    0.03    0.25 v _5764_/Z (BUF_X2)
                                         _0628_ (net)
                  0.01    0.00    0.25 v _5765_/A (BUF_X2)
    10   14.50    0.01    0.03    0.28 v _5765_/Z (BUF_X2)
                                         _0629_ (net)
                  0.01    0.00    0.28 v _5766_/A (BUF_X2)
    10   13.44    0.01    0.03    0.31 v _5766_/Z (BUF_X2)
                                         _0630_ (net)
                  0.01    0.00    0.31 v _5767_/A (INV_X1)
     6    7.72    0.02    0.03    0.34 ^ _5767_/ZN (INV_X1)
                                         _0631_ (net)
                  0.02    0.00    0.34 ^ _5768_/A (BUF_X1)
    11   21.02    0.05    0.07    0.42 ^ _5768_/Z (BUF_X1)
                                         _0007_ (net)
                  0.05    0.00    0.42 ^ _7264_/B (HA_X1)
     1    1.60    0.02    0.05    0.47 ^ _7264_/S (HA_X1)
                                         _3899_ (net)
                  0.02    0.00    0.47 ^ _5769_/A1 (NAND2_X1)
     1    1.41    0.01    0.01    0.48 v _5769_/ZN (NAND2_X1)
                                         _0632_ (net)
                  0.01    0.00    0.48 v _5776_/B1 (OAI221_X1)
     4    8.46    0.07    0.08    0.56 ^ _5776_/ZN (OAI221_X1)
                                         _3918_ (net)
                  0.07    0.00    0.56 ^ _7272_/B (HA_X1)
     2    6.90    0.05    0.08    0.65 ^ _7272_/S (HA_X1)
                                         _3919_ (net)
                  0.05    0.00    0.65 ^ _7277_/B (HA_X1)
     1    1.70    0.02    0.05    0.70 ^ _7277_/S (HA_X1)
                                         _3928_ (net)
                  0.02    0.00    0.70 ^ _5783_/A (INV_X1)
     1    3.06    0.01    0.01    0.71 v _5783_/ZN (INV_X1)
                                         _3950_ (net)
                  0.01    0.00    0.71 v _7287_/A (HA_X1)
     2    5.02    0.01    0.03    0.75 v _7287_/CO (HA_X1)
                                         _3879_ (net)
                  0.01    0.00    0.75 v _7258_/A (FA_X1)
     2    3.81    0.02    0.08    0.82 v _7258_/CO (FA_X1)
                                         _3882_ (net)
                  0.02    0.00    0.82 v _7187_/B1 (AOI21_X1)
     1    1.66    0.02    0.03    0.85 ^ _7187_/ZN (AOI21_X1)
                                         _1522_ (net)
                  0.02    0.00    0.85 ^ _7188_/B1 (OAI21_X1)
     1    2.41    0.01    0.02    0.87 v _7188_/ZN (OAI21_X1)
                                         _1523_ (net)
                  0.01    0.00    0.87 v _7189_/B (XOR2_X1)
     1    1.56    0.01    0.06    0.93 v _7189_/Z (XOR2_X1)
                                         _1524_ (net)
                  0.01    0.00    0.93 v _7190_/A2 (NOR2_X1)
     1    1.14    0.01    0.03    0.95 ^ _7190_/ZN (NOR2_X1)
                                         _0017_ (net)
                  0.01    0.00    0.95 ^ fifo_count[4]$_SDFF_PN0_/D (DFF_X1)
                                  0.95   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ fifo_count[4]$_SDFF_PN0_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_en[0] (input port clocked by core_clock)
Endpoint: fifo_count[4]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    3.37    0.00    0.00    0.20 ^ rd_en[0] (in)
                                         rd_en[0] (net)
                  0.00    0.00    0.20 ^ _5763_/A (OAI21_X1)
     1    1.59    0.01    0.01    0.21 v _5763_/ZN (OAI21_X1)
                                         _0627_ (net)
                  0.01    0.00    0.21 v _5764_/A (BUF_X2)
    10   10.00    0.01    0.03    0.25 v _5764_/Z (BUF_X2)
                                         _0628_ (net)
                  0.01    0.00    0.25 v _5765_/A (BUF_X2)
    10   14.50    0.01    0.03    0.28 v _5765_/Z (BUF_X2)
                                         _0629_ (net)
                  0.01    0.00    0.28 v _5766_/A (BUF_X2)
    10   13.44    0.01    0.03    0.31 v _5766_/Z (BUF_X2)
                                         _0630_ (net)
                  0.01    0.00    0.31 v _5767_/A (INV_X1)
     6    7.72    0.02    0.03    0.34 ^ _5767_/ZN (INV_X1)
                                         _0631_ (net)
                  0.02    0.00    0.34 ^ _5768_/A (BUF_X1)
    11   21.02    0.05    0.07    0.42 ^ _5768_/Z (BUF_X1)
                                         _0007_ (net)
                  0.05    0.00    0.42 ^ _7264_/B (HA_X1)
     1    1.60    0.02    0.05    0.47 ^ _7264_/S (HA_X1)
                                         _3899_ (net)
                  0.02    0.00    0.47 ^ _5769_/A1 (NAND2_X1)
     1    1.41    0.01    0.01    0.48 v _5769_/ZN (NAND2_X1)
                                         _0632_ (net)
                  0.01    0.00    0.48 v _5776_/B1 (OAI221_X1)
     4    8.46    0.07    0.08    0.56 ^ _5776_/ZN (OAI221_X1)
                                         _3918_ (net)
                  0.07    0.00    0.56 ^ _7272_/B (HA_X1)
     2    6.90    0.05    0.08    0.65 ^ _7272_/S (HA_X1)
                                         _3919_ (net)
                  0.05    0.00    0.65 ^ _7277_/B (HA_X1)
     1    1.70    0.02    0.05    0.70 ^ _7277_/S (HA_X1)
                                         _3928_ (net)
                  0.02    0.00    0.70 ^ _5783_/A (INV_X1)
     1    3.06    0.01    0.01    0.71 v _5783_/ZN (INV_X1)
                                         _3950_ (net)
                  0.01    0.00    0.71 v _7287_/A (HA_X1)
     2    5.02    0.01    0.03    0.75 v _7287_/CO (HA_X1)
                                         _3879_ (net)
                  0.01    0.00    0.75 v _7258_/A (FA_X1)
     2    3.81    0.02    0.08    0.82 v _7258_/CO (FA_X1)
                                         _3882_ (net)
                  0.02    0.00    0.82 v _7187_/B1 (AOI21_X1)
     1    1.66    0.02    0.03    0.85 ^ _7187_/ZN (AOI21_X1)
                                         _1522_ (net)
                  0.02    0.00    0.85 ^ _7188_/B1 (OAI21_X1)
     1    2.41    0.01    0.02    0.87 v _7188_/ZN (OAI21_X1)
                                         _1523_ (net)
                  0.01    0.00    0.87 v _7189_/B (XOR2_X1)
     1    1.56    0.01    0.06    0.93 v _7189_/Z (XOR2_X1)
                                         _1524_ (net)
                  0.01    0.00    0.93 v _7190_/A2 (NOR2_X1)
     1    1.14    0.01    0.03    0.95 ^ _7190_/ZN (NOR2_X1)
                                         _0017_ (net)
                  0.01    0.00    0.95 ^ fifo_count[4]$_SDFF_PN0_/D (DFF_X1)
                                  0.95   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ fifo_count[4]$_SDFF_PN0_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.28e-03   6.56e-04   4.56e-05   6.98e-03  36.8%
Combinational          7.59e-03   4.29e-03   1.13e-04   1.20e-02  63.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.39e-02   4.95e-03   1.58e-04   1.90e-02 100.0%
                          73.1%      26.1%       0.8%
