/* (c) HighTec EDV-Systeme GmbH */

/* block "SSC2" of TriCore TC1798 (15 SFRs) */

#ifndef _HAVE_TRICORE_SSC2_ADDRESSES_H_
#define _HAVE_TRICORE_SSC2_ADDRESSES_H_

#define SSC2_CLC_ADDR         0xF0310200     /* "SSC2 Clock Control Register" */
#define SSC2_PISEL_ADDR       0xF0310204     /* "Port Input Select Register" */
#define SSC2_ID_ADDR          0xF0310208     /* "Module Identification Register" */
#define SSC2_FDR_ADDR         0xF031020C     /* "SSC2 Fractional Divider Register" */
#define SSC2_CON_ADDR         0xF0310210     /* "Control Register" */
#define SSC2_BR_ADDR          0xF0310214     /* "Baud Rate Timer Reload Register" */
#define SSC2_SSOC_ADDR        0xF0310218     /* "Slave Select Output Control Register" */
#define SSC2_SSOTC_ADDR       0xF031021C     /* "Slave Select Output Timing Control Register" */
#define SSC2_TB_ADDR          0xF0310220     /* "Transmit Buffer Register" */
#define SSC2_RB_ADDR          0xF0310224     /* "Receive Buffer Register" */
#define SSC2_STAT_ADDR        0xF0310228     /* "Status Register" */
#define SSC2_EFM_ADDR         0xF031022C     /* "Error Flag Modification Register" */
#define SSC2_TSRC_ADDR        0xF03102F4     /* "Transmit Interrupt Service Request Control Register" */
#define SSC2_RSRC_ADDR        0xF03102F8     /* "Receive Interrupt Service Request Control Register" */
#define SSC2_ESRC_ADDR        0xF03102FC     /* "Error Interrupt Service Request Control Register" */


#endif /* _HAVE_TRICORE_SSC2_ADDRESSES_H_ (block "SSC2") */


