library ieee;
use ieee.std_logic_1164.all;

entity relatorio4 is
port(
	a0,a1,a2
	
);