Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
<<<<<<< HEAD
| Date         : Tue Aug  8 18:03:25 2023
=======
| Date         : Mon Aug  7 23:47:43 2023
>>>>>>> refs/remotes/origin/main
| Host         : zen-sav running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_methodology -file Reveal_Top_methodology_drc_routed.rpt -pb Reveal_Top_methodology_drc_routed.pb -rpx Reveal_Top_methodology_drc_routed.rpx
| Design       : Reveal_Top
| Device       : xc7a75tfgg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 116
+-----------+------------------+------------------------------------------------------+------------+
| Rule      | Severity         | Description                                          | Violations |
+-----------+------------------+------------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks       | 1          |
| TIMING-7  | Critical Warning | No common node between related clocks                | 1          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                          | 56         |
| LUTAR-1   | Warning          | LUT drives async reset alert                         | 2          |
| TIMING-16 | Warning          | Large setup violation                                | 32         |
| TIMING-18 | Warning          | Missing input or output delay                        | 16         |
| TIMING-28 | Warning          | Auto-derived clock referenced by a timing constraint | 2          |
| XDCC-4    | Warning          | User Clock constraint overwritten with the same name | 1          |
| XDCC-8    | Warning          | User Clock constraint overwritten on the same source | 1          |
| XDCH-1    | Warning          | Hold option missing in multicycle path constraint    | 4          |
+-----------+------------------+------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks mmcm0_clk0 and clk_100_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks mmcm0_clk0] -to [get_clocks clk_100_clk_wiz_0]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks mmcm0_clk0 and clk_100_clk_wiz_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks mmcm0_clk0] -to [get_clocks clk_100_clk_wiz_0]
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin okHI/core0/core0/a0/d0/dna0/CLK is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR,
okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/CLR,
okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR,
okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/CLR
 (the first 15 of 26 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/PRE,
okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE,
okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[4]/PRE,
okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[5]/PRE,
okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[6]/PRE,
okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[7]/PRE,
okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]/PRE,
okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR,
okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/CLR,
okHI/core0/core0/a0/l90ce46b343647bab4d280b5afc506219_reg/CLR,
okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[0]/CLR,
okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[1]/CLR,
okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[2]/CLR,
okHI/core0/core0/a0/l9ca09c625f64b90bed25f2b6c26f6e53_reg[3]/CLR,
okHI/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg/CLR
 (the first 15 of 60 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.435 ns between wi00/ep_dataout_reg[24]/C (clocked by mmcm0_clk0) and prevData_reg[24]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.525 ns between wi00/ep_dataout_reg[18]_replica/C (clocked by mmcm0_clk0) and prevData_reg[18]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.519 ns between wi00/ep_dataout_reg[8]/C (clocked by mmcm0_clk0) and prevData_reg[8]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.526 ns between wi00/ep_dataout_reg[25]/C (clocked by mmcm0_clk0) and prevData_reg[25]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.524 ns between wi00/ep_dataout_reg[23]_replica/C (clocked by mmcm0_clk0) and prevData_reg[23]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.530 ns between wi00/ep_dataout_reg[12]/C (clocked by mmcm0_clk0) and prevData_reg[12]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.536 ns between wi00/ep_dataout_reg[29]/C (clocked by mmcm0_clk0) and prevData_reg[29]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.547 ns between wi00/ep_dataout_reg[0]/C (clocked by mmcm0_clk0) and prevData_reg[0]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.537 ns between wi00/ep_dataout_reg[7]/C (clocked by mmcm0_clk0) and prevData_reg[7]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.559 ns between wi00/ep_dataout_reg[9]/C (clocked by mmcm0_clk0) and prevData_reg[9]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.557 ns between wi00/ep_dataout_reg[6]/C (clocked by mmcm0_clk0) and prevData_reg[6]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.578 ns between wi00/ep_dataout_reg[10]/C (clocked by mmcm0_clk0) and prevData_reg[10]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.565 ns between wi00/ep_dataout_reg[25]/C (clocked by mmcm0_clk0) and prevData_reg[25]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.578 ns between wi00/ep_dataout_reg[16]_replica/C (clocked by mmcm0_clk0) and prevData_reg[16]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.572 ns between wi00/ep_dataout_reg[4]/C (clocked by mmcm0_clk0) and prevData_reg[4]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.583 ns between wi00/ep_dataout_reg[27]/C (clocked by mmcm0_clk0) and prevData_reg[27]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.578 ns between wi00/ep_dataout_reg[11]/C (clocked by mmcm0_clk0) and prevData_reg[11]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.585 ns between wi00/ep_dataout_reg[6]/C (clocked by mmcm0_clk0) and prevData_reg[6]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.588 ns between wi00/ep_dataout_reg[19]/C (clocked by mmcm0_clk0) and prevData_reg[19]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.586 ns between wi00/ep_dataout_reg[1]/C (clocked by mmcm0_clk0) and prevData_reg[1]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.600 ns between wi00/ep_dataout_reg[31]/C (clocked by mmcm0_clk0) and prevData_reg[31]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.595 ns between wi00/ep_dataout_reg[30]/C (clocked by mmcm0_clk0) and prevData_reg[30]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.604 ns between wi00/ep_dataout_reg[28]/C (clocked by mmcm0_clk0) and prevData_reg[28]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.602 ns between wi00/ep_dataout_reg[7]/C (clocked by mmcm0_clk0) and prevData_reg[7]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.608 ns between wi00/ep_dataout_reg[9]/C (clocked by mmcm0_clk0) and prevData_reg[9]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.603 ns between wi00/ep_dataout_reg[20]/C (clocked by mmcm0_clk0) and prevData_reg[20]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.609 ns between wi00/ep_dataout_reg[12]/C (clocked by mmcm0_clk0) and prevData_reg[12]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.606 ns between wi00/ep_dataout_reg[8]/C (clocked by mmcm0_clk0) and prevData_reg[8]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.612 ns between wi00/ep_dataout_reg[16]/C (clocked by mmcm0_clk0) and prevData_reg[16]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.613 ns between wi00/ep_dataout_reg[17]/C (clocked by mmcm0_clk0) and prevData_reg[17]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.615 ns between wi00/ep_dataout_reg[22]/C (clocked by mmcm0_clk0) and prevData_reg[22]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.617 ns between wi00/ep_dataout_reg[28]/C (clocked by mmcm0_clk0) and prevData_reg[28]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.619 ns between wi00/ep_dataout_reg[13]/C (clocked by mmcm0_clk0) and prevData_reg[13]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.617 ns between wi00/ep_dataout_reg[31]/C (clocked by mmcm0_clk0) and prevData_reg[31]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.621 ns between wi00/ep_dataout_reg[27]/C (clocked by mmcm0_clk0) and prevData_reg[27]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.618 ns between wi00/ep_dataout_reg[23]/C (clocked by mmcm0_clk0) and prevData_reg[23]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.623 ns between wi00/ep_dataout_reg[14]/C (clocked by mmcm0_clk0) and prevData_reg[14]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.627 ns between wi00/ep_dataout_reg[29]/C (clocked by mmcm0_clk0) and prevData_reg[29]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.623 ns between wi00/ep_dataout_reg[15]/C (clocked by mmcm0_clk0) and prevData_reg[15]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.628 ns between wi00/ep_dataout_reg[19]/C (clocked by mmcm0_clk0) and prevData_reg[19]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.627 ns between wi00/ep_dataout_reg[1]/C (clocked by mmcm0_clk0) and prevData_reg[1]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.635 ns between wi00/ep_dataout_reg[2]/C (clocked by mmcm0_clk0) and prevData_reg[2]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.627 ns between wi00/ep_dataout_reg[3]/C (clocked by mmcm0_clk0) and prevData_reg[3]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.636 ns between wi00/ep_dataout_reg[22]/C (clocked by mmcm0_clk0) and prevData_reg[22]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.628 ns between wi00/ep_dataout_reg[10]/C (clocked by mmcm0_clk0) and prevData_reg[10]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.643 ns between wi00/ep_dataout_reg[15]/C (clocked by mmcm0_clk0) and prevData_reg[15]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.629 ns between wi00/ep_dataout_reg[20]/C (clocked by mmcm0_clk0) and prevData_reg[20]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.649 ns between wi00/ep_dataout_reg[11]/C (clocked by mmcm0_clk0) and prevData_reg[11]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.641 ns between wi00/ep_dataout_reg[5]/C (clocked by mmcm0_clk0) and prevData_reg[5]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.659 ns between wi00/ep_dataout_reg[21]/C (clocked by mmcm0_clk0) and prevData_reg[21]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.660 ns between wi00/ep_dataout_reg[0]/C (clocked by mmcm0_clk0) and prevData_reg[0]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.678 ns between wi00/ep_dataout_reg[14]/C (clocked by mmcm0_clk0) and prevData_reg[14]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.664 ns between wi00/ep_dataout_reg[30]/C (clocked by mmcm0_clk0) and prevData_reg[30]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.684 ns between wi00/ep_dataout_reg[4]/C (clocked by mmcm0_clk0) and prevData_reg[4]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.668 ns between wi00/ep_dataout_reg[17]/C (clocked by mmcm0_clk0) and prevData_reg[17]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.695 ns between wi00/ep_dataout_reg[3]/C (clocked by mmcm0_clk0) and prevData_reg[3]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.676 ns between wi00/ep_dataout_reg[21]/C (clocked by mmcm0_clk0) and prevData_reg[21]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.696 ns between wi00/ep_dataout_reg[5]/C (clocked by mmcm0_clk0) and prevData_reg[5]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.682 ns between wi00/ep_dataout_reg[2]/C (clocked by mmcm0_clk0) and prevData_reg[2]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.698 ns between wi00/ep_dataout_reg[24]/C (clocked by mmcm0_clk0) and prevData_reg[24]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.698 ns between wi00/ep_dataout_reg[26]/C (clocked by mmcm0_clk0) and prevData_reg[26]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.712 ns between wi00/ep_dataout_reg[13]/C (clocked by mmcm0_clk0) and prevData_reg[13]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
<<<<<<< HEAD
There is a large setup violation of -2.753 ns between wi00/ep_dataout_reg[18]/C (clocked by mmcm0_clk0) and prevData_reg[18]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
=======
There is a large setup violation of -2.756 ns between wi00/ep_dataout_reg[26]/C (clocked by mmcm0_clk0) and prevData_reg[26]/D (clocked by clk_100_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
>>>>>>> refs/remotes/origin/main
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on okAA relative to clock(s) okUH0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on TEST_IO[0] relative to clock(s) okUH0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on TEST_IO[1] relative to clock(s) okUH0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on TEST_IO[2] relative to clock(s) okUH0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on TEST_IO[3] relative to clock(s) okUH0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on TEST_IO[4] relative to clock(s) okUH0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on TEST_IO[5] relative to clock(s) okUH0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on TEST_IO[6] relative to clock(s) okUH0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) okUH0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) okUH0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) okUH0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) okUH0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) okUH0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) okUH0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) okUH0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) okUH0
Related violations: <none>

TIMING-28#1 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock mmcm0_clk0 is referenced by name inside timing constraint (see constraint position 14 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins okHI/mmcm0/CLKOUT0]
Related violations: <none>

TIMING-28#2 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock mmcm0_clk0 is referenced by name inside timing constraint (see constraint position 26 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins okHI/mmcm0/CLKOUT0]
Related violations: <none>

XDCC-4#1 Warning
User Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous user clock constraint with the same name.
New: create_clock -period 9.920 -name okUH0 [get_ports {okUH[0]}] (Source: /home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc (Line: 70))
Previous: create_clock -period 9.920 -name okUH0 [get_ports {okUH[0]}] (Source: /home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc (Line: 70))
Related violations: <none>

XDCC-8#1 Warning
User Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous user clock constraint defined on the same source.
New: create_clock -period 9.920 -name okUH0 [get_ports {okUH[0]}] (Source: /home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc (Line: 70))
Previous: create_clock -period 9.920 -name okUH0 [get_ports {okUH[0]}] (Source: /home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc (Line: 70))
Related violations: <none>

XDCH-1#1 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -from [get_ports {okUHU[*]}] 2
/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc (Line: 78)
Related violations: <none>

XDCH-1#2 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -from [get_ports {okUHU[*]}] 2
/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc (Line: 78)
Related violations: <none>

XDCH-1#3 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -from [get_ports {okUH[*]}] 2
/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc (Line: 74)
Related violations: <none>

XDCH-1#4 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -from [get_ports {okUH[*]}] 2
/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc (Line: 74)
Related violations: <none>


