read -sv run_verilog_mid/adder_32b_9_77_3732d8fefc702f84ca13fcf83e461de7.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_77_3732d8fefc702f84ca13fcf83e461de7_yosys.v
