{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494611039387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494611039399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 10:43:59 2017 " "Processing started: Fri May 12 10:43:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494611039399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611039399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_ABC -c ALU_ABC " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_ABC -c ALU_ABC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611039399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1494611040199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1494611040199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitionsabc.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitionsabc.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitionsABC (SystemVerilog) " "Found design unit 1: definitionsABC (SystemVerilog)" {  } { { "definitionsABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/definitionsABC.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494611054750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611054750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_abc.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_abc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_ABC " "Found entity 1: ALU_ABC" {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494611054776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611054776 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_ABC " "Elaborating entity \"ALU_ABC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494611054846 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_ABC.sv(33) " "Verilog HDL Case Statement warning at ALU_ABC.sv(33): incomplete case statement has no default case item" {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 33 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1494611054848 "|ALU_ABC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BR_FLAG ALU_ABC.sv(33) " "Verilog HDL Always Construct warning at ALU_ABC.sv(33): inferring latch(es) for variable \"BR_FLAG\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494611054848 "|ALU_ABC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT ALU_ABC.sv(33) " "Verilog HDL Always Construct warning at ALU_ABC.sv(33): inferring latch(es) for variable \"OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494611054848 "|ALU_ABC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SC_OUT ALU_ABC.sv(33) " "Verilog HDL Always Construct warning at ALU_ABC.sv(33): inferring latch(es) for variable \"SC_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494611054848 "|ALU_ABC"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "ALU_ABC.sv(33) " "SystemVerilog RTL Coding error at ALU_ABC.sv(33): always_comb construct does not infer purely combinational logic." {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 33 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1494611054848 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC_OUT ALU_ABC.sv(33) " "Inferred latch for \"SC_OUT\" at ALU_ABC.sv(33)" {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611054849 "|ALU_ABC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[0\] ALU_ABC.sv(33) " "Inferred latch for \"OUT\[0\]\" at ALU_ABC.sv(33)" {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611054849 "|ALU_ABC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[1\] ALU_ABC.sv(33) " "Inferred latch for \"OUT\[1\]\" at ALU_ABC.sv(33)" {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611054849 "|ALU_ABC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[2\] ALU_ABC.sv(33) " "Inferred latch for \"OUT\[2\]\" at ALU_ABC.sv(33)" {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611054849 "|ALU_ABC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[3\] ALU_ABC.sv(33) " "Inferred latch for \"OUT\[3\]\" at ALU_ABC.sv(33)" {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611054849 "|ALU_ABC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[4\] ALU_ABC.sv(33) " "Inferred latch for \"OUT\[4\]\" at ALU_ABC.sv(33)" {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611054849 "|ALU_ABC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[5\] ALU_ABC.sv(33) " "Inferred latch for \"OUT\[5\]\" at ALU_ABC.sv(33)" {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611054849 "|ALU_ABC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[6\] ALU_ABC.sv(33) " "Inferred latch for \"OUT\[6\]\" at ALU_ABC.sv(33)" {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611054849 "|ALU_ABC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[7\] ALU_ABC.sv(33) " "Inferred latch for \"OUT\[7\]\" at ALU_ABC.sv(33)" {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611054850 "|ALU_ABC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BR_FLAG ALU_ABC.sv(33) " "Inferred latch for \"BR_FLAG\" at ALU_ABC.sv(33)" {  } { { "ALU_ABC.sv" "" { Text "C:/intelFPGA_lite/16.1/CSE141/Lab2/ALU/ALU_ABC.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611054850 "|ALU_ABC"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494611054851 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494611054972 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 12 10:44:14 2017 " "Processing ended: Fri May 12 10:44:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494611054972 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494611054972 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494611054972 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494611054972 ""}
