
---------- Begin Simulation Statistics ----------
final_tick                               162787545000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 395562                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661152                       # Number of bytes of host memory used
host_op_rate                                   396339                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   252.80                       # Real time elapsed on the host
host_tick_rate                              643925928                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.162788                       # Number of seconds simulated
sim_ticks                                162787545000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.627875                       # CPI: cycles per instruction
system.cpu.discardedOps                        191279                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        30232466                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.614298                       # IPC: instructions per cycle
system.cpu.numCycles                        162787545                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       132555079                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       147673                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        299559                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          178                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       694964                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        28834                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1390361                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          28845                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486651                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735806                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80989                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104669                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102563                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.899937                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65393                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             701                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              412                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51343919                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51343919                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51344622                       # number of overall hits
system.cpu.dcache.overall_hits::total        51344622                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       710382                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         710382                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       718100                       # number of overall misses
system.cpu.dcache.overall_misses::total        718100                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36971477000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36971477000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36971477000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36971477000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52054301                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52054301                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52062722                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52062722                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013647                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013647                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013793                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013793                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52044.501409                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52044.501409                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51485.137168                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51485.137168                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       652107                       # number of writebacks
system.cpu.dcache.writebacks::total            652107                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17361                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17361                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17361                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17361                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       693021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       693021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       695002                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       695002                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33664490000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33664490000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33897250000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33897250000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013313                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013313                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013349                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013349                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48576.435635                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48576.435635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48772.881229                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48772.881229                       # average overall mshr miss latency
system.cpu.dcache.replacements                 694746                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40725650                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40725650                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       379424                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        379424                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15162151000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15162151000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41105074                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41105074                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009231                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009231                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39960.969786                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39960.969786                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2309                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2309                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       377115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       377115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14254598000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14254598000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37799.074553                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37799.074553                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10618269                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10618269                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       330958                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       330958                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21809326000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21809326000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65897.564041                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65897.564041                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        15052                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        15052                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       315906                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       315906                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19409892000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19409892000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028852                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028852                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61441.985907                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61441.985907                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          703                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           703                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7718                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7718                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.916518                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.916518                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1981                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1981                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    232760000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    232760000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235245                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235245                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 117496.214033                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 117496.214033                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 162787545000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.501982                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52039700                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            695002                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.877051                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.501982                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990242                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990242                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208946194                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208946194                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162787545000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162787545000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162787545000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42689671                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43479292                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026464                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7055693                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7055693                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7055693                       # number of overall hits
system.cpu.icache.overall_hits::total         7055693                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          395                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            395                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          395                       # number of overall misses
system.cpu.icache.overall_misses::total           395                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39648000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39648000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39648000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39648000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7056088                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7056088                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7056088                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7056088                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100374.683544                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100374.683544                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100374.683544                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100374.683544                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          218                       # number of writebacks
system.cpu.icache.writebacks::total               218                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          395                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38858000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38858000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38858000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38858000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98374.683544                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98374.683544                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98374.683544                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98374.683544                       # average overall mshr miss latency
system.cpu.icache.replacements                    218                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7055693                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7055693                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          395                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           395                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39648000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39648000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7056088                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7056088                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100374.683544                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100374.683544                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38858000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38858000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98374.683544                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98374.683544                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 162787545000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           163.030123                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7056088                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               395                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          17863.513924                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   163.030123                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.636836                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.636836                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          177                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7056483                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7056483                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162787545000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162787545000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162787545000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 162787545000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  113                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               543329                       # number of demand (read+write) hits
system.l2.demand_hits::total                   543442                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 113                       # number of overall hits
system.l2.overall_hits::.cpu.data              543329                       # number of overall hits
system.l2.overall_hits::total                  543442                       # number of overall hits
system.l2.demand_misses::.cpu.inst                282                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             151673                       # number of demand (read+write) misses
system.l2.demand_misses::total                 151955                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               282                       # number of overall misses
system.l2.overall_misses::.cpu.data            151673                       # number of overall misses
system.l2.overall_misses::total                151955                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34860000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20038111000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20072971000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34860000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20038111000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20072971000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           695002                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               695397                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          695002                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              695397                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.713924                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.218234                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.218515                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.713924                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.218234                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.218515                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 123617.021277                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 132113.896343                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132098.127735                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 123617.021277                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 132113.896343                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132098.127735                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              119189                       # number of writebacks
system.l2.writebacks::total                    119189                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        151668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            151950                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       151668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           151950                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29220000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17004265000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17033485000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29220000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17004265000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17033485000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.713924                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.218227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.218508                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.713924                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.218227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.218508                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 103617.021277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 112115.047340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112099.276078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 103617.021277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 112115.047340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112099.276078                       # average overall mshr miss latency
system.l2.replacements                         173973                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       652107                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           652107                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       652107                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       652107                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          203                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              203                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          203                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          203                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2481                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2481                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            214976                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                214976                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          100930                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              100930                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13899080000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13899080000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        315906                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            315906                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.319494                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.319494                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 137710.096106                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 137710.096106                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       100930                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         100930                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11880480000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11880480000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.319494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.319494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 117710.096106                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117710.096106                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          282                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              282                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34860000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34860000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.713924                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.713924                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 123617.021277                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 123617.021277                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          282                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          282                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29220000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29220000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.713924                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.713924                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 103617.021277                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 103617.021277                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        328353                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            328353                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        50743                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           50743                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6139031000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6139031000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       379096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        379096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.133853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.133853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 120982.815364                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120982.815364                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        50738                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        50738                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5123785000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5123785000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.133839                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.133839                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 100985.159052                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100985.159052                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 162787545000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4033.962969                       # Cycle average of tags in use
system.l2.tags.total_refs                     1387697                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    178069                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.793030                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     585.784129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        23.569624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3424.609217                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.143014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.836086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984854                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          999                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2260                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          692                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1568252                       # Number of tag accesses
system.l2.tags.data_accesses                  1568252                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162787545000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    476576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    598255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010560676750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        25880                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        25880                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              882226                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             451183                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      151950                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     119189                       # Number of write requests accepted
system.mem_ctrls.readBursts                    607800                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   476756                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8417                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   180                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.88                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                607800                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               476756                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  129701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  130147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  130682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  134013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   20346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   19635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   19093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  21721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        25880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.159467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.656424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         25808     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           44      0.17%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           18      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         25880                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        25880                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.414181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.262158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.406691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11327     43.77%     43.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              320      1.24%     45.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              547      2.11%     47.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              516      1.99%     49.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            11284     43.60%     92.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              250      0.97%     93.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               73      0.28%     93.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               86      0.33%     94.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             1384      5.35%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               29      0.11%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.02%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.02%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               46      0.18%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         25880                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  538688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                38899200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             30512384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    238.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  162787169000                       # Total gap between requests
system.mem_ctrls.avgGap                     600382.72                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        72192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     38288320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     30499776                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 443473.731359484547                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 235204235.066018104553                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 187359395.339489877224                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1128                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       606672                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       476756                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     49264250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  32238446250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3879198265500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     43673.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     53139.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8136653.27                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        72192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     38827008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      38899200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        72192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        72192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     30512384                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     30512384                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          282                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       151668                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         151950                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       119189                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        119189                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       443474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    238513383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        238956856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       443474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       443474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    187436846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       187436846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    187436846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       443474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    238513383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       426393702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               599383                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              476559                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        36428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        38404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        34612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        36746                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        40014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        36453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        42536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        42324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        39143                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        36439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        39337                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        32098                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        35207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        39347                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        36519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        33776                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        28637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        30300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        26628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        28956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        32649                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        28801                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        35085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        34616                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        32054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        29349                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        32004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        24068                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        27308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        31555                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        28577                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        25972                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             21049279250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2996915000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        32287710500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                35118.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           53868.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              500125                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             385080                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.44                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.80                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       190736                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   361.021391                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   302.372242                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   252.749932                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         7146      3.75%      3.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8243      4.32%      8.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       133383     69.93%     78.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1288      0.68%     78.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        16013      8.40%     87.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          424      0.22%     87.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3962      2.08%     89.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1398      0.73%     90.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        18879      9.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       190736                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              38360512                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           30499776                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              235.647709                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              187.359395                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.30                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 162787545000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       705824700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       375150930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     2195671380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    1282407840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12850278480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  29588532420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  37593758400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   84591624150                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   519.644326                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  97402493000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5435820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  59949232000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       656037480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       348692190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     2083923240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    1205230140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12850278480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  29329771230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  37811662560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   84285595320                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   517.764398                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  97970724000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5435820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  59381001000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 162787545000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              51020                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       119189                       # Transaction distribution
system.membus.trans_dist::CleanEvict            28420                       # Transaction distribution
system.membus.trans_dist::ReadExReq            100930                       # Transaction distribution
system.membus.trans_dist::ReadExResp           100930                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         51020                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       451509                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 451509                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     69411584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                69411584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            151950                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  151950    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              151950                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 162787545000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          2206583000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2652412750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            379491                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       771296                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          218                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           97423                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           315906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          315906                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           395                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       379096                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1008                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2084750                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2085758                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       156928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    344859904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              345016832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          173973                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30512384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           869370                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.033397                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.179740                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 840347     96.66%     96.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  29012      3.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             869370                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 162787545000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         6608961000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3555000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6255022995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
