<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="interpol_periph.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="interpol.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="interpol.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="interpol.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="interpol_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="interpol_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="interpol_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="interpol_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="interpol_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="interpol_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ram_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1499338947" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1499338947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500291847" xil_pn:in_ck="215700232377138414" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1500291847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../hdl/vhdl/clk_gen_100MHz_a.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/clk_gen_100MHz_e.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/interpol.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/interpol_periph.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/ram.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/vga_ctrl_a.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/vga_ctrl_e.vhd"/>
      <outfile xil_pn:name="interpol_standalone.vhd"/>
      <outfile xil_pn:name="interpol_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1500291437" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4529801073779870338" xil_pn:start_ts="1500291437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500291437" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5273727757501077952" xil_pn:start_ts="1500291437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1499338947" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2696051313449859270" xil_pn:start_ts="1499338947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500291847" xil_pn:in_ck="215700232377138414" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1500291847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../hdl/vhdl/clk_gen_100MHz_a.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/clk_gen_100MHz_e.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/interpol.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/interpol_periph.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/ram.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/vga_ctrl_a.vhd"/>
      <outfile xil_pn:name="../../hdl/vhdl/vga_ctrl_e.vhd"/>
      <outfile xil_pn:name="interpol_standalone.vhd"/>
      <outfile xil_pn:name="interpol_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1500291851" xil_pn:in_ck="215700232377138414" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1387662679925437232" xil_pn:start_ts="1500291847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="interpol_tb_beh.prj"/>
      <outfile xil_pn:name="interpol_tb_isim_beh.exe"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1500291851" xil_pn:in_ck="-5832919465281244928" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6155366650552787843" xil_pn:start_ts="1500291851">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="interpol_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
