git clone --depth 1 --no-tags https://github.com/samdeutrom/i2c.git f:/verilog_sva_gh_scraper/data/full_repos/623877139
git clone --depth 1 --no-tags https://github.com/YuriDants/IdentificadorDeSequencia.git f:/verilog_sva_gh_scraper/data/full_repos/622748465
git clone --depth 1 --no-tags https://github.com/EdisonLam-USYD/Multi-Precision-CNN.git f:/verilog_sva_gh_scraper/data/full_repos/622828223
git clone --depth 1 --no-tags https://github.com/kutaytire/CS-223-Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/611417076
git clone --depth 1 --no-tags https://github.com/anconet/verilogExample.git f:/verilog_sva_gh_scraper/data/full_repos/612316629
git clone --depth 1 --no-tags https://github.com/Gadamsettisivasaisrinivasrao/SVFINALPROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/613203873
git clone --depth 1 --no-tags https://github.com/karthdjd/PRACTICE-SV.git f:/verilog_sva_gh_scraper/data/full_repos/612484627
git clone --depth 1 --no-tags https://github.com/jayagollavilli/system-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/612529065
git clone --depth 1 --no-tags https://github.com/bhagi-kiran/uvm-casestudies.git f:/verilog_sva_gh_scraper/data/full_repos/610133672
git clone --depth 1 --no-tags https://github.com/abarajithan11/TritonRTL.git f:/verilog_sva_gh_scraper/data/full_repos/627108801
git clone --depth 1 --no-tags https://github.com/DeepSweeter/Implementation-of-AM2940.git f:/verilog_sva_gh_scraper/data/full_repos/628684166
git clone --depth 1 --no-tags https://github.com/padung99/Prac_ITMO_2023.git f:/verilog_sva_gh_scraper/data/full_repos/599674632
git clone --depth 1 --no-tags https://github.com/nbathula16/SV-Project.git f:/verilog_sva_gh_scraper/data/full_repos/604872623
git clone --depth 1 --no-tags https://github.com/SDP-2023/Proyecto1.git f:/verilog_sva_gh_scraper/data/full_repos/604496085
git clone --depth 1 --no-tags https://github.com/Eliott-Henry/Controleur-video-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/605173502
git clone --depth 1 --no-tags https://github.com/AbhayPatil/DigitalDesign.git f:/verilog_sva_gh_scraper/data/full_repos/606254702
git clone --depth 1 --no-tags https://github.com/SonNeyugn/uvm_practice.git f:/verilog_sva_gh_scraper/data/full_repos/606206747
git clone --depth 1 --no-tags https://github.com/rpjayaraman/vlt-uvm.git f:/verilog_sva_gh_scraper/data/full_repos/606416070
git clone --depth 1 --no-tags https://github.com/roccomao/share.git f:/verilog_sva_gh_scraper/data/full_repos/608708520
git clone --depth 1 --no-tags https://github.com/kana-lab/cpu_2nd.git f:/verilog_sva_gh_scraper/data/full_repos/601329225
git clone --depth 1 --no-tags https://github.com/xiyu-lightmatter/experimental.git f:/verilog_sva_gh_scraper/data/full_repos/602195558
git clone --depth 1 --no-tags https://github.com/Josfemova/ngonzales_jmorales_smoya_digital_design_lab_2023.git f:/verilog_sva_gh_scraper/data/full_repos/606550064
git clone --depth 1 --no-tags https://github.com/OrsuVenkataKrishnaiah1235/System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/607605050
git clone --depth 1 --no-tags https://github.com/perit-dincer/8-bit-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/607811661
git clone --depth 1 --no-tags https://github.com/xinyew/CMU_courses_18240_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/607917730
git clone --depth 1 --no-tags https://github.com/ashleyjr/ICE40HX8K-B-EVN_23K640.git f:/verilog_sva_gh_scraper/data/full_repos/615855793
git clone --depth 1 --no-tags https://github.com/NP95/qs.git f:/verilog_sva_gh_scraper/data/full_repos/610340550
git clone --depth 1 --no-tags https://github.com/tuna5309/Verification-of-Adder-with-uvm.git f:/verilog_sva_gh_scraper/data/full_repos/623893794
git clone --depth 1 --no-tags https://github.com/tuna5309/Verficiation-of-dual-port-ram-with-uvm.git f:/verilog_sva_gh_scraper/data/full_repos/623894498
git clone --depth 1 --no-tags https://github.com/donavan12345/FPGA-UART-ARTY-A7.git f:/verilog_sva_gh_scraper/data/full_repos/627673745
git clone --depth 1 --no-tags https://github.com/duydinh1201/computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/626960362
git clone --depth 1 --no-tags https://github.com/elipcs/loac-ufcg.git f:/verilog_sva_gh_scraper/data/full_repos/620365133
git clone --depth 1 --no-tags https://github.com/varshanj/SPI-Controller-Core-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/618708389
git clone --depth 1 --no-tags https://github.com/kleiner-fisch/systemverilog-cache.git f:/verilog_sva_gh_scraper/data/full_repos/621513985
git clone --depth 1 --no-tags https://github.com/semiDESIgner/System_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/622281389
git clone --depth 1 --no-tags https://github.com/jhenriqueax/LOAC.git f:/verilog_sva_gh_scraper/data/full_repos/618813661
git clone --depth 1 --no-tags https://github.com/asmwriter/cmu-18-624-tiny-tapeout-ucpu.git f:/verilog_sva_gh_scraper/data/full_repos/623071965
git clone --depth 1 --no-tags https://github.com/soukalin96/rra_uvm_tb.git f:/verilog_sva_gh_scraper/data/full_repos/626021406
git clone --depth 1 --no-tags https://github.com/ThayaneBarros/LOAC.git f:/verilog_sva_gh_scraper/data/full_repos/626087436
git clone --depth 1 --no-tags https://github.com/EslamMahmoud1/winner_loser_counter.git f:/verilog_sva_gh_scraper/data/full_repos/625171147
git clone --depth 1 --no-tags https://github.com/AnhLe1501/BTL_RISC-V_32I.git f:/verilog_sva_gh_scraper/data/full_repos/611880297
git clone --depth 1 --no-tags https://github.com/jpy794/ShoortsonCPU.git f:/verilog_sva_gh_scraper/data/full_repos/611247086
git clone --depth 1 --no-tags https://github.com/cse140l-wi23/lab3_starter.git f:/verilog_sva_gh_scraper/data/full_repos/602332959
git clone --depth 1 --no-tags https://github.com/Splasher1804/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/604051113
git clone --depth 1 --no-tags https://github.com/joecha5/TDD_Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/602755987
git clone --depth 1 --no-tags https://github.com/nueroscience/labonchip2.git f:/verilog_sva_gh_scraper/data/full_repos/603097489
git clone --depth 1 --no-tags https://github.com/irinamorel/TSC-laborator.git f:/verilog_sva_gh_scraper/data/full_repos/604565785
git clone --depth 1 --no-tags https://github.com/Chuning99/Robertson-s-Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/604381576
git clone --depth 1 --no-tags https://github.com/ranadewa/Verilog-for-ASIC-FPGA-Design-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/605254425
git clone --depth 1 --no-tags https://github.com/harshluffy1996/GNN-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/604758927
git clone --depth 1 --no-tags https://github.com/SharmaPrateek18/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/606863053
git clone --depth 1 --no-tags https://github.com/gyaanantia/fm_radio.git f:/verilog_sva_gh_scraper/data/full_repos/610478821
git clone --depth 1 --no-tags https://github.com/kirollos9/verification_course.git f:/verilog_sva_gh_scraper/data/full_repos/611985817
git clone --depth 1 --no-tags https://github.com/lathifsharieff/AXILite.git f:/verilog_sva_gh_scraper/data/full_repos/611470101
git clone --depth 1 --no-tags https://github.com/imhcyx/axi.vh.git f:/verilog_sva_gh_scraper/data/full_repos/617292356
git clone --depth 1 --no-tags https://github.com/Rufaida-Kassem/Async-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/616178579
git clone --depth 1 --no-tags https://github.com/thanavignesh/uvm_project_2.git f:/verilog_sva_gh_scraper/data/full_repos/616434224
git clone --depth 1 --no-tags https://github.com/karthdjd/UVM_PROJECT_2.git f:/verilog_sva_gh_scraper/data/full_repos/616388398
git clone --depth 1 --no-tags https://github.com/ChrISBae21/OtterPong.git f:/verilog_sva_gh_scraper/data/full_repos/615497299
git clone --depth 1 --no-tags https://github.com/ahmedatef935/Hardware-Wrapper-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/615721092
git clone --depth 1 --no-tags https://github.com/MikeFo5629/SoCET_Half_Precision_FPU.git f:/verilog_sva_gh_scraper/data/full_repos/616226161
git clone --depth 1 --no-tags https://github.com/LurenAA/ddr3_mig_v1_4.git f:/verilog_sva_gh_scraper/data/full_repos/607053217
git clone --depth 1 --no-tags https://github.com/kamble7/SV_23_group8.git f:/verilog_sva_gh_scraper/data/full_repos/607821365
git clone --depth 1 --no-tags https://github.com/leonku0114/Guitar-Hero.git f:/verilog_sva_gh_scraper/data/full_repos/609854485
git clone --depth 1 --no-tags https://github.com/fabianchs/taller_digital_LAB2.git f:/verilog_sva_gh_scraper/data/full_repos/609640809
git clone --depth 1 --no-tags https://github.com/ShashankC27/hw3.git f:/verilog_sva_gh_scraper/data/full_repos/619383963
git clone --depth 1 --no-tags https://github.com/Shivaprasadm02/system-verilog-practice.git f:/verilog_sva_gh_scraper/data/full_repos/606330389
git clone --depth 1 --no-tags https://github.com/thanavignesh/UVM_PROJECT_1.git f:/verilog_sva_gh_scraper/data/full_repos/615672868
git clone --depth 1 --no-tags https://github.com/GaneshSai720/Three-stage-pipelined-convolution-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/612741063
git clone --depth 1 --no-tags https://github.com/bartokon/hdl.git f:/verilog_sva_gh_scraper/data/full_repos/613559789
git clone --depth 1 --no-tags https://github.com/YuriDants/Huffman.git f:/verilog_sva_gh_scraper/data/full_repos/622756314
git clone --depth 1 --no-tags https://github.com/cstzo/RISC-V-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/620860609
git clone --depth 1 --no-tags https://github.com/BhuvanYadav1/SV_PRO_TEST.git f:/verilog_sva_gh_scraper/data/full_repos/617438100
git clone --depth 1 --no-tags https://github.com/sumiravishan/RGB-to-Grayscale-conversion-Methods.git f:/verilog_sva_gh_scraper/data/full_repos/628496414
git clone --depth 1 --no-tags https://github.com/zhangliang1997/gpgpu.git f:/verilog_sva_gh_scraper/data/full_repos/623766067
git clone --depth 1 --no-tags https://github.com/Jetoson/Timer-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/624119400
git clone --depth 1 --no-tags https://github.com/sanjanachawla/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/612473599
git clone --depth 1 --no-tags https://github.com/varunven/riscv-processor-pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/611496546
git clone --depth 1 --no-tags https://github.com/nkpavan1/common_hardware_blocks.git f:/verilog_sva_gh_scraper/data/full_repos/612557031
git clone --depth 1 --no-tags https://github.com/2023-Spring-ECE4278/lab6.git f:/verilog_sva_gh_scraper/data/full_repos/625744773
git clone --depth 1 --no-tags https://github.com/jefferyxu1/RPSC_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/601849954
git clone --depth 1 --no-tags https://github.com/DilukshaRukmal/RISCV-32I-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/600757263
git clone --depth 1 --no-tags https://github.com/k-31413/check1.git f:/verilog_sva_gh_scraper/data/full_repos/602091428
git clone --depth 1 --no-tags https://github.com/hosseins17/Booth-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/603750200
git clone --depth 1 --no-tags https://github.com/Antonia2000/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/604016839
git clone --depth 1 --no-tags https://github.com/gyaanantia/udp_parser.git f:/verilog_sva_gh_scraper/data/full_repos/604018108
git clone --depth 1 --no-tags https://github.com/masonJamesWheeler/Verilog-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/605300050
git clone --depth 1 --no-tags https://github.com/pnarahar/multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/605685289
git clone --depth 1 --no-tags https://github.com/Chengjing-314/cse141_compiler.git f:/verilog_sva_gh_scraper/data/full_repos/603835665
git clone --depth 1 --no-tags https://github.com/Yashovardhan15/100-Days-of-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/606024489
git clone --depth 1 --no-tags https://github.com/avinash91231/avinash_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/602391914
git clone --depth 1 --no-tags https://github.com/Ash2982/UVM.git f:/verilog_sva_gh_scraper/data/full_repos/608007537
git clone --depth 1 --no-tags https://github.com/soudaminia06/16-bit-CPU-code.git f:/verilog_sva_gh_scraper/data/full_repos/599432965
git clone --depth 1 --no-tags https://github.com/ECE581-2023-WINTER/final_project_5.git f:/verilog_sva_gh_scraper/data/full_repos/609255442
git clone --depth 1 --no-tags https://github.com/Future-2100/alu.git f:/verilog_sva_gh_scraper/data/full_repos/606974185
git clone --depth 1 --no-tags https://github.com/abclop99/cse-141l-project.git f:/verilog_sva_gh_scraper/data/full_repos/606898756
git clone --depth 1 --no-tags https://github.com/alex2kameboss/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/604565228
git clone --depth 1 --no-tags https://github.com/JaishreeJ/System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/604501535
git clone --depth 1 --no-tags https://github.com/InsideFra/RISCV-Lite.git f:/verilog_sva_gh_scraper/data/full_repos/603030983
git clone --depth 1 --no-tags https://github.com/tartunian/digital-design-verification.git f:/verilog_sva_gh_scraper/data/full_repos/604977286
