# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
# 1 "D:\\ESP32\\esp-idf-v3.1-rc1\\ESP32_PIC_A2DP\\build\\soc//"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
# 15 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
# 1 "c:\\msys32\\opt\\xtensa-esp32-elf\\lib\\gcc\\xtensa-esp32-elf\\5.2.0\\include\\stdbool.h" 1 3 4
# 16 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdint.h" 1
# 12 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdint.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/machine/_default_types.h" 1
# 11 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/machine/_default_types.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/features.h" 1
# 12 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/machine/_default_types.h" 2





typedef signed char __int8_t ;
typedef unsigned char __uint8_t ;


typedef signed short __int16_t;
typedef unsigned short __uint16_t;


typedef signed int __int32_t;
typedef unsigned int __uint32_t;


typedef signed long long __int64_t;
typedef unsigned long long __uint64_t;


typedef __int8_t __int_least8_t;
typedef __uint8_t __uint_least8_t;


typedef __int16_t __int_least16_t;
typedef __uint16_t __uint_least16_t;


typedef __int32_t __int_least32_t;
typedef __uint32_t __uint_least32_t;


typedef __int64_t __int_least64_t;
typedef __uint64_t __uint_least64_t;


typedef int __intptr_t;
typedef unsigned int __uintptr_t;
# 13 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdint.h" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/_intsup.h" 1
# 14 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdint.h" 2






typedef __int8_t int8_t ;
typedef __uint8_t uint8_t ;




typedef __int_least8_t int_least8_t;
typedef __uint_least8_t uint_least8_t;




typedef __int16_t int16_t ;
typedef __uint16_t uint16_t ;




typedef __int_least16_t int_least16_t;
typedef __uint_least16_t uint_least16_t;




typedef __int32_t int32_t ;
typedef __uint32_t uint32_t ;




typedef __int_least32_t int_least32_t;
typedef __uint_least32_t uint_least32_t;




typedef __int64_t int64_t ;
typedef __uint64_t uint64_t ;




typedef __int_least64_t int_least64_t;
typedef __uint_least64_t uint_least64_t;
# 74 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdint.h"
  typedef int int_fast8_t;
  typedef unsigned int uint_fast8_t;
# 84 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdint.h"
  typedef int int_fast16_t;
  typedef unsigned int uint_fast16_t;
# 94 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdint.h"
  typedef int int_fast32_t;
  typedef unsigned int uint_fast32_t;
# 104 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdint.h"
  typedef long long int int_fast64_t;
  typedef long long unsigned int uint_fast64_t;
# 153 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdint.h"
  typedef long long int intmax_t;
# 162 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdint.h"
  typedef long long unsigned int uintmax_t;






typedef __intptr_t intptr_t;
typedef __uintptr_t uintptr_t;
# 17 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 2
# 1 "c:\\msys32\\opt\\xtensa-esp32-elf\\lib\\gcc\\xtensa-esp32-elf\\5.2.0\\include\\stddef.h" 1 3 4
# 149 "c:\\msys32\\opt\\xtensa-esp32-elf\\lib\\gcc\\xtensa-esp32-elf\\5.2.0\\include\\stddef.h" 3 4

# 149 "c:\\msys32\\opt\\xtensa-esp32-elf\\lib\\gcc\\xtensa-esp32-elf\\5.2.0\\include\\stddef.h" 3 4
typedef int ptrdiff_t;
# 216 "c:\\msys32\\opt\\xtensa-esp32-elf\\lib\\gcc\\xtensa-esp32-elf\\5.2.0\\include\\stddef.h" 3 4
typedef unsigned int size_t;
# 328 "c:\\msys32\\opt\\xtensa-esp32-elf\\lib\\gcc\\xtensa-esp32-elf\\5.2.0\\include\\stddef.h" 3 4
typedef short unsigned int wchar_t;
# 18 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/platform_include/assert.h" 1
# 19 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/platform_include/assert.h"
       
# 1 "D:/ESP32/esp-idf-v3.1-rc1/ESP32_PIC_A2DP/build/include/sdkconfig.h" 1
# 21 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/platform_include/assert.h" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdlib.h" 1
# 10 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdlib.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/machine/ieeefp.h" 1
# 11 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdlib.h" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/_ansi.h" 1
# 15 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/_ansi.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/newlib.h" 1
# 16 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/_ansi.h" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/config.h" 1



# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/machine/ieeefp.h" 1
# 5 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/config.h" 2
# 189 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/config.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/config/core-isa.h" 1
# 190 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/config.h" 2
# 17 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/_ansi.h" 2
# 12 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdlib.h" 2




# 1 "c:\\msys32\\opt\\xtensa-esp32-elf\\lib\\gcc\\xtensa-esp32-elf\\5.2.0\\include\\stddef.h" 1 3 4
# 17 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdlib.h" 2

# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/reent.h" 1
# 13 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/reent.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/_ansi.h" 1
# 14 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/reent.h" 2
# 1 "c:\\msys32\\opt\\xtensa-esp32-elf\\lib\\gcc\\xtensa-esp32-elf\\5.2.0\\include\\stddef.h" 1 3 4
# 15 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/reent.h" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/_types.h" 1
# 12 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/_types.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/machine/_types.h" 1
# 13 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/_types.h" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/lock.h" 1
# 11 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/lock.h"

# 11 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/lock.h"
typedef int _lock_t;
typedef _lock_t _LOCK_RECURSIVE_T;
typedef _lock_t _LOCK_T;
# 28 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/lock.h"
void _lock_init(_lock_t *lock);
void _lock_init_recursive(_lock_t *lock);
void _lock_close(_lock_t *lock);
void _lock_close_recursive(_lock_t *lock);
void _lock_acquire(_lock_t *lock);
void _lock_acquire_recursive(_lock_t *lock);
int _lock_try_acquire(_lock_t *lock);
int _lock_try_acquire_recursive(_lock_t *lock);
void _lock_release(_lock_t *lock);
void _lock_release_recursive(_lock_t *lock);
# 14 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/_types.h" 2


typedef long _off_t;



typedef short __dev_t;



typedef unsigned short __uid_t;


typedef unsigned short __gid_t;



__extension__ typedef long long _off64_t;







typedef long _fpos_t;
# 55 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/_types.h"
typedef signed int _ssize_t;
# 67 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/_types.h"
# 1 "c:\\msys32\\opt\\xtensa-esp32-elf\\lib\\gcc\\xtensa-esp32-elf\\5.2.0\\include\\stddef.h" 1 3 4
# 357 "c:\\msys32\\opt\\xtensa-esp32-elf\\lib\\gcc\\xtensa-esp32-elf\\5.2.0\\include\\stddef.h" 3 4

# 357 "c:\\msys32\\opt\\xtensa-esp32-elf\\lib\\gcc\\xtensa-esp32-elf\\5.2.0\\include\\stddef.h" 3 4
typedef unsigned int wint_t;
# 68 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/_types.h" 2




# 71 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/_types.h"
typedef struct
{
  int __count;
  union
  {
    wint_t __wch;
    unsigned char __wchb[4];
  } __value;
} _mbstate_t;



typedef _LOCK_RECURSIVE_T _flock_t;




typedef void *_iconv_t;
# 16 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/reent.h" 2






typedef unsigned long __ULong;
# 38 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/reent.h"
struct _reent;






struct _Bigint
{
  struct _Bigint *_next;
  int _k, _maxwds, _sign, _wds;
  __ULong _x[1];
};


struct __tm
{
  int __tm_sec;
  int __tm_min;
  int __tm_hour;
  int __tm_mday;
  int __tm_mon;
  int __tm_year;
  int __tm_wday;
  int __tm_yday;
  int __tm_isdst;
};







struct _on_exit_args {
 void * _fnargs[32];
 void * _dso_handle[32];

 __ULong _fntypes;


 __ULong _is_cxa;
};


struct _atexit {
 struct _atexit *_next;
 int _ind;
 void (*_fns[32])(void);
        struct _on_exit_args * _on_exit_args_ptr;
};
# 115 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/reent.h"
struct __sbuf {
 unsigned char *_base;
 int _size;
};
# 151 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/reent.h"
struct __sFILE_fake {
  unsigned char *_p;
  int _r;
  int _w;
  short _flags;
  short _file;
  struct __sbuf _bf;
  int _lbfsize;

  struct _reent *_data;
};




extern void __sinit (struct _reent *);
# 179 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/reent.h"
struct __sFILE {
  unsigned char *_p;
  int _r;
  int _w;
  short _flags;
  short _file;
  struct __sbuf _bf;
  int _lbfsize;


  struct _reent *_data;



  void * _cookie;

  int (* _read) (struct _reent *, void *, char *, int)
                                          ;
  int (* _write) (struct _reent *, void *, const char *, int)

                                   ;
  _fpos_t (* _seek) (struct _reent *, void *, _fpos_t, int);
  int (* _close) (struct _reent *, void *);


  struct __sbuf _ub;
  unsigned char *_up;
  int _ur;


  unsigned char _ubuf[3];
  unsigned char _nbuf[1];


  struct __sbuf _lb;


  int _blksize;
  _off_t _offset;






  _flock_t _lock;

  _mbstate_t _mbstate;
  int _flags2;
};
# 285 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/reent.h"
typedef struct __sFILE __FILE;



struct _glue
{
  struct _glue *_next;
  int _niobs;
  __FILE *_iobs;
};
# 317 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/reent.h"
struct _rand48 {
  unsigned short _seed[3];
  unsigned short _mult[3];
  unsigned short _add;


  __extension__ unsigned long long _rand_next;

};
# 342 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/reent.h"
struct _mprec
{

  struct _Bigint *_result;
  int _result_k;
  struct _Bigint *_p5s;
  struct _Bigint **_freelist;
};


struct _misc_reent
{

  char *_strtok_last;
  _mbstate_t _mblen_state;
  _mbstate_t _wctomb_state;
  _mbstate_t _mbtowc_state;
  char _l64a_buf[8];
  int _getdate_err;
  _mbstate_t _mbrlen_state;
  _mbstate_t _mbrtowc_state;
  _mbstate_t _mbsrtowcs_state;
  _mbstate_t _wcrtomb_state;
  _mbstate_t _wcsrtombs_state;
};



struct _reent
{


  int _errno;




  __FILE *_stdin, *_stdout, *_stderr;

  int _inc;

  char *_emergency;

  int __sdidinit;

  int _current_category;
  const char *_current_locale;

  struct _mprec *_mp;

  void (* __cleanup) (struct _reent *);

  int _gamma_signgam;


  int _cvtlen;
  char *_cvtbuf;

  struct _rand48 *_r48;
  struct __tm *_localtime_buf;
  char *_asctime_buf;


  void (**(_sig_func))(int);



  struct _atexit *_atexit;
  struct _atexit _atexit0;


  struct _glue __sglue;
  __FILE *__sf;
  struct _misc_reent *_misc;
  char *_signal_buf;
};

extern const struct __sFILE_fake __sf_fake_stdin;
extern const struct __sFILE_fake __sf_fake_stdout;
extern const struct __sFILE_fake __sf_fake_stderr;
# 458 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/reent.h"
extern void esp_reent_init(struct _reent* reent);
# 771 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/reent.h"
extern struct _reent *_global_impure_ptr ;

void _reclaim_reent (struct _reent *);





  struct _reent * __getreent (void);
# 19 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdlib.h" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/cdefs.h" 1
# 45 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/cdefs.h"
# 1 "c:\\msys32\\opt\\xtensa-esp32-elf\\lib\\gcc\\xtensa-esp32-elf\\5.2.0\\include\\stddef.h" 1 3 4
# 46 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/sys/cdefs.h" 2
# 20 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdlib.h" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/machine/stdlib.h" 1
# 21 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdlib.h" 2

# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/alloca.h" 1
# 23 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdlib.h" 2








typedef struct
{
  int quot;
  int rem;
} div_t;

typedef struct
{
  long quot;
  long rem;
} ldiv_t;




typedef struct
{
  long long int quot;
  long long int rem;
} lldiv_t;




typedef int (*__compar_fn_t) (const void *, const void *);
# 67 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdlib.h"
int __locale_mb_cur_max (void);



void abort (void) __attribute__ ((__noreturn__));
int abs (int);
int atexit (void (*__func)(void));
double atof (const char *__nptr);

float atoff (const char *__nptr);

int atoi (const char *__nptr);
int _atoi_r (struct _reent *, const char *__nptr);
long atol (const char *__nptr);
long _atol_r (struct _reent *, const char *__nptr);
void * bsearch (const void * __key, const void * __base, size_t __nmemb, size_t __size, __compar_fn_t _compar)



                                ;
void * calloc (size_t __nmemb, size_t __size) ;
div_t div (int __numer, int __denom);
void exit (int __status) __attribute__ ((__noreturn__));
void free (void *) ;
char * getenv (const char *__string);
char * _getenv_r (struct _reent *, const char *__string);
char * _findenv (const char *, int *);
char * _findenv_r (struct _reent *, const char *, int *);

extern char *suboptarg;
int getsubopt (char **, char * const *, char **);

long labs (long);
ldiv_t ldiv (long __numer, long __denom);
void * malloc (size_t __size) ;
int mblen (const char *, size_t);
int _mblen_r (struct _reent *, const char *, size_t, _mbstate_t *);
int mbtowc (wchar_t *restrict, const char *restrict, size_t);
int _mbtowc_r (struct _reent *, wchar_t *restrict, const char *restrict, size_t, _mbstate_t *);
int wctomb (char *, wchar_t);
int _wctomb_r (struct _reent *, char *, wchar_t, _mbstate_t *);
size_t mbstowcs (wchar_t *restrict, const char *restrict, size_t);
size_t _mbstowcs_r (struct _reent *, wchar_t *restrict, const char *restrict, size_t, _mbstate_t *);
size_t wcstombs (char *restrict, const wchar_t *restrict, size_t);
size_t _wcstombs_r (struct _reent *, char *restrict, const wchar_t *restrict, size_t, _mbstate_t *);


char * mkdtemp (char *);
int mkostemp (char *, int);
int mkostemps (char *, int, int);
int mkstemp (char *);
int mkstemps (char *, int);

char * mktemp (char *);




char * _mkdtemp_r (struct _reent *, char *);
int _mkostemp_r (struct _reent *, char *, int);
int _mkostemps_r (struct _reent *, char *, int, int);
int _mkstemp_r (struct _reent *, char *);
int _mkstemps_r (struct _reent *, char *, int);

char * _mktemp_r (struct _reent *, char *);




void qsort (void * __base, size_t __nmemb, size_t __size, __compar_fn_t _compar);
int rand (void);
void * realloc (void * __r, size_t __size) ;

void * reallocf (void * __r, size_t __size);
char * realpath (const char *restrict path, char *restrict resolved_path);

void srand (unsigned __seed);
double strtod (const char *restrict __n, char **restrict __end_PTR);
double _strtod_r (struct _reent *,const char *restrict __n, char **restrict __end_PTR);



float strtof (const char *restrict __n, char **restrict __end_PTR);







long strtol (const char *restrict __n, char **restrict __end_PTR, int __base);
long _strtol_r (struct _reent *,const char *restrict __n, char **restrict __end_PTR, int __base);
unsigned long strtoul (const char *restrict __n, char **restrict __end_PTR, int __base);
unsigned long _strtoul_r (struct _reent *,const char *restrict __n, char **restrict __end_PTR, int __base);

int system (const char *__string);


long a64l (const char *__input);
char * l64a (long __input);
char * _l64a_r (struct _reent *,long __input);
int on_exit (void (*__func)(int, void *),void * __arg);




void _Exit (int __status) __attribute__ ((__noreturn__));


int putenv (char *__string);
int _putenv_r (struct _reent *, char *__string);
void * _reallocf_r (struct _reent *, void *, size_t);
int setenv (const char *__string, const char *__value, int __overwrite);
int _setenv_r (struct _reent *, const char *__string, const char *__value, int __overwrite);

char * gcvt (double,int,char *);
char * gcvtf (float,int,char *);
char * fcvt (double,int,int *,int *);
char * fcvtf (float,int,int *,int *);
char * ecvt (double,int,int *,int *);
char * ecvtbuf (double, int, int*, int*, char *);
char * fcvtbuf (double, int, int*, int*, char *);
char * ecvtf (float,int,int *,int *);
char * dtoa (double, int, int, int *, int*, char**);

char * __itoa (int, char *, int);
char * __utoa (unsigned, char *, int);

char * itoa (int, char *, int);
char * utoa (unsigned, char *, int);
int rand_r (unsigned *__seed);

double drand48 (void);
double _drand48_r (struct _reent *);
double erand48 (unsigned short [3]);
double _erand48_r (struct _reent *, unsigned short [3]);
long jrand48 (unsigned short [3]);
long _jrand48_r (struct _reent *, unsigned short [3]);
void lcong48 (unsigned short [7]);
void _lcong48_r (struct _reent *, unsigned short [7]);
long lrand48 (void);
long _lrand48_r (struct _reent *);
long mrand48 (void);
long _mrand48_r (struct _reent *);
long nrand48 (unsigned short [3]);
long _nrand48_r (struct _reent *, unsigned short [3]);
unsigned short *
       seed48 (unsigned short [3]);
unsigned short *
       _seed48_r (struct _reent *, unsigned short [3]);
void srand48 (long);
void _srand48_r (struct _reent *, long);




long long atoll (const char *__nptr);


long long _atoll_r (struct _reent *, const char *__nptr);




long long llabs (long long);
lldiv_t lldiv (long long __numer, long long __denom);
long long strtoll (const char *restrict __n, char **restrict __end_PTR, int __base);


long long _strtoll_r (struct _reent *, const char *restrict __n, char **restrict __end_PTR, int __base);




unsigned long long strtoull (const char *restrict __n, char **restrict __end_PTR, int __base);


unsigned long long _strtoull_r (struct _reent *, const char *restrict __n, char **restrict __end_PTR, int __base);


void cfree (void *);
int unsetenv (const char *__string);
int _unsetenv_r (struct _reent *, const char *__string);
# 258 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdlib.h"
char * _dtoa_r (struct _reent *, double, int, int, int *, int*, char**);

void * _malloc_r (struct _reent *, size_t) ;
void * _calloc_r (struct _reent *, size_t, size_t) ;
void _free_r (struct _reent *, void *) ;
void * _realloc_r (struct _reent *, void *, size_t) ;
void _mstats_r (struct _reent *, char *);

int _system_r (struct _reent *, const char *);

void __eprintf (const char *, const char *, unsigned int, const char *);
# 291 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/stdlib.h"
extern long double strtold (const char *restrict, char **restrict);




# 22 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/platform_include/assert.h" 2

# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/assert.h" 1
# 39 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/include/assert.h"
void __assert (const char *, int, const char *) __attribute__ ((__noreturn__))
                                 ;
void __assert_func (const char *, int, const char *, const char *) __attribute__ ((__noreturn__))
                                 ;
# 24 "D:/ESP32/esp-idf-v3.1-rc1/components/newlib/platform_include/assert.h" 2
# 19 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h" 1
# 21 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/soc.h" 1
# 20 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/soc.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/esp_assert.h" 1
# 21 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/soc.h" 2
# 22 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h" 2
# 54 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
typedef enum {
    ETS_OK = 0,
    ETS_FAILED = 1
} ETS_STATUS;

typedef uint32_t ETSSignal;
typedef uint32_t ETSParam;

typedef struct ETSEventTag ETSEvent;

struct ETSEventTag {
    ETSSignal sig;
    ETSParam par;
};

typedef void (*ETSTask)(ETSEvent *e);
typedef void (* ets_idle_cb_t)(void *arg);
# 79 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_run(void);
# 90 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_set_idle_cb(ets_idle_cb_t func, void *arg);
# 105 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_task(ETSTask task, uint8_t prio, ETSEvent *queue, uint8_t qlen);
# 119 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
ETS_STATUS ets_post(uint8_t prio, ETSSignal sig, ETSParam par);
# 133 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
extern const char *const exc_cause_table[40];
# 143 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_set_user_start(uint32_t start);
# 153 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_set_startup_callback(uint32_t callback);
# 163 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_set_appcpu_boot_addr(uint32_t start);
# 179 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
ETS_STATUS ets_unpack_flash_code_legacy(uint32_t pos, uint32_t *entry_addr, 
# 179 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h" 3 4
                                                                           _Bool 
# 179 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
                                                                                jump, 
# 179 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h" 3 4
                                                                                      _Bool 
# 179 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
                                                                                           config);
# 197 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
ETS_STATUS ets_unpack_flash_code(uint32_t pos, uint32_t *entry_addr, 
# 197 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h" 3 4
                                                                    _Bool 
# 197 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
                                                                         jump, 
# 197 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h" 3 4
                                                                               _Bool 
# 197 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
                                                                                    sb_need_check, 
# 197 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h" 3 4
                                                                                                   _Bool 
# 197 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
                                                                                                        config);
# 222 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
int ets_printf(const char *fmt, ...);
# 232 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_write_char_uart(char c);
# 242 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_install_putc1(void (*p)(char c));
# 252 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_install_putc2(void (*p)(char c));
# 262 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_install_uart_printf(void);
# 284 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
typedef void ETSTimerFunc(void *timer_arg);

typedef struct _ETSTIMER_ {
    struct _ETSTIMER_ *timer_next;
    uint32_t timer_expire;
    uint32_t timer_period;
    ETSTimerFunc *timer_func;
    void *timer_arg;
} ETSTimer;
# 302 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_timer_init(void);
# 311 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_timer_deinit(void);
# 325 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_timer_arm(ETSTimer *timer, uint32_t tmout, 
# 325 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h" 3 4
                                                   _Bool 
# 325 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
                                                        repeat);
# 339 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_timer_arm_us(ETSTimer *ptimer, uint32_t us, 
# 339 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h" 3 4
                                                    _Bool 
# 339 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
                                                         repeat);
# 349 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_timer_disarm(ETSTimer *timer);
# 363 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_timer_setfn(ETSTimer *ptimer, ETSTimerFunc *pfunction, void *parg);
# 373 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_timer_done(ETSTimer *ptimer);
# 383 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_delay_us(uint32_t us);
# 393 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_update_cpu_frequency(uint32_t ticks_per_us);
# 405 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_update_cpu_frequency_rom(uint32_t ticks_per_us);
# 415 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
uint32_t ets_get_cpu_frequency(void);
# 424 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
uint32_t ets_get_xtal_scale(void);
# 437 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
uint32_t ets_get_detected_xtal_freq(void);
# 451 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
typedef void (* ets_isr_t)(void *);
# 466 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_isr_attach(int i, ets_isr_t func, void *arg);
# 477 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_isr_mask(uint32_t mask);
# 488 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_isr_unmask(uint32_t unmask);
# 499 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_intr_lock(void);
# 510 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_intr_unlock(void);
# 521 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void ets_waiti0(void);
# 539 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
void intr_matrix_set(int cpu_no, uint32_t model_num, uint32_t intr_num);
# 629 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h"
typedef enum {
    OK = 0,
    FAIL,
    PENDING,
    BUSY,
    CANCEL,
} STATUS;
# 20 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/rtc.h" 1
# 18 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/rtc.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/ets_sys.h" 1
# 19 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/rtc.h" 2
# 74 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/rtc.h"
typedef enum {
    AWAKE = 0,
    LIGHT_SLEEP = 0x00000001,
    DEEP_SLEEP = 0x00000002
} SLEEP_MODE;

typedef enum {
    NO_MEAN = 0,
    POWERON_RESET = 1,
    SW_RESET = 3,
    OWDT_RESET = 4,
    DEEPSLEEP_RESET = 5,
    SDIO_RESET = 6,
    TG0WDT_SYS_RESET = 7,
    TG1WDT_SYS_RESET = 8,
    RTCWDT_SYS_RESET = 9,
    INTRUSION_RESET = 10,
    TGWDT_CPU_RESET = 11,
    SW_CPU_RESET = 12,
    RTCWDT_CPU_RESET = 13,
    EXT_CPU_RESET = 14,
    RTCWDT_BROWN_OUT_RESET = 15,
    RTCWDT_RTC_RESET = 16
} RESET_REASON;

typedef enum {
    NO_SLEEP = 0,
    EXT_EVENT0_TRIG = 0x00000001,
    EXT_EVENT1_TRIG = 0x00000002,
    GPIO_TRIG = 0x00000004,
    TIMER_EXPIRE = 0x00000008,
    SDIO_TRIG = 0x00000010,
    MAC_TRIG = 0x00000020,
    UART0_TRIG = 0x00000040,
    UART1_TRIG = 0x00000080,
    TOUCH_TRIG = 0x00000100,
    SAR_TRIG = 0x00000200,
    BT_TRIG = 0x00000400
} WAKEUP_REASON;

typedef enum {
    DISEN_WAKEUP = NO_SLEEP,
    EXT_EVENT0_TRIG_EN = EXT_EVENT0_TRIG,
    EXT_EVENT1_TRIG_EN = EXT_EVENT1_TRIG,
    GPIO_TRIG_EN = GPIO_TRIG,
    TIMER_EXPIRE_EN = TIMER_EXPIRE,
    SDIO_TRIG_EN = SDIO_TRIG,
    MAC_TRIG_EN = MAC_TRIG,
    UART0_TRIG_EN = UART0_TRIG,
    UART1_TRIG_EN = UART1_TRIG,
    TOUCH_TRIG_EN = TOUCH_TRIG,
    SAR_TRIG_EN = SAR_TRIG,
    BT_TRIG_EN = BT_TRIG
} WAKEUP_ENABLE;

typedef enum {
    NO_INT = 0,
    WAKEUP_INT = 0x00000001,
    REJECT_INT = 0x00000002,
    SDIO_IDLE_INT = 0x00000004,
    RTC_WDT_INT = 0x00000008,
    RTC_TIME_VALID_INT = 0x00000010
} RTC_INT_REASON;

typedef enum {
    DISEN_INT = 0,
    WAKEUP_INT_EN = WAKEUP_INT,
    REJECT_INT_EN = REJECT_INT,
    SDIO_IDLE_INT_EN = SDIO_IDLE_INT,
    RTC_WDT_INT_EN = RTC_WDT_INT,
    RTC_TIME_VALID_INT_EN = RTC_TIME_VALID_INT
} RTC_INT_EN;
# 154 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/rtc.h"
RESET_REASON rtc_get_reset_reason(int cpu_no);
# 163 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/rtc.h"
WAKEUP_REASON rtc_get_wakeup_cause(void);
# 174 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/rtc.h"
uint32_t calc_rtc_memory_crc(uint32_t start_addr, uint32_t crc_len);
# 183 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/rtc.h"
void set_rtc_memory_crc(void);
# 195 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/rtc.h"
void software_reset(void);
# 207 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/rtc.h"
void software_reset_cpu(int cpu_no);
# 21 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h" 1
# 18 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/esp_types.h" 1
# 23 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/esp_types.h"
# 1 "c:\\msys32\\opt\\xtensa-esp32-elf\\lib\\gcc\\xtensa-esp32-elf\\5.2.0\\include\\stddef.h" 1 3 4
# 24 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/esp_types.h" 2
# 19 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/esp_attr.h" 1
# 20 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h" 2


# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/uart_reg.h" 1
# 18 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/uart_reg.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/soc.h" 1
# 19 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/uart_reg.h" 2
# 23 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h" 2
# 68 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
typedef enum {
    UART_LINE_STATUS_INT_FLAG = 0x06,
    UART_RCV_FIFO_INT_FLAG = 0x04,
    UART_RCV_TMOUT_INT_FLAG = 0x0C,
    UART_TXBUFF_EMPTY_INT_FLAG = 0x02
} UartIntType;

typedef enum {
    RCV_ONE_BYTE = 0x0,
    RCV_FOUR_BYTE = 0x1,
    RCV_EIGHT_BYTE = 0x2,
    RCV_FOURTEEN_BYTE = 0x3
} UartRcvFifoTrgLvl;

typedef enum {
    FIVE_BITS = 0x0,
    SIX_BITS = 0x1,
    SEVEN_BITS = 0x2,
    EIGHT_BITS = 0x3
} UartBitsNum4Char;

typedef enum {
    ONE_STOP_BIT = 1,
    ONE_HALF_STOP_BIT = 2,
    TWO_STOP_BIT = 3
} UartStopBitsNum;

typedef enum {
    NONE_BITS = 0,
    ODD_BITS = 2,
    EVEN_BITS = 3

} UartParityMode;

typedef enum {
    STICK_PARITY_DIS = 0,
    STICK_PARITY_EN = 2
} UartExistParity;

typedef enum {
    BIT_RATE_9600 = 9600,
    BIT_RATE_19200 = 19200,
    BIT_RATE_38400 = 38400,
    BIT_RATE_57600 = 57600,
    BIT_RATE_115200 = 115200,
    BIT_RATE_230400 = 230400,
    BIT_RATE_460800 = 460800,
    BIT_RATE_921600 = 921600
} UartBautRate;

typedef enum {
    NONE_CTRL,
    HARDWARE_CTRL,
    XON_XOFF_CTRL
} UartFlowCtrl;

typedef enum {
    EMPTY,
    UNDER_WRITE,
    WRITE_OVER
} RcvMsgBuffState;

typedef struct {
    uint8_t *pRcvMsgBuff;
    uint8_t *pWritePos;
    uint8_t *pReadPos;
    uint8_t TrigLvl;
    RcvMsgBuffState BuffState;
} RcvMsgBuff;

typedef struct {
    uint32_t TrxBuffSize;
    uint8_t *pTrxBuff;
} TrxMsgBuff;

typedef enum {
    BAUD_RATE_DET,
    WAIT_SYNC_FRM,
    SRCH_MSG_HEAD,
    RCV_MSG_BODY,
    RCV_ESC_CHAR,
} RcvMsgState;

typedef struct {
    UartBautRate baut_rate;
    UartBitsNum4Char data_bits;
    UartExistParity exist_parity;
    UartParityMode parity;
    UartStopBitsNum stop_bits;
    UartFlowCtrl flow_ctrl;
    uint8_t buff_uart_no;
    uint8_t tx_uart_no;
    RcvMsgBuff rcv_buff;

    RcvMsgState rcv_state;
    int received;
} UartDevice;
# 174 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
void uartAttach(void);
# 186 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
void Uart_Init(uint8_t uart_no, uint32_t clock);
# 198 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
void uart_div_modify(uint8_t uart_no, uint32_t DivLatchValue);
# 211 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
int uart_baudrate_detect(uint8_t uart_no, uint8_t is_sync);
# 221 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
void uart_tx_switch(uint8_t uart_no);
# 231 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
void uart_buff_switch(uint8_t uart_no);
# 240 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
STATUS uart_tx_one_char(uint8_t TxChar);
# 250 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
STATUS uart_tx_one_char2(uint8_t TxChar);
# 259 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
void uart_tx_flush(uint8_t uart_no);
# 269 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
static inline void __attribute__((section(".iram1"))) uart_tx_wait_idle(uint8_t uart_no) {
    while(({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff40000 + (uart_no) * 0x10000 + ( (uart_no) > 1 ? 0xe000 : 0 ) ) + 0x1C))) >= 0x3ff00000) && ((((0x3ff40000 + (uart_no) * 0x10000 + ( (uart_no) > 1 ? 0xe000 : 0 ) ) + 0x1C))) <= 0x3ff13FFC)), (!((((((0x3ff40000 + (uart_no) * 0x10000 + ( (uart_no) > 1 ? 0xe000 : 0 ) ) + 0x1C))) >= 0x3ff00000) && ((((0x3ff40000 + (uart_no) * 0x10000 + ( (uart_no) > 1 ? 0xe000 : 0 ) ) + 0x1C))) <= 0x3ff13FFC)), 1), "(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)"); (("(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)" && (!((((((0x3ff40000 + (uart_no) * 0x10000 + ( (uart_no) > 1 ? 0xe000 : 0 ) ) + 0x1C))) >= 0x3ff00000) && ((((0x3ff40000 + (uart_no) * 0x10000 + ( (uart_no) > 1 ? 0xe000 : 0 ) ) + 0x1C))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h", 270, __func__, "\"(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)\" && (!((((((0x3ff40000 + (uart_no) * 0x10000 + ( (uart_no) > 1 ? 0xe000 : 0 ) ) + 0x1C))) >= 0x3ff00000) && ((((0x3ff40000 + (uart_no) * 0x10000 + ( (uart_no) > 1 ? 0xe000 : 0 ) ) + 0x1C))) <= 0x3ff13FFC))")); } while(0);; ((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff40000 + (uart_no) * 0x10000 + ( (uart_no) > 1 ? 0xe000 : 0 ) ) + 0x1C))) >= 0x3ff00000) && ((((0x3ff40000 + (uart_no) * 0x10000 + ( (uart_no) > 1 ? 0xe000 : 0 ) ) + 0x1C))) <= 0x3ff13FFC)), (!((((((0x3ff40000 + (uart_no) * 0x10000 + ( (uart_no) > 1 ? 0xe000 : 0 ) ) + 0x1C))) >= 0x3ff00000) && ((((0x3ff40000 + (uart_no) * 0x10000 + ( (uart_no) > 1 ? 0xe000 : 0 ) ) + 0x1C))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!((((((0x3ff40000 + (uart_no) * 0x10000 + ( (uart_no) > 1 ? 0xe000 : 0 ) ) + 0x1C))) >= 0x3ff00000) && ((((0x3ff40000 + (uart_no) * 0x10000 + ( (uart_no) > 1 ? 0xe000 : 0 ) ) + 0x1C))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h", 270, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!((((((0x3ff40000 + (uart_no) * 0x10000 + ( (uart_no) > 1 ? 0xe000 : 0 ) ) + 0x1C))) >= 0x3ff00000) && ((((0x3ff40000 + (uart_no) * 0x10000 + ( (uart_no) > 1 ? 0xe000 : 0 ) ) + 0x1C))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff40000 + (uart_no) * 0x10000 + ( (uart_no) > 1 ? 0xe000 : 0 ) ) + 0x1C))); }) >> (24)) & (0xF)); })) {
        ;
    }
}
# 284 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
STATUS uart_rx_one_char(uint8_t *pRxChar);
# 294 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
char uart_rx_one_char_block(void);
# 306 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
STATUS UartRxString(uint8_t *pString, uint8_t MaxStrlen);
# 316 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
void uart_rx_intr_handler(void *para);
# 329 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
STATUS uart_rx_readbuff( RcvMsgBuff *pRxBuff, uint8_t *pRxByte);
# 340 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
STATUS UartGetCmdLn(uint8_t *pCmdLn);
# 350 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
UartDevice *GetUartDevice(void);
# 362 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
void send_packet(uint8_t *p, int len);
# 377 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
int recv_packet(uint8_t *p, int len, uint8_t is_sync);
# 390 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
STATUS SendMsg(uint8_t *pData, uint16_t DataLen);
# 406 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/uart.h"
STATUS RcvMsg(uint8_t *pData, uint16_t MaxDataLen, uint8_t is_sync);

extern UartDevice UartDev;
# 22 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h" 1
# 22 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/gpio_reg.h" 1
# 23 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/gpio_pins.h" 1
# 24 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h" 2
# 51 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
typedef enum {
    GPIO_PIN_INTR_DISABLE = 0,
    GPIO_PIN_INTR_POSEDGE = 1,
    GPIO_PIN_INTR_NEGEDGE = 2,
    GPIO_PIN_INTR_ANYEDGE = 3,
    GPIO_PIN_INTR_LOLEVEL = 4,
    GPIO_PIN_INTR_HILEVEL = 5
} GPIO_INT_TYPE;
# 67 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
typedef void (* gpio_intr_handler_fn_t)(uint32_t intr_mask, 
# 67 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h" 3 4
                                                           _Bool 
# 67 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
                                                                high, void *arg);
# 78 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
void gpio_init(void);
# 95 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
void gpio_output_set(uint32_t set_mask, uint32_t clear_mask, uint32_t enable_mask, uint32_t disable_mask);
# 112 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
void gpio_output_set_high(uint32_t set_mask, uint32_t clear_mask, uint32_t enable_mask, uint32_t disable_mask);
# 121 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
uint32_t gpio_input_get(void);
# 130 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
uint32_t gpio_input_get_high(void);
# 143 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
void gpio_intr_handler_register(gpio_intr_handler_fn_t fn, void *arg);
# 153 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
uint32_t gpio_intr_pending(void);
# 163 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
uint32_t gpio_intr_pending_high(void);
# 173 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
void gpio_intr_ack(uint32_t ack_mask);
# 183 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
void gpio_intr_ack_high(uint32_t ack_mask);
# 195 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
void gpio_pin_wakeup_enable(uint32_t i, GPIO_INT_TYPE intr_state);
# 205 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
void gpio_pin_wakeup_disable(void);
# 221 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
void gpio_matrix_in(uint32_t gpio, uint32_t signal_idx, 
# 221 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h" 3 4
                                                       _Bool 
# 221 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
                                                            inv);
# 237 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
void gpio_matrix_out(uint32_t gpio, uint32_t signal_idx, 
# 237 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h" 3 4
                                                        _Bool 
# 237 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
                                                             out_inv, 
# 237 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h" 3 4
                                                                      _Bool 
# 237 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
                                                                           oen_inv);
# 246 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
void gpio_pad_select_gpio(uint8_t gpio_num);
# 257 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
void gpio_pad_set_drv(uint8_t gpio_num, uint8_t drv);
# 266 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
void gpio_pad_pullup(uint8_t gpio_num);
# 275 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
void gpio_pad_pulldown(uint8_t gpio_num);
# 284 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
void gpio_pad_unhold(uint8_t gpio_num);
# 293 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/rom/gpio.h"
void gpio_pad_hold(uint8_t gpio_num);
# 23 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h" 1
# 14 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
       


# 1 "c:\\msys32\\opt\\xtensa-esp32-elf\\lib\\gcc\\xtensa-esp32-elf\\5.2.0\\include\\stddef.h" 1 3 4
# 18 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h" 2
# 60 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
typedef enum {
    RTC_XTAL_FREQ_AUTO = 0,
    RTC_XTAL_FREQ_40M = 40,
    RTC_XTAL_FREQ_26M = 26,
    RTC_XTAL_FREQ_24M = 24,
} rtc_xtal_freq_t;




typedef enum {
    RTC_CPU_FREQ_XTAL = 0,
    RTC_CPU_FREQ_80M = 1,
    RTC_CPU_FREQ_160M = 2,
    RTC_CPU_FREQ_240M = 3,
    RTC_CPU_FREQ_2M = 4,
} rtc_cpu_freq_t;




typedef enum {
    RTC_SLOW_FREQ_RTC = 0,
    RTC_SLOW_FREQ_32K_XTAL = 1,
    RTC_SLOW_FREQ_8MD256 = 2,
} rtc_slow_freq_t;




typedef enum {
    RTC_FAST_FREQ_XTALD4 = 0,
    RTC_FAST_FREQ_8M = 1,
} rtc_fast_freq_t;







typedef enum {
    RTC_CAL_RTC_MUX = 0,
    RTC_CAL_8MD256 = 1,
    RTC_CAL_32K_XTAL = 2
} rtc_cal_sel_t;




typedef struct {
    rtc_xtal_freq_t xtal_freq : 8;
    rtc_cpu_freq_t cpu_freq : 3;
    rtc_fast_freq_t fast_freq : 1;
    rtc_slow_freq_t slow_freq : 2;
    uint32_t clk_8m_div : 3;
    uint32_t slow_clk_dcap : 8;
    uint32_t clk_8m_dfreq : 8;
} rtc_clk_config_t;
# 147 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
void rtc_clk_init(rtc_clk_config_t cfg);
# 158 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
rtc_xtal_freq_t rtc_clk_xtal_freq_get();
# 168 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
void rtc_clk_xtal_freq_update(rtc_xtal_freq_t xtal_freq);





void rtc_clk_32k_enable(
# 174 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h" 3 4
                       _Bool 
# 174 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
                            en);






# 180 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h" 3 4
_Bool 
# 180 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
    rtc_clk_32k_enabled();
# 192 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
void rtc_clk_32k_bootstrap(uint32_t cycle);
# 210 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
void rtc_clk_8m_enable(
# 210 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h" 3 4
                      _Bool 
# 210 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
                           clk_8m_en, 
# 210 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h" 3 4
                                      _Bool 
# 210 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
                                           d256_en);






# 216 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h" 3 4
_Bool 
# 216 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
    rtc_clk_8m_enabled();






# 222 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h" 3 4
_Bool 
# 222 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
    rtc_clk_8md256_enabled();
# 240 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
void rtc_clk_apll_enable(
# 240 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h" 3 4
                        _Bool 
# 240 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
                             enable, uint32_t sdm0, uint32_t sdm1,
        uint32_t sdm2, uint32_t o_div);





void rtc_clk_slow_freq_set(rtc_slow_freq_t slow_freq);





rtc_slow_freq_t rtc_clk_slow_freq_get();
# 267 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
uint32_t rtc_clk_slow_freq_get_hz();





void rtc_clk_fast_freq_set(rtc_fast_freq_t fast_freq);





rtc_fast_freq_t rtc_clk_fast_freq_get();
# 291 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
void rtc_clk_cpu_freq_set(rtc_cpu_freq_t cpu_freq);
# 310 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
void rtc_clk_cpu_freq_set_fast(rtc_cpu_freq_t cpu_freq);
# 323 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
rtc_cpu_freq_t rtc_clk_cpu_freq_get();






uint32_t rtc_clk_cpu_freq_value(rtc_cpu_freq_t cpu_freq);







 
# 338 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h" 3 4
_Bool 
# 338 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
     rtc_clk_cpu_freq_from_mhz(int cpu_freq_mhz, rtc_cpu_freq_t* out_val);
# 352 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
void rtc_clk_apb_freq_update(uint32_t apb_freq);





uint32_t rtc_clk_apb_freq_get();
# 375 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
uint32_t rtc_clk_cal(rtc_cal_sel_t cal_clk, uint32_t slow_clk_cycles);
# 384 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
uint32_t rtc_clk_cal_ratio(rtc_cal_sel_t cal_clk, uint32_t slow_clk_cycles);
# 393 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
uint64_t rtc_time_us_to_slowclk(uint64_t time_in_us, uint32_t period);
# 402 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
uint64_t rtc_time_slowclk_to_us(uint64_t rtc_cycles, uint32_t period);
# 415 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
uint64_t rtc_time_get();
# 424 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
void rtc_clk_wait_for_slow_cycle();




typedef struct {
    uint32_t lslp_mem_inf_fpu : 1;
    uint32_t rtc_mem_inf_fpu : 1;
    uint32_t rtc_mem_inf_follow_cpu : 1;
    uint32_t rtc_fastmem_pd_en : 1;
    uint32_t rtc_slowmem_pd_en : 1;
    uint32_t rtc_peri_pd_en : 1;
    uint32_t wifi_pd_en : 1;
    uint32_t rom_mem_pd_en : 1;
    uint32_t deep_slp : 1;
    uint32_t wdt_flashboot_mod_en : 1;
    uint32_t dig_dbias_wak : 3;
    uint32_t dig_dbias_slp : 3;
    uint32_t rtc_dbias_wak : 3;
    uint32_t rtc_dbias_slp : 3;
    uint32_t lslp_meminf_pd : 1;
    uint32_t vddsdio_pd_en : 1;
    uint32_t xtal_fpu : 1;
} rtc_sleep_config_t;
# 498 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
void rtc_sleep_init(rtc_sleep_config_t cfg);







void rtc_sleep_set_wakeup_time(uint64_t t);
# 546 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
uint32_t rtc_sleep_start(uint32_t wakeup_opt, uint32_t reject_opt);




typedef struct {
    uint32_t ck8m_wait : 8;
    uint32_t xtal_wait : 8;
    uint32_t pll_wait : 8;
    uint32_t clkctl_init : 1;
    uint32_t pwrctl_init : 1;
    uint32_t rtc_dboost_fpd : 1;
} rtc_config_t;
# 579 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
void rtc_init(rtc_config_t cfg);







typedef struct {
    uint32_t force : 1;
    uint32_t enable : 1;
    uint32_t tieh : 1;
    uint32_t drefh : 2;
    uint32_t drefm : 2;
    uint32_t drefl : 2;
} rtc_vddsdio_config_t;
# 603 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
rtc_vddsdio_config_t rtc_vddsdio_get_config();
# 612 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc.h"
void rtc_vddsdio_set_config(rtc_vddsdio_config_t config);
# 24 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc_cntl_reg.h" 1
# 25 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/rtc_io_reg.h" 1
# 26 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/sens_reg.h" 1
# 27 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/dport_reg.h" 1
# 20 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/dport_reg.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/dport_access.h" 1
# 20 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/dport_access.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/esp_dport_access.h" 1
# 15 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/esp_dport_access.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/ESP32_PIC_A2DP/build/include/sdkconfig.h" 1
# 16 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/esp_dport_access.h" 2
# 24 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/esp_dport_access.h"
void esp_dport_access_stall_other_cpu_start(void);
void esp_dport_access_stall_other_cpu_end(void);
void esp_dport_access_int_init(void);
void esp_dport_access_int_pause(void);
void esp_dport_access_int_resume(void);
void esp_dport_access_read_buffer(uint32_t *buff_out, uint32_t address, uint32_t num_words);
uint32_t esp_dport_access_reg_read(uint32_t reg);
uint32_t esp_dport_access_sequence_reg_read(uint32_t reg);


void esp_dport_access_int_abort(void);
# 21 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/dport_access.h" 2

# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/uart_reg.h" 1
# 23 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/dport_access.h" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/xtruntime.h" 1
# 29 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/xtruntime.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/config/core.h" 1
# 41 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/config/core.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/hal.h" 1
# 148 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/hal.h"
extern const unsigned int Xthal_rev_no;







extern void xthal_save_extra(void *base);
extern void xthal_restore_extra(void *base);

extern void xthal_save_cpregs(void *base, int);
extern void xthal_restore_cpregs(void *base, int);

extern void xthal_save_cp0(void *base);
extern void xthal_save_cp1(void *base);
extern void xthal_save_cp2(void *base);
extern void xthal_save_cp3(void *base);
extern void xthal_save_cp4(void *base);
extern void xthal_save_cp5(void *base);
extern void xthal_save_cp6(void *base);
extern void xthal_save_cp7(void *base);
extern void xthal_restore_cp0(void *base);
extern void xthal_restore_cp1(void *base);
extern void xthal_restore_cp2(void *base);
extern void xthal_restore_cp3(void *base);
extern void xthal_restore_cp4(void *base);
extern void xthal_restore_cp5(void *base);
extern void xthal_restore_cp6(void *base);
extern void xthal_restore_cp7(void *base);

extern void* Xthal_cpregs_save_fn[8];
extern void* Xthal_cpregs_restore_fn[8];

extern void* Xthal_cpregs_save_nw_fn[8];
extern void* Xthal_cpregs_restore_nw_fn[8];





extern const unsigned int Xthal_extra_size;
extern const unsigned int Xthal_extra_align;
extern const unsigned int Xthal_cpregs_size[8];
extern const unsigned int Xthal_cpregs_align[8];
extern const unsigned int Xthal_all_extra_size;
extern const unsigned int Xthal_all_extra_align;

extern const char * const Xthal_cp_names[8];







extern void xthal_init_mem_extra(void *);

extern void xthal_init_mem_cp(void *, int);


extern const unsigned int Xthal_num_coprocessors;


extern const unsigned char Xthal_cp_num;

extern const unsigned char Xthal_cp_max;



extern const unsigned int Xthal_cp_mask;
# 237 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/hal.h"
extern const unsigned int Xthal_num_aregs;
extern const unsigned char Xthal_num_aregs_log2;







extern const unsigned char Xthal_icache_linewidth;
extern const unsigned char Xthal_dcache_linewidth;

extern const unsigned short Xthal_icache_linesize;
extern const unsigned short Xthal_dcache_linesize;


extern const unsigned int Xthal_icache_size;
extern const unsigned int Xthal_dcache_size;

extern const unsigned char Xthal_dcache_is_writeback;



extern void xthal_icache_region_invalidate( void *addr, unsigned size );
extern void xthal_dcache_region_invalidate( void *addr, unsigned size );

extern void xthal_icache_line_invalidate(void *addr);
extern void xthal_dcache_line_invalidate(void *addr);


extern void xthal_dcache_region_writeback( void *addr, unsigned size );

extern void xthal_dcache_line_writeback(void *addr);


extern void xthal_dcache_region_writeback_inv( void *addr, unsigned size );

extern void xthal_dcache_line_writeback_inv(void *addr);

extern void xthal_icache_sync( void );

extern void xthal_dcache_sync( void );



extern unsigned int xthal_icache_get_ways(void);

extern void xthal_icache_set_ways(unsigned int ways);

extern unsigned int xthal_dcache_get_ways(void);

extern void xthal_dcache_set_ways(unsigned int ways);


extern void xthal_cache_coherence_on( void );
extern void xthal_cache_coherence_off( void );

extern void xthal_cache_coherence_optin( void );
extern void xthal_cache_coherence_optout( void );
# 339 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/hal.h"
extern int xthal_get_cache_prefetch( void );
extern int xthal_set_cache_prefetch( int );
extern int xthal_set_cache_prefetch_long( unsigned long long );
# 352 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/hal.h"
extern const int Xthal_debug_configured;


extern unsigned int xthal_set_soft_break(void *addr);
extern void xthal_remove_soft_break(void *addr, unsigned int);
# 374 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/hal.h"
extern int xthal_disassemble( unsigned char *instr_buf, void *tgt_addr,
         char *buffer, unsigned buflen, unsigned options );



extern int xthal_disassemble_size( unsigned char *instr_buf );






extern void* xthal_memcpy(void *dst, const void *src, unsigned len);
extern void* xthal_bcopy(const void *src, void *dst, unsigned len);






extern int xthal_compare_and_set( int *addr, int test_val, int compare_val );
# 403 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/hal.h"
extern const unsigned int Xthal_release_major;
extern const unsigned int Xthal_release_minor;
extern const char * const Xthal_release_name;
extern const char * const Xthal_release_internal;

extern const unsigned char Xthal_memory_order;
extern const unsigned char Xthal_have_windowed;
extern const unsigned char Xthal_have_density;
extern const unsigned char Xthal_have_booleans;
extern const unsigned char Xthal_have_loops;
extern const unsigned char Xthal_have_nsa;
extern const unsigned char Xthal_have_minmax;
extern const unsigned char Xthal_have_sext;
extern const unsigned char Xthal_have_clamps;
extern const unsigned char Xthal_have_mac16;
extern const unsigned char Xthal_have_mul16;
extern const unsigned char Xthal_have_fp;
extern const unsigned char Xthal_have_speculation;
extern const unsigned char Xthal_have_threadptr;

extern const unsigned char Xthal_have_pif;
extern const unsigned short Xthal_num_writebuffer_entries;

extern const unsigned int Xthal_build_unique_id;

extern const unsigned int Xthal_hw_configid0;
extern const unsigned int Xthal_hw_configid1;
extern const unsigned int Xthal_hw_release_major;
extern const unsigned int Xthal_hw_release_minor;
extern const char * const Xthal_hw_release_name;
extern const char * const Xthal_hw_release_internal;


extern void xthal_clear_regcached_code( void );
# 653 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/hal.h"
extern void xthal_window_spill( void );







extern void xthal_validate_cp(int);
extern void xthal_invalidate_cp(int);


extern void xthal_set_cpenable(unsigned);
extern unsigned xthal_get_cpenable(void);







extern const unsigned char Xthal_num_intlevels;

extern const unsigned char Xthal_num_interrupts;

extern const unsigned char Xthal_excm_level;


extern const unsigned int Xthal_intlevel_mask[16];

extern const unsigned int Xthal_intlevel_andbelow_mask[16];


extern const unsigned char Xthal_intlevel[32];


extern const unsigned char Xthal_inttype[32];


extern const unsigned int Xthal_inttype_mask[8];


extern const int Xthal_timer_interrupt[4];


extern unsigned xthal_get_intenable( void );
extern void xthal_set_intenable( unsigned );
extern unsigned xthal_get_interrupt( void );

extern void xthal_set_intset( unsigned );
extern void xthal_set_intclear( unsigned );







extern const int Xthal_num_ibreak;
extern const int Xthal_num_dbreak;







extern const unsigned char Xthal_have_ccount;
extern const unsigned char Xthal_num_ccompare;


extern unsigned xthal_get_ccount(void);


extern void xthal_set_ccompare(int, unsigned);
extern unsigned xthal_get_ccompare(int);






extern const unsigned char Xthal_have_prid;
extern const unsigned char Xthal_have_exceptions;
extern const unsigned char Xthal_xea_version;
extern const unsigned char Xthal_have_interrupts;
extern const unsigned char Xthal_have_highlevel_interrupts;
extern const unsigned char Xthal_have_nmi;

extern unsigned xthal_get_prid( void );







extern unsigned xthal_vpri_to_intlevel(unsigned vpri);
extern unsigned xthal_intlevel_to_vpri(unsigned intlevel);


extern unsigned xthal_int_enable(unsigned);
extern unsigned xthal_int_disable(unsigned);


extern int xthal_set_int_vpri(int intnum, int vpri);
extern int xthal_get_int_vpri(int intnum);


extern void xthal_set_vpri_locklevel(unsigned intlevel);
extern unsigned xthal_get_vpri_locklevel(void);


extern unsigned xthal_set_vpri(unsigned vpri);
extern unsigned xthal_get_vpri(void);
extern unsigned xthal_set_vpri_intlevel(unsigned intlevel);
extern unsigned xthal_set_vpri_lock(void);






typedef void (XtHalVoidFunc)(void);


extern unsigned Xthal_tram_pending;
# 789 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/hal.h"
extern unsigned Xthal_tram_enabled;


extern unsigned Xthal_tram_sync;


extern unsigned xthal_tram_pending_to_service( void );
extern void xthal_tram_done( unsigned serviced_mask );
extern int xthal_tram_set_sync( int intnum, int sync );
extern XtHalVoidFunc* xthal_set_tram_trigger_func( XtHalVoidFunc *trigger_fn );






extern const unsigned char Xthal_num_instrom;
extern const unsigned char Xthal_num_instram;
extern const unsigned char Xthal_num_datarom;
extern const unsigned char Xthal_num_dataram;
extern const unsigned char Xthal_num_xlmi;



extern const unsigned int Xthal_instrom_vaddr[];
extern const unsigned int Xthal_instrom_paddr[];
extern const unsigned int Xthal_instrom_size [];
extern const unsigned int Xthal_instram_vaddr[];
extern const unsigned int Xthal_instram_paddr[];
extern const unsigned int Xthal_instram_size [];
extern const unsigned int Xthal_datarom_vaddr[];
extern const unsigned int Xthal_datarom_paddr[];
extern const unsigned int Xthal_datarom_size [];
extern const unsigned int Xthal_dataram_vaddr[];
extern const unsigned int Xthal_dataram_paddr[];
extern const unsigned int Xthal_dataram_size [];
extern const unsigned int Xthal_xlmi_vaddr[];
extern const unsigned int Xthal_xlmi_paddr[];
extern const unsigned int Xthal_xlmi_size [];







extern const unsigned char Xthal_icache_setwidth;
extern const unsigned char Xthal_dcache_setwidth;

extern const unsigned int Xthal_icache_ways;
extern const unsigned int Xthal_dcache_ways;

extern const unsigned char Xthal_icache_line_lockable;
extern const unsigned char Xthal_dcache_line_lockable;


extern unsigned xthal_get_cacheattr( void );
extern unsigned xthal_get_icacheattr( void );
extern unsigned xthal_get_dcacheattr( void );
extern void xthal_set_cacheattr( unsigned );
extern void xthal_set_icacheattr( unsigned );
extern void xthal_set_dcacheattr( unsigned );

extern int xthal_set_region_attribute( void *addr, unsigned size,
         unsigned cattr, unsigned flags );
# 862 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/hal.h"
extern void xthal_icache_enable( void );
extern void xthal_dcache_enable( void );

extern void xthal_icache_disable( void );
extern void xthal_dcache_disable( void );


extern void xthal_icache_all_invalidate( void );
extern void xthal_dcache_all_invalidate( void );

extern void xthal_dcache_all_writeback( void );

extern void xthal_dcache_all_writeback_inv( void );

extern void xthal_icache_region_lock( void *addr, unsigned size );
extern void xthal_dcache_region_lock( void *addr, unsigned size );

extern void xthal_icache_line_lock(void *addr);
extern void xthal_dcache_line_lock(void *addr);


extern void xthal_icache_all_unlock( void );
extern void xthal_dcache_all_unlock( void );
extern void xthal_icache_region_unlock( void *addr, unsigned size );
extern void xthal_dcache_region_unlock( void *addr, unsigned size );

extern void xthal_icache_line_unlock(void *addr);
extern void xthal_dcache_line_unlock(void *addr);
# 899 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/hal.h"
extern void xthal_memep_inject_error(void *addr, int size, int flags);







extern const unsigned char Xthal_have_spanning_way;
extern const unsigned char Xthal_have_identity_map;
extern const unsigned char Xthal_have_mimic_cacheattr;
extern const unsigned char Xthal_have_xlt_cacheattr;
extern const unsigned char Xthal_have_cacheattr;
extern const unsigned char Xthal_have_tlbs;

extern const unsigned char Xthal_mmu_asid_bits;
extern const unsigned char Xthal_mmu_asid_kernel;
extern const unsigned char Xthal_mmu_rings;
extern const unsigned char Xthal_mmu_ring_bits;
extern const unsigned char Xthal_mmu_sr_bits;
extern const unsigned char Xthal_mmu_ca_bits;
extern const unsigned int Xthal_mmu_max_pte_page_size;
extern const unsigned int Xthal_mmu_min_pte_page_size;

extern const unsigned char Xthal_itlb_way_bits;
extern const unsigned char Xthal_itlb_ways;
extern const unsigned char Xthal_itlb_arf_ways;
extern const unsigned char Xthal_dtlb_way_bits;
extern const unsigned char Xthal_dtlb_ways;
extern const unsigned char Xthal_dtlb_arf_ways;



extern int xthal_static_v2p( unsigned vaddr, unsigned *paddrp );
extern int xthal_static_p2v( unsigned paddr, unsigned *vaddrp, unsigned cached );
# 948 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/hal.h"
extern int xthal_set_region_translation(void* vaddr, void* paddr, unsigned size, unsigned cache_atr, unsigned flags);
extern int xthal_v2p(void*, void**, unsigned*, unsigned*);
extern int xthal_invalidate_region(void* addr);
extern int xthal_set_region_translation_raw(void *vaddr, void *paddr, unsigned cattr);
# 42 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/config/core.h" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/xtensa-versions.h" 1
# 43 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/config/core.h" 2
# 51 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/config/core.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/config/core-matmap.h" 1
# 52 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/config/core.h" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/config/tie.h" 1
# 53 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/config/core.h" 2
# 1279 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/config/core.h"
extern const unsigned char Xthal_cp_id_FPU;
extern const unsigned int Xthal_cp_mask_FPU;


extern const unsigned char Xthal_cp_id_XCHAL_CP1_IDENT;
extern const unsigned int Xthal_cp_mask_XCHAL_CP1_IDENT;


extern const unsigned char Xthal_cp_id_XCHAL_CP2_IDENT;
extern const unsigned int Xthal_cp_mask_XCHAL_CP2_IDENT;


extern const unsigned char Xthal_cp_id_XCHAL_CP3_IDENT;
extern const unsigned int Xthal_cp_mask_XCHAL_CP3_IDENT;


extern const unsigned char Xthal_cp_id_XCHAL_CP4_IDENT;
extern const unsigned int Xthal_cp_mask_XCHAL_CP4_IDENT;


extern const unsigned char Xthal_cp_id_XCHAL_CP5_IDENT;
extern const unsigned int Xthal_cp_mask_XCHAL_CP5_IDENT;


extern const unsigned char Xthal_cp_id_XCHAL_CP6_IDENT;
extern const unsigned int Xthal_cp_mask_XCHAL_CP6_IDENT;


extern const unsigned char Xthal_cp_id_XCHAL_CP7_IDENT;
extern const unsigned int Xthal_cp_mask_XCHAL_CP7_IDENT;
# 30 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/xtruntime.h" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/config/specreg.h" 1
# 32 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/config/specreg.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/corebits.h" 1
# 33 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/config/specreg.h" 2
# 31 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/xtruntime.h" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/xtruntime-core-state.h" 1
# 31 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/xtruntime-core-state.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/xtruntime-frames.h" 1
# 56 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/xtruntime-frames.h"
typedef struct {
long pc;
long ps;
long areg[4];
long sar;

long lcount;
long lbeg;
long lend;


long acclo;
long acchi;
long mr[4];

} KernelFrame;
# 80 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/xtruntime-frames.h"
typedef struct {
long pc;
long ps;
long sar;
long vpri;



long a2;
long a3;
long a4;
long a5;
# 104 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/xtruntime-frames.h"
long exccause;

long lcount;
long lbeg;
long lend;


long acclo;
long acchi;
long mr[4];
# 123 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/xtruntime-frames.h"
long pad[((3 + 1*1 + 1*2 + 0*1) & 3)];


} UserFrame;
# 32 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/xtruntime-core-state.h" 2
# 44 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/xtruntime-core-state.h"
typedef struct {
long signature;
long restore_label;
long aftersave_label;
long areg[64];

long caller_regs[16];
long caller_regs_saved;





long windowbase;
long windowstart;

long sar;

long epc1;
long ps;
long excsave1;

long depc;



long epc[6 + 1 - 1];
long eps[6 + 1 - 1];
long excsave[6 + 1 - 1];


long lcount;
long lbeg;
long lend;





long vecbase;


long atomctl;





long memctl;


long ccount;
long ccompare[3];


long intenable;
long interrupt;


long icount;
long icountlevel;
long debugcause;


long dbreakc[2];
long dbreaka[2];


long ibreaka[2];
long ibreakenable;



long misc[4];
# 131 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/xtruntime-core-state.h"
long cpenable;




long tlbs[8*2];
# 163 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/xtruntime-core-state.h"
char ncp[48] __attribute__((aligned(4)));

char cp0[72] __attribute__((aligned(4)));
char cp1[0] __attribute__((aligned(1)));
char cp2[0] __attribute__((aligned(1)));
char cp3[0] __attribute__((aligned(1)));
char cp4[0] __attribute__((aligned(1)));
char cp5[0] __attribute__((aligned(1)));
char cp6[0] __attribute__((aligned(1)));
char cp7[0] __attribute__((aligned(1)));
# 183 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/xtruntime-core-state.h"
} XtosCoreState;
# 32 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/xtruntime.h" 2
# 61 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/xtruntime.h"
typedef void (_xtos_handler_func)();

typedef _xtos_handler_func *_xtos_handler;
# 151 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/xtruntime.h"
extern unsigned int _xtos_ints_off( unsigned int mask );
extern unsigned int _xtos_ints_on( unsigned int mask );
extern unsigned _xtos_set_intlevel( int intlevel );
extern unsigned _xtos_set_min_intlevel( int intlevel );
extern unsigned _xtos_restore_intlevel( unsigned restoreval );
extern unsigned _xtos_restore_just_intlevel( unsigned restoreval );
extern _xtos_handler _xtos_set_interrupt_handler( int n, _xtos_handler f );
extern _xtos_handler _xtos_set_interrupt_handler_arg( int n, _xtos_handler f, void *arg );
extern _xtos_handler _xtos_set_exception_handler( int n, _xtos_handler f );

extern void _xtos_memep_initrams( void );
extern void _xtos_memep_enable( int flags );



extern void _xtos_dispatch_level1_interrupts( void );


extern void _xtos_dispatch_level2_interrupts( void );


extern void _xtos_dispatch_level3_interrupts( void );


extern void _xtos_dispatch_level4_interrupts( void );


extern void _xtos_dispatch_level5_interrupts( void );


extern void _xtos_dispatch_level6_interrupts( void );



extern unsigned int _xtos_read_ints( void );
extern void _xtos_clear_ints( unsigned int mask );



extern int _xtos_core_shutoff(unsigned flags);
extern int _xtos_core_save(unsigned flags, XtosCoreState *savearea, void *code);
extern void _xtos_core_restore(unsigned retvalue, XtosCoreState *savearea);
# 202 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/xtruntime.h"
extern void _xtos_timer_0_delta( int cycles );


extern void _xtos_timer_1_delta( int cycles );


extern void _xtos_timer_2_delta( int cycles );
# 24 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/dport_access.h" 2
# 74 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/dport_access.h"
static inline uint32_t __attribute__((section(".iram1"))) DPORT_REG_READ(uint32_t reg)
{



    return esp_dport_access_reg_read(reg);

}
# 107 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/dport_access.h"
static inline uint32_t __attribute__((section(".iram1"))) DPORT_SEQUENCE_REG_READ(uint32_t reg)
{



    return esp_dport_access_sequence_reg_read(reg);

}
# 167 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/dport_access.h"
static inline uint32_t __attribute__((section(".iram1"))) DPORT_READ_PERI_REG(uint32_t reg)
{



    return esp_dport_access_reg_read(reg);

}
# 21 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/dport_reg.h" 2
# 28 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/efuse_reg.h" 1
# 29 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/include/soc/apb_ctrl_reg.h" 1
# 30 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/i2c_rtc_clk.h" 1
# 15 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/i2c_rtc_clk.h"
       

# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/i2c_apll.h" 1
# 15 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/i2c_apll.h"
       
# 18 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/i2c_rtc_clk.h" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/i2c_bbpll.h" 1
# 15 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/i2c_bbpll.h"
       
# 19 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/i2c_rtc_clk.h" 2
# 30 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/i2c_rtc_clk.h"
uint8_t rom_i2c_readReg(uint8_t block, uint8_t host_id, uint8_t reg_add);
uint8_t rom_i2c_readReg_Mask(uint8_t block, uint8_t host_id, uint8_t reg_add, uint8_t msb, uint8_t lsb);
void rom_i2c_writeReg(uint8_t block, uint8_t host_id, uint8_t reg_add, uint8_t data);
void rom_i2c_writeReg_Mask(uint8_t block, uint8_t host_id, uint8_t reg_add, uint8_t msb, uint8_t lsb, uint8_t data);
# 31 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/soc_log.h" 1
# 15 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/soc_log.h"
       
# 26 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/soc_log.h"
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/log/include/esp_log.h" 1
# 19 "D:/ESP32/esp-idf-v3.1-rc1/components/log/include/esp_log.h"
# 1 "c:\\msys32\\opt\\xtensa-esp32-elf\\lib\\gcc\\xtensa-esp32-elf\\5.2.0\\include\\stdarg.h" 1 3 4
# 40 "c:\\msys32\\opt\\xtensa-esp32-elf\\lib\\gcc\\xtensa-esp32-elf\\5.2.0\\include\\stdarg.h" 3 4

# 40 "c:\\msys32\\opt\\xtensa-esp32-elf\\lib\\gcc\\xtensa-esp32-elf\\5.2.0\\include\\stdarg.h" 3 4
typedef __builtin_va_list __gnuc_va_list;
# 98 "c:\\msys32\\opt\\xtensa-esp32-elf\\lib\\gcc\\xtensa-esp32-elf\\5.2.0\\include\\stdarg.h" 3 4
typedef __gnuc_va_list va_list;
# 20 "D:/ESP32/esp-idf-v3.1-rc1/components/log/include/esp_log.h" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/ESP32_PIC_A2DP/build/include/sdkconfig.h" 1
# 21 "D:/ESP32/esp-idf-v3.1-rc1/components/log/include/esp_log.h" 2
# 31 "D:/ESP32/esp-idf-v3.1-rc1/components/log/include/esp_log.h"

# 31 "D:/ESP32/esp-idf-v3.1-rc1/components/log/include/esp_log.h"
typedef enum {
    ESP_LOG_NONE,
    ESP_LOG_ERROR,
    ESP_LOG_WARN,
    ESP_LOG_INFO,
    ESP_LOG_DEBUG,
    ESP_LOG_VERBOSE
} esp_log_level_t;

typedef int (*vprintf_like_t)(const char *, va_list);
# 60 "D:/ESP32/esp-idf-v3.1-rc1/components/log/include/esp_log.h"
void esp_log_level_set(const char* tag, esp_log_level_t level);
# 73 "D:/ESP32/esp-idf-v3.1-rc1/components/log/include/esp_log.h"
vprintf_like_t esp_log_set_vprintf(vprintf_like_t func);
# 87 "D:/ESP32/esp-idf-v3.1-rc1/components/log/include/esp_log.h"
uint32_t esp_log_timestamp(void);
# 97 "D:/ESP32/esp-idf-v3.1-rc1/components/log/include/esp_log.h"
uint32_t esp_log_early_timestamp(void);
# 107 "D:/ESP32/esp-idf-v3.1-rc1/components/log/include/esp_log.h"
void esp_log_write(esp_log_level_t level, const char* tag, const char* format, ...) __attribute__ ((format (printf, 3, 4)));



# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/log/include/esp_log_internal.h" 1
# 19 "D:/ESP32/esp-idf-v3.1-rc1/components/log/include/esp_log_internal.h"
void esp_log_buffer_hex_internal(const char *tag, const void *buffer, uint16_t buff_len, esp_log_level_t level);
void esp_log_buffer_char_internal(const char *tag, const void *buffer, uint16_t buff_len, esp_log_level_t level);
void esp_log_buffer_hexdump_internal( const char *tag, const void *buffer, uint16_t buff_len, esp_log_level_t log_level);
# 112 "D:/ESP32/esp-idf-v3.1-rc1/components/log/include/esp_log.h" 2
# 27 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/soc_log.h" 2
# 32 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/ESP32_PIC_A2DP/build/include/sdkconfig.h" 1
# 33 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 2
# 1 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/core-macros.h" 1
# 398 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/core-macros.h"
static inline unsigned XTHAL_COMPARE_AND_SET( int *addr, int testval, int setval )
{
    int result;


    __asm__ __volatile__ (
 "   wsr.scompare1 %2 \n"
 "   s32c1i %0, %3, 0 \n"
     : "=a"(result) : "0" (setval), "a" (testval), "a" (addr)
     : "memory");
# 428 "D:/ESP32/esp-idf-v3.1-rc1/components/esp32/include/xtensa/core-macros.h"
    return result;
}



static inline unsigned XTHAL_RER (unsigned int reg)
{
  unsigned result;

  __asm__ __volatile__ (
 "   rer     %0, %1"
 : "=a" (result) : "a" (reg) : "memory");

  return result;
}

static inline void XTHAL_WER (unsigned reg, unsigned value)
{
  __asm__ __volatile__ (
 "   wer     %0, %1"
 : : "a" (value), "a" (reg) : "memory");
}
# 34 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 2
# 44 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
static const char* TAG = "rtc_clk";
# 102 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
typedef enum {
    RTC_PLL_NONE,
    RTC_PLL_320M,
    RTC_PLL_480M
} rtc_pll_t;
static rtc_pll_t s_cur_pll = RTC_PLL_NONE;


static rtc_cpu_freq_t s_cur_freq = RTC_CPU_FREQ_XTAL;


static void rtc_clk_32k_enable_internal(int dac, int dres, int dbias)
{
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), 1), "(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)"); (("(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 115, __func__, "\"(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)\" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))")); } while(0);; ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC)), (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC)), 1), "(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)"); (("(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)" && (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 115, __func__, "\"(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)\" && (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)(((0x3ff48400 + 0x8c))))) = (uint32_t)((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 115, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48400 + 0x8c)))); })|(((1UL << (18))) | ((1UL << (17)))))); }); });
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), 1), "(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)"); (("(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func (

 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
# 116 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
    ,

 118
# 116 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
    , __func__, "\"(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)\" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))")); } while(0);; ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC)), (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC)), 1), "(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)"); (("(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)" && (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func (

 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
# 116 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
    ,

 118
# 116 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
    , __func__, "\"(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)\" && (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)(((0x3ff48400 + 0x8c))))) = (uint32_t)((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 118, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48400 + 0x8c)))); })&(~(((1UL << (23))) | ((1UL << (22))) | ((1UL << (27))) | ((1UL << (28))) | ((1UL << (18))) | ((1UL << (17))))))); }); })

                                                                        ;
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 119, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC)), (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 119, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48400 + 0x8c)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 119, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48400 + 0x8c))); }) & ~((0x3) << (20)))|(((dac) & (0x3))<<(20)))); })); });
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 120, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC)), (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 120, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48400 + 0x8c)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 120, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48400 + 0x8c))); }) & ~((0x3) << (3)))|(((dres) & (0x3))<<(3)))); })); });
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 121, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC)), (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 121, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48400 + 0x8c)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 121, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48400 + 0x8c))); }) & ~((0x3) << (1)))|(((dbias) & (0x3))<<(1)))); })); });
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), 1), "(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)"); (("(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 122, __func__, "\"(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)\" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))")); } while(0);; ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC)), (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC)), 1), "(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)"); (("(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)" && (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 122, __func__, "\"(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)\" && (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)(((0x3ff48400 + 0x8c))))) = (uint32_t)((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 122, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48400 + 0x8c)))); })|(((1UL << (19)))))); }); });
}

void rtc_clk_32k_enable(
# 125 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
                       _Bool 
# 125 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
                            enable)
{
    if (enable) {
        rtc_clk_32k_enable_internal(1, 3, 0);
    } else {
        ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), 1), "(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)"); (("(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 130, __func__, "\"(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)\" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))")); } while(0);; ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC)), (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC)), 1), "(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)"); (("(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)" && (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 130, __func__, "\"(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)\" && (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)(((0x3ff48400 + 0x8c))))) = (uint32_t)((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 130, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48400 + 0x8c)))); })&(~(((1UL << (19))))))); }); });
    }
}





void rtc_clk_32k_bootstrap(uint32_t cycle)
{
    if (cycle){
        const uint32_t pin_32 = 32;
        const uint32_t pin_33 = 33;
        const uint32_t mask_32 = (1 << (pin_32 - 32));
        const uint32_t mask_33 = (1 << (pin_33 - 32));

        gpio_pad_select_gpio(pin_32);
        gpio_pad_select_gpio(pin_33);
        gpio_output_set_high(mask_32, mask_33, mask_32 | mask_33, 0);

        const uint32_t delay_us = (1000000 / 32768 / 2);
        while(cycle){
            gpio_output_set_high(mask_32, mask_33, mask_32 | mask_33, 0);
            ets_delay_us(delay_us);
            gpio_output_set_high(mask_33, mask_32, mask_32 | mask_33, 0);
            ets_delay_us(delay_us);
            cycle--;
        }
        gpio_output_set_high(0, 0, 0, mask_32 | mask_33);
    }

    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), 1), "(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)"); (("(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 161, __func__, "\"(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)\" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))")); } while(0);; ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC)), (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC)), 1), "(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)"); (("(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)" && (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 161, __func__, "\"(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)\" && (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)(((0x3ff48400 + 0x8c))))) = (uint32_t)((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 161, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48400 + 0x8c)))); })&(~(((1UL << (19))))))); }); });
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), 1), "(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)"); (("(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 162, __func__, "\"(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)\" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))")); } while(0);; ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC)), (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC)), 1), "(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)"); (("(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)" && (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 162, __func__, "\"(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)\" && (!((((((0x3ff48400 + 0x8c)))) >= 0x3ff00000) && ((((0x3ff48400 + 0x8c)))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)(((0x3ff48400 + 0x8c))))) = (uint32_t)((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 162, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48400 + 0x8c)))); })|(((1UL << (22))) | ((1UL << (28)))))); }); });
    ets_delay_us(7);

    rtc_clk_32k_enable_internal(3,
            3, 0);
}


# 169 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
_Bool 
# 169 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
    rtc_clk_32k_enabled()
{
    return ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), 1), "(Cannot use GET_PERI_REG_MASK for DPORT registers use DPORT_GET_PERI_REG_MASK)"); (("(Cannot use GET_PERI_REG_MASK for DPORT registers use DPORT_GET_PERI_REG_MASK)" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 171, __func__, "\"(Cannot use GET_PERI_REG_MASK for DPORT registers use DPORT_GET_PERI_REG_MASK)\" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 171, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!(((((0x3ff48400 + 0x8c))) >= 0x3ff00000) && (((0x3ff48400 + 0x8c))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48400 + 0x8c)))); }) & (((1UL << (19))))); }) != 0;
}

void rtc_clk_8m_enable(
# 174 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
                      _Bool 
# 174 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
                           clk_8m_en, 
# 174 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
                                      _Bool 
# 174 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
                                           d256_en)
{
    if (clk_8m_en) {
        ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)"); (("(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 177, __func__, "\"(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), 1), "(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)"); (("(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 177, __func__, "\"(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)\" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)(((0x3ff48000 + 0x70))))) = (uint32_t)((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 177, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48000 + 0x70)))); })&(~(((1UL << (6))))))); }); });

        ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x1c))) >= 0x3ff00000) && (((0x3ff48000 + 0x1c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x1c))) >= 0x3ff00000) && (((0x3ff48000 + 0x1c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x1c))) >= 0x3ff00000) && (((0x3ff48000 + 0x1c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 179, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x1c))) >= 0x3ff00000) && (((0x3ff48000 + 0x1c))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x1c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x1c)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x1c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x1c)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x1c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x1c)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 179, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x1c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x1c)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x1c)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x1c))) >= 0x3ff00000) && (((0x3ff48000 + 0x1c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x1c))) >= 0x3ff00000) && (((0x3ff48000 + 0x1c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x1c))) >= 0x3ff00000) && (((0x3ff48000 + 0x1c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 179, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x1c))) >= 0x3ff00000) && (((0x3ff48000 + 0x1c))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x1c))); }) & ~((0xFF) << (6)))|(((1) & (0xFF))<<(6)))); })); });
        if (d256_en) {
            ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)"); (("(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 181, __func__, "\"(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), 1), "(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)"); (("(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 181, __func__, "\"(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)\" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)(((0x3ff48000 + 0x70))))) = (uint32_t)((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 181, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48000 + 0x70)))); })&(~(((1UL << (7))))))); }); });
        } else {
            ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)"); (("(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 183, __func__, "\"(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), 1), "(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)"); (("(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 183, __func__, "\"(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)\" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)(((0x3ff48000 + 0x70))))) = (uint32_t)((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 183, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48000 + 0x70)))); })|(((1UL << (7)))))); }); });
        }
        ets_delay_us(50);
    } else {
        ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)"); (("(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 187, __func__, "\"(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), 1), "(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)"); (("(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 187, __func__, "\"(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)\" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)(((0x3ff48000 + 0x70))))) = (uint32_t)((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 187, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48000 + 0x70)))); })|(((1UL << (6)))))); }); });
        ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x1c))) >= 0x3ff00000) && (((0x3ff48000 + 0x1c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x1c))) >= 0x3ff00000) && (((0x3ff48000 + 0x1c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x1c))) >= 0x3ff00000) && (((0x3ff48000 + 0x1c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 188, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x1c))) >= 0x3ff00000) && (((0x3ff48000 + 0x1c))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x1c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x1c)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x1c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x1c)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x1c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x1c)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 188, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x1c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x1c)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x1c)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x1c))) >= 0x3ff00000) && (((0x3ff48000 + 0x1c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x1c))) >= 0x3ff00000) && (((0x3ff48000 + 0x1c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x1c))) >= 0x3ff00000) && (((0x3ff48000 + 0x1c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 188, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x1c))) >= 0x3ff00000) && (((0x3ff48000 + 0x1c))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x1c))); }) & ~((0xFF) << (6)))|(((20) & (0xFF))<<(6)))); })); });
    }
}


# 192 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
_Bool 
# 192 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
    rtc_clk_8m_enabled()
{
    return ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use GET_PERI_REG_MASK for DPORT registers use DPORT_GET_PERI_REG_MASK)"); (("(Cannot use GET_PERI_REG_MASK for DPORT registers use DPORT_GET_PERI_REG_MASK)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 194, __func__, "\"(Cannot use GET_PERI_REG_MASK for DPORT registers use DPORT_GET_PERI_REG_MASK)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 194, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48000 + 0x70)))); }) & (((1UL << (6))))); }) == 0;
}


# 197 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
_Bool 
# 197 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
    rtc_clk_8md256_enabled()
{
    return ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use GET_PERI_REG_MASK for DPORT registers use DPORT_GET_PERI_REG_MASK)"); (("(Cannot use GET_PERI_REG_MASK for DPORT registers use DPORT_GET_PERI_REG_MASK)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 199, __func__, "\"(Cannot use GET_PERI_REG_MASK for DPORT registers use DPORT_GET_PERI_REG_MASK)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 199, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48000 + 0x70)))); }) & (((1UL << (7))))); }) == 0;
}

void rtc_clk_apll_enable(
# 202 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
                        _Bool 
# 202 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
                             enable, uint32_t sdm0, uint32_t sdm1, uint32_t sdm2, uint32_t o_div)
{
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 204, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x30)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x30)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x30)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x30)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x30)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x30)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 204, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x30)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x30)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x30)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 204, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x30))); }) & ~((0x1) << (23)))|(((enable ? 0 : 1) & (0x1))<<(23)))); })); });
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 205, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x30)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x30)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x30)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x30)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x30)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x30)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 205, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x30)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x30)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x30)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 205, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x30))); }) & ~((0x1) << (24)))|(((enable ? 1 : 0) & (0x1))<<(24)))); })); });

    if (!enable &&
        ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)"); (("(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 208, __func__, "\"(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; ((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 208, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x70))); }) >> (27)) & (0x3)); }) != 1) {
        ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_BIT for DPORT registers use DPORT_REG_SET_BIT)"); (("(Cannot use REG_SET_BIT for DPORT registers use DPORT_REG_SET_BIT)" && (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 209, __func__, "\"(Cannot use REG_SET_BIT for DPORT registers use DPORT_REG_SET_BIT)\" && (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t*)((0x3ff48000 + 0x0)) |= (((1UL << (18))))); });
    } else {
        ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC)), 1), "(Cannot use REG_CLR_BIT for DPORT registers use DPORT_REG_CLR_BIT)"); (("(Cannot use REG_CLR_BIT for DPORT registers use DPORT_REG_CLR_BIT)" && (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 211, __func__, "\"(Cannot use REG_CLR_BIT for DPORT registers use DPORT_REG_CLR_BIT)\" && (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t*)((0x3ff48000 + 0x0)) &= ~(((1UL << (18))))); });
    }

    if (enable) {
        uint8_t sdm_stop_val_2 = 0x49;
        uint32_t is_rev0 = (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff5A000 + 0x00c))) >= 0x3ff00000) && (((0x3ff5A000 + 0x00c))) <= 0x3ff13FFC)), (!(((((0x3ff5A000 + 0x00c))) >= 0x3ff00000) && (((0x3ff5A000 + 0x00c))) <= 0x3ff13FFC)), 1), "(Cannot use GET_PERI_REG_BITS2 for DPORT registers use DPORT_GET_PERI_REG_BITS2)"); (("(Cannot use GET_PERI_REG_BITS2 for DPORT registers use DPORT_GET_PERI_REG_BITS2)" && (!(((((0x3ff5A000 + 0x00c))) >= 0x3ff00000) && (((0x3ff5A000 + 0x00c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 216, __func__, "\"(Cannot use GET_PERI_REG_BITS2 for DPORT registers use DPORT_GET_PERI_REG_BITS2)\" && (!(((((0x3ff5A000 + 0x00c))) >= 0x3ff00000) && (((0x3ff5A000 + 0x00c))) <= 0x3ff13FFC))")); } while(0);; ((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff5A000 + 0x00c))) >= 0x3ff00000) && (((0x3ff5A000 + 0x00c))) <= 0x3ff13FFC)), (!(((((0x3ff5A000 + 0x00c))) >= 0x3ff00000) && (((0x3ff5A000 + 0x00c))) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!(((((0x3ff5A000 + 0x00c))) >= 0x3ff00000) && (((0x3ff5A000 + 0x00c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 216, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!(((((0x3ff5A000 + 0x00c))) >= 0x3ff00000) && (((0x3ff5A000 + 0x00c))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff5A000 + 0x00c)))); })>>(15))&(1)); }) == 0);
        if (is_rev0) {
            sdm0 = 0;
            sdm1 = 0;
            sdm_stop_val_2 = 0x69;
        }
        rom_i2c_writeReg_Mask(0X6D, 3, 7, 5, 0, sdm2);
        rom_i2c_writeReg_Mask(0X6D, 3, 9, 7, 0, sdm0);
        rom_i2c_writeReg_Mask(0X6D, 3, 8, 7, 0, sdm1);
        rom_i2c_writeReg(0X6D, 3, 5, 0x09);
        rom_i2c_writeReg(0X6D, 3, 5, sdm_stop_val_2);
        rom_i2c_writeReg_Mask(0X6D, 3, 4, 4, 0, o_div);


        rom_i2c_writeReg(0X6D, 3, 0, 0x0f);
        rom_i2c_writeReg(0X6D, 3, 0, 0x3f);
        rom_i2c_writeReg(0X6D, 3, 0, 0x1f);


        while (!(rom_i2c_readReg_Mask(0X6D, 3, 3, 7, 7))) {

            ets_delay_us(1);
        }
    }
}

void rtc_clk_slow_freq_set(rtc_slow_freq_t slow_freq)
{
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 244, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 244, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x70)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 244, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x70))); }) & ~((0x3) << (30)))|(((slow_freq) & (0x3))<<(30)))); })); });

    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func (
 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
# 246 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
    ,
 247
# 246 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
    , __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func (
 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
# 246 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
    ,
 247
# 246 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
    , __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x70)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 247, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x70))); }) & ~((0x1) << (8)))|((((slow_freq == RTC_SLOW_FREQ_32K_XTAL) ? 1 : 0) & (0x1))<<(8)))); })); })
                                                          ;

    ets_delay_us(300);
}

rtc_slow_freq_t rtc_clk_slow_freq_get()
{
    return ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)"); (("(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 254, __func__, "\"(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; ((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 254, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x70))); }) >> (30)) & (0x3)); });
}

uint32_t rtc_clk_slow_freq_get_hz()
{
    switch(rtc_clk_slow_freq_get()) {
        case RTC_SLOW_FREQ_RTC: return 150000;
        case RTC_SLOW_FREQ_32K_XTAL: return 32768;
        case RTC_SLOW_FREQ_8MD256: return (8500000 / 256);
    }
    return 0;
}

void rtc_clk_fast_freq_set(rtc_fast_freq_t fast_freq)
{
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 269, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 269, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x70)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 269, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x70))); }) & ~((0x1) << (29)))|(((fast_freq) & (0x1))<<(29)))); })); });
    ets_delay_us(3);
}

rtc_fast_freq_t rtc_clk_fast_freq_get()
{
    return ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)"); (("(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 275, __func__, "\"(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; ((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 275, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x70))); }) >> (29)) & (0x1)); });
}

void rtc_clk_bbpll_set(rtc_xtal_freq_t xtal_freq, rtc_cpu_freq_t cpu_freq)
{
    uint8_t div_ref;
    uint8_t div7_0;
    uint8_t div10_8;
    uint8_t lref;
    uint8_t dcur;
    uint8_t bw;

    if (cpu_freq != RTC_CPU_FREQ_240M) {

        ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 289, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 289, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x7c)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 289, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x7c))); }) & ~((0x7) << (11)))|(((4) & (0x7))<<(11)))); })); });

        switch (xtal_freq) {
            case RTC_XTAL_FREQ_40M:
                div_ref = 0;
                div7_0 = 32;
                div10_8 = 0;
                lref = 0;
                dcur = 6;
                bw = 3;
                break;
            case RTC_XTAL_FREQ_26M:
                div_ref = 12;
                div7_0 = 224;
                div10_8 = 4;
                lref = 1;
                dcur = 0;
                bw = 1;
                break;
            case RTC_XTAL_FREQ_24M:
                div_ref = 11;
                div7_0 = 224;
                div10_8 = 4;
                lref = 1;
                dcur = 0;
                bw = 1;
                break;
            default:
                div_ref = 12;
                div7_0 = 224;
                div10_8 = 4;
                lref = 0;
                dcur = 0;
                bw = 0;
                break;
        }
        rom_i2c_writeReg(0x66, 4, 11, 0x43);
        rom_i2c_writeReg(0x66, 4, 9, 0x84);
    } else {

        ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 329, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 329, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x7c)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 329, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x7c))); }) & ~((0x7) << (11)))|(((7) & (0x7))<<(11)))); })); });
        ets_delay_us(3);

        switch (xtal_freq) {
            case RTC_XTAL_FREQ_40M:
                div_ref = 0;
                div7_0 = 28;
                div10_8 = 0;
                lref = 0;
                dcur = 6;
                bw = 3;
                break;
            case RTC_XTAL_FREQ_26M:
                div_ref = 12;
                div7_0 = 144;
                div10_8 = 4;
                lref = 1;
                dcur = 0;
                bw = 1;
                break;
            case RTC_XTAL_FREQ_24M:
                div_ref = 11;
                div7_0 = 144;
                div10_8 = 4;
                lref = 1;
                dcur = 0;
                bw = 1;
                break;
            default:
                div_ref = 12;
                div7_0 = 224;
                div10_8 = 4;
                lref = 0;
                dcur = 0;
                bw = 0;
                break;
        }
        rom_i2c_writeReg(0x66, 4, 11, 0xc3);
        rom_i2c_writeReg(0x66, 4, 9, 0x74);
    }

    uint8_t i2c_bbpll_lref = (lref << 7) | (div10_8 << 4) | (div_ref);
    uint8_t i2c_bbpll_div_7_0 = div7_0;
    uint8_t i2c_bbpll_dcur = (bw << 6) | dcur;
    rom_i2c_writeReg(0x66, 4, 2, i2c_bbpll_lref);
    rom_i2c_writeReg(0x66, 4, 3, i2c_bbpll_div_7_0);
    rom_i2c_writeReg(0x66, 4, 5, i2c_bbpll_dcur);
    uint32_t delay_pll_en = (rtc_clk_slow_freq_get() == RTC_SLOW_FREQ_RTC) ?
            80 : 160;
    ets_delay_us(delay_pll_en);
}




static void rtc_clk_cpu_freq_to_xtal()
{
    rtc_xtal_freq_t xtal_freq = rtc_clk_xtal_freq_get();
    ets_update_cpu_frequency(xtal_freq);
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 388, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 388, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x7c)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 388, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x7c))); }) & ~((0x7) << (11)))|(((4) & (0x7))<<(11)))); })); });
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC)), (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 389, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff66000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff66000 + 0x0)))) <= 0x3ff13FFC)), (!((((((0x3ff66000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff66000 + 0x0)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff66000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff66000 + 0x0)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 389, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff66000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff66000 + 0x0)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff66000 + 0x0)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC)), (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 389, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff66000 + 0x0))); }) & ~((0x3FF) << (0)))|(((0) & (0x3FF))<<(0)))); })); });
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 390, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 390, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x70)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 390, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x70))); }) & ~((0x3) << (27)))|(((0) & (0x3))<<(27)))); })); });
    (*(volatile uint32_t *)(((0x3ff00000 + 0x03C)))) = ((0));

    rtc_clk_apb_freq_update(xtal_freq * (1000000));
    s_cur_freq = RTC_CPU_FREQ_XTAL;
}
# 404 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
static void rtc_clk_cpu_freq_to_pll(rtc_cpu_freq_t cpu_freq)
{
    int freq = 0;
    if (s_cur_pll == RTC_PLL_NONE ||
        (cpu_freq == RTC_CPU_FREQ_240M && s_cur_pll == RTC_PLL_320M) ||
        (cpu_freq != RTC_CPU_FREQ_240M && s_cur_pll == RTC_PLL_480M)) {

        rtc_clk_cpu_freq_set(cpu_freq);
        return;
    }

    if (cpu_freq == RTC_CPU_FREQ_80M) {
        ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 416, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 416, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x7c)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 416, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x7c))); }) & ~((0x7) << (11)))|(((4) & (0x7))<<(11)))); })); });
        (*(volatile uint32_t *)(((0x3ff00000 + 0x03C)))) = ((0));
        freq = 80;
    } else if (cpu_freq == RTC_CPU_FREQ_160M) {
        ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 420, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 420, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x7c)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 420, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x7c))); }) & ~((0x7) << (11)))|(((4) & (0x7))<<(11)))); })); });
        (*(volatile uint32_t *)(((0x3ff00000 + 0x03C)))) = ((1));
        freq = 160;
    } else if (cpu_freq == RTC_CPU_FREQ_240M) {
        ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 424, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 424, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x7c)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 424, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x7c))); }) & ~((0x7) << (11)))|(((7) & (0x7))<<(11)))); })); });
        (*(volatile uint32_t *)(((0x3ff00000 + 0x03C)))) = ((2));
        freq = 240;
    }
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 428, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 428, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x70)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 428, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x70))); }) & ~((0x3) << (27)))|(((1) & (0x3))<<(27)))); })); });
    rtc_clk_apb_freq_update(80 * (1000000));
    ets_update_cpu_frequency(freq);
    s_cur_freq = cpu_freq;
}

void rtc_clk_cpu_freq_set_fast(rtc_cpu_freq_t cpu_freq)
{
    if (cpu_freq == s_cur_freq) {
        return;
    } else if (cpu_freq == RTC_CPU_FREQ_2M || s_cur_freq == RTC_CPU_FREQ_2M) {

        rtc_clk_cpu_freq_set(cpu_freq);
    } else if (cpu_freq == RTC_CPU_FREQ_XTAL) {
        rtc_clk_cpu_freq_to_xtal();
    } else if (cpu_freq > RTC_CPU_FREQ_XTAL) {
        rtc_clk_cpu_freq_to_pll(cpu_freq);
        rtc_clk_wait_for_slow_cycle();
    }
}

void rtc_clk_cpu_freq_set(rtc_cpu_freq_t cpu_freq)
{
    rtc_xtal_freq_t xtal_freq = rtc_clk_xtal_freq_get();

    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 453, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 453, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x7c)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 453, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x7c))); }) & ~((0x7) << (11)))|(((4) & (0x7))<<(11)))); })); });
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 454, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 454, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x70)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 454, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x70))); }) & ~((0x3) << (27)))|(((0) & (0x3))<<(27)))); })); });
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC)), (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 455, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff66000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff66000 + 0x0)))) <= 0x3ff13FFC)), (!((((((0x3ff66000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff66000 + 0x0)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff66000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff66000 + 0x0)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 455, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff66000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff66000 + 0x0)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff66000 + 0x0)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC)), (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 455, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff66000 + 0x0))); }) & ~((0x3FF) << (0)))|(((0) & (0x3FF))<<(0)))); })); });
    ets_update_cpu_frequency(xtal_freq);




    rtc_clk_wait_for_slow_cycle();

    (*(volatile uint32_t *)((((0x3ff00000 + 0x03C))))) = ((((DPORT_REG_READ((0x3ff00000 + 0x03C)) & (~((0x3) << (0))))|(((0) & (0x3))<<(0)))));
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC)), 1), "(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)"); (("(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)" && (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC))) ? (void)0 : __assert_func (

 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
# 464 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
    ,

 466
# 464 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
    , __func__, "\"(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)\" && (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC))")); } while(0);; ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x0)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x0)))) <= 0x3ff13FFC)), 1), "(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)"); (("(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)" && (!((((((0x3ff48000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x0)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func (

 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
# 464 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
    ,

 466
# 464 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
    , __func__, "\"(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)\" && (!((((((0x3ff48000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x0)))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)(((0x3ff48000 + 0x0))))) = (uint32_t)((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 466, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48000 + 0x0)))); })|(((1UL << (6))) | ((1UL << (10))) | ((1UL << (8)))))); }); })

                                        ;
    s_cur_pll = RTC_PLL_NONE;
    rtc_clk_apb_freq_update(xtal_freq * (1000000));


    uint32_t apll_fpd = ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC)), 1), "(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)"); (("(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)" && (!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 471, __func__, "\"(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)\" && (!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC))")); } while(0);; ((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 471, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x30))) >= 0x3ff00000) && (((0x3ff48000 + 0x30))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x30))); }) >> (23)) & (0x1)); });
    if (apll_fpd) {

        ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC)), 1), "(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)"); (("(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)" && (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 474, __func__, "\"(Cannot use SET_PERI_REG_MASK for DPORT registers use DPORT_SET_PERI_REG_MASK)\" && (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC))")); } while(0);; ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x0)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x0)))) <= 0x3ff13FFC)), 1), "(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)"); (("(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)" && (!((((((0x3ff48000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x0)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 474, __func__, "\"(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)\" && (!((((((0x3ff48000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x0)))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)(((0x3ff48000 + 0x0))))) = (uint32_t)((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 474, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48000 + 0x0)))); })|(((1UL << (18)))))); }); });
    }

    if (cpu_freq == RTC_CPU_FREQ_XTAL) {

    } else if (cpu_freq == RTC_CPU_FREQ_2M) {

        ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC)), (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 481, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff66000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff66000 + 0x0)))) <= 0x3ff13FFC)), (!((((((0x3ff66000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff66000 + 0x0)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff66000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff66000 + 0x0)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 481, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff66000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff66000 + 0x0)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff66000 + 0x0)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC)), (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 481, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff66000 + 0x0))); }) & ~((0x3FF) << (0)))|((((xtal_freq / 2) - 1) & (0x3FF))<<(0)))); })); });
        ets_update_cpu_frequency(2);
        rtc_clk_apb_freq_update(2 * (1000000));

        ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 485, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 485, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x7c)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 485, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x7c))); }) & ~((0x7) << (11)))|(((2) & (0x7))<<(11)))); })); });
    } else {

        ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC)), 1), "(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)"); (("(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)" && (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC))) ? (void)0 : __assert_func (

 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
# 488 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
        ,

 490
# 488 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
        , __func__, "\"(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)\" && (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC))")); } while(0);; ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x0)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x0)))) <= 0x3ff13FFC)), 1), "(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)"); (("(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)" && (!((((((0x3ff48000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x0)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func (

 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
# 488 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
        ,

 490
# 488 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
        , __func__, "\"(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)\" && (!((((((0x3ff48000 + 0x0)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x0)))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)(((0x3ff48000 + 0x0))))) = (uint32_t)((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 490, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!(((((0x3ff48000 + 0x0))) >= 0x3ff00000) && (((0x3ff48000 + 0x0))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48000 + 0x0)))); })&(~(((1UL << (18))) | ((1UL << (6))) | ((1UL << (10))) | ((1UL << (8))))))); }); })

                                                                      ;
        rtc_clk_bbpll_set(xtal_freq, cpu_freq);
        if (cpu_freq == RTC_CPU_FREQ_80M) {
            (*(volatile uint32_t *)((((0x3ff00000 + 0x03C))))) = ((((DPORT_REG_READ((0x3ff00000 + 0x03C)) & (~((0x3) << (0))))|(((0) & (0x3))<<(0)))));
            ets_update_cpu_frequency(80);
            s_cur_pll = RTC_PLL_320M;
        } else if (cpu_freq == RTC_CPU_FREQ_160M) {
            (*(volatile uint32_t *)((((0x3ff00000 + 0x03C))))) = ((((DPORT_REG_READ((0x3ff00000 + 0x03C)) & (~((0x3) << (0))))|(((1) & (0x3))<<(0)))));
            ets_update_cpu_frequency(160);
            s_cur_pll = RTC_PLL_320M;
        } else if (cpu_freq == RTC_CPU_FREQ_240M) {
            (*(volatile uint32_t *)((((0x3ff00000 + 0x03C))))) = ((((DPORT_REG_READ((0x3ff00000 + 0x03C)) & (~((0x3) << (0))))|(((2) & (0x3))<<(0)))));
            ets_update_cpu_frequency(240);
            s_cur_pll = RTC_PLL_480M;
        }
        ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 505, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 505, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x70)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 505, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x70))); }) & ~((0x3) << (27)))|(((1) & (0x3))<<(27)))); })); });
        rtc_clk_wait_for_slow_cycle();
        rtc_clk_apb_freq_update(80 * (1000000));
    }
    s_cur_freq = cpu_freq;
}

rtc_cpu_freq_t rtc_clk_cpu_freq_get()
{
    uint32_t soc_clk_sel = ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)"); (("(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 514, __func__, "\"(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; ((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 514, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x70))); }) >> (27)) & (0x3)); });
    switch (soc_clk_sel) {
        case 0: {
            uint32_t pre_div = ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC)), (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC)), 1), "(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)"); (("(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)" && (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 517, __func__, "\"(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)\" && (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC))")); } while(0);; ((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC)), (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 517, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff66000 + 0x0))) >= 0x3ff00000) && (((0x3ff66000 + 0x0))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff66000 + 0x0))); }) >> (0)) & (0x3FF)); });
            if (pre_div == 0) {
                return RTC_CPU_FREQ_XTAL;
            } else if (pre_div == rtc_clk_xtal_freq_get() / 2 - 1) {
                return RTC_CPU_FREQ_2M;
            } else {
                ((
# 523 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
               0 
# 523 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
               && "unsupported frequency") ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 523, __func__, "false && \"unsupported frequency\""));
            }
            break;
        }
        case 1: {
            uint32_t cpuperiod_sel = ((DPORT_REG_READ((0x3ff00000 + 0x03C)) >> (0)) & (0x3));
            if (cpuperiod_sel == 0) {
                return RTC_CPU_FREQ_80M;
            } else if (cpuperiod_sel == 1) {
                return RTC_CPU_FREQ_160M;
            } else if (cpuperiod_sel == 2) {
                return RTC_CPU_FREQ_240M;
            } else {
                ((
# 536 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
               0 
# 536 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
               && "unsupported frequency") ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 536, __func__, "false && \"unsupported frequency\""));
            }
            break;
        }
        case 3:
        case 2:
        default:
            ((
# 543 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
           0 
# 543 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
           && "unsupported frequency") ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 543, __func__, "false && \"unsupported frequency\""));
    }
    return 0;
}

uint32_t rtc_clk_cpu_freq_value(rtc_cpu_freq_t cpu_freq)
{
    switch (cpu_freq) {
        case RTC_CPU_FREQ_XTAL:
            return ((uint32_t) rtc_clk_xtal_freq_get()) * (1000000);
        case RTC_CPU_FREQ_2M:
            return 2 * (1000000);
        case RTC_CPU_FREQ_80M:
            return 80 * (1000000);
        case RTC_CPU_FREQ_160M:
            return 160 * (1000000);
        case RTC_CPU_FREQ_240M:
            return 240 * (1000000);
        default:
            ((
# 562 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
           0 
# 562 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
           && "invalid rtc_cpu_freq_t value") ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 562, __func__, "false && \"invalid rtc_cpu_freq_t value\""));
            return 0;
    }
}


# 567 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
_Bool 
# 567 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
    rtc_clk_cpu_freq_from_mhz(int mhz, rtc_cpu_freq_t* out_val)
{
    if (mhz == 240) {
        *out_val = RTC_CPU_FREQ_240M;
    } else if (mhz == 160) {
        *out_val = RTC_CPU_FREQ_160M;
    } else if (mhz == 80) {
        *out_val = RTC_CPU_FREQ_80M;
    } else if (mhz == (int) rtc_clk_xtal_freq_get()) {
        *out_val = RTC_CPU_FREQ_XTAL;
    } else if (mhz == 2) {
        *out_val = RTC_CPU_FREQ_2M;
    } else {
        return 
# 580 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
              0
# 580 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
                   ;
    }
    return 
# 582 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
          1
# 582 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
              ;
}





static 
# 589 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
      _Bool 
# 589 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
           clk_val_is_valid(uint32_t val) {
    return (val & 0xffff) == ((val >> 16) & 0xffff) &&
            val != 0 &&
            val != 0xffffffffUL;
}

static uint32_t reg_val_to_clk_val(uint32_t val) {
    return val & 0xffff;
}

static uint32_t clk_val_to_reg_val(uint32_t val) {
    return (val & 0xffff) | ((val & 0xffff) << 16);
}

rtc_xtal_freq_t rtc_clk_xtal_freq_get()
{

    uint32_t xtal_freq_reg = ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0xb0))) >= 0x3ff00000) && (((0x3ff48000 + 0xb0))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0xb0))) >= 0x3ff00000) && (((0x3ff48000 + 0xb0))) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!(((((0x3ff48000 + 0xb0))) >= 0x3ff00000) && (((0x3ff48000 + 0xb0))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 606, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!(((((0x3ff48000 + 0xb0))) >= 0x3ff00000) && (((0x3ff48000 + 0xb0))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48000 + 0xb0)))); });
    if (!clk_val_is_valid(xtal_freq_reg)) {
        do { if ( 3 >= ESP_LOG_WARN ) do { if (ESP_LOG_WARN==ESP_LOG_ERROR ) { esp_log_write(ESP_LOG_ERROR, TAG, "\033[0;" "31" "m" "E" " (%d) %s: " "invalid RTC_XTAL_FREQ_REG value: 0x%08x" "\033[0m" "\n", esp_log_timestamp(), TAG, xtal_freq_reg); } else if (ESP_LOG_WARN==ESP_LOG_WARN ) { esp_log_write(ESP_LOG_WARN, TAG, "\033[0;" "33" "m" "W" " (%d) %s: " "invalid RTC_XTAL_FREQ_REG value: 0x%08x" "\033[0m" "\n", esp_log_timestamp(), TAG, xtal_freq_reg); } else if (ESP_LOG_WARN==ESP_LOG_DEBUG ) { esp_log_write(ESP_LOG_DEBUG, TAG, "D" " (%d) %s: " "invalid RTC_XTAL_FREQ_REG value: 0x%08x" "\033[0m" "\n", esp_log_timestamp(), TAG, xtal_freq_reg); } else if (ESP_LOG_WARN==ESP_LOG_VERBOSE ) { esp_log_write(ESP_LOG_VERBOSE, TAG, "V" " (%d) %s: " "invalid RTC_XTAL_FREQ_REG value: 0x%08x" "\033[0m" "\n", esp_log_timestamp(), TAG, xtal_freq_reg); } else { esp_log_write(ESP_LOG_INFO, TAG, "\033[0;" "32" "m" "I" " (%d) %s: " "invalid RTC_XTAL_FREQ_REG value: 0x%08x" "\033[0m" "\n", esp_log_timestamp(), TAG, xtal_freq_reg); } } while(0); } while(0);
        return RTC_XTAL_FREQ_AUTO;
    }
    return reg_val_to_clk_val(xtal_freq_reg);
}

void rtc_clk_xtal_freq_update(rtc_xtal_freq_t xtal_freq)
{
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0xb0))) >= 0x3ff00000) && (((0x3ff48000 + 0xb0))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0xb0))) >= 0x3ff00000) && (((0x3ff48000 + 0xb0))) <= 0x3ff13FFC)), 1), "(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)"); (("(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)" && (!(((((0x3ff48000 + 0xb0))) >= 0x3ff00000) && (((0x3ff48000 + 0xb0))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 616, __func__, "\"(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)\" && (!(((((0x3ff48000 + 0xb0))) >= 0x3ff00000) && (((0x3ff48000 + 0xb0))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48000 + 0xb0)))) = (uint32_t)(clk_val_to_reg_val(xtal_freq)); });
}

static rtc_xtal_freq_t rtc_clk_xtal_freq_estimate()
{

    const 
# 622 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
         _Bool 
# 622 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
              clk_8m_enabled = rtc_clk_8m_enabled();
    const 
# 623 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
         _Bool 
# 623 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
              clk_8md256_enabled = rtc_clk_8md256_enabled();
    if (!clk_8md256_enabled) {
        rtc_clk_8m_enable(
# 625 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
                         1
# 625 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
                             , 
# 625 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
                               1
# 625 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
                                   );
    }

    uint64_t cal_val = rtc_clk_cal_ratio(RTC_CAL_8MD256, 10);




    uint32_t freq_mhz = (cal_val * 8500000 / (1000000) / 256 ) >> 19;


    switch (freq_mhz) {
        case 21 ... 31:
            return RTC_XTAL_FREQ_26M;
        case 32 ... 33:
            do { if ( 3 >= ESP_LOG_WARN ) do { if (ESP_LOG_WARN==ESP_LOG_ERROR ) { esp_log_write(ESP_LOG_ERROR, TAG, "\033[0;" "31" "m" "E" " (%d) %s: " "Potentially bogus XTAL frequency: %d MHz, guessing 26 MHz" "\033[0m" "\n", esp_log_timestamp(), TAG, freq_mhz); } else if (ESP_LOG_WARN==ESP_LOG_WARN ) { esp_log_write(ESP_LOG_WARN, TAG, "\033[0;" "33" "m" "W" " (%d) %s: " "Potentially bogus XTAL frequency: %d MHz, guessing 26 MHz" "\033[0m" "\n", esp_log_timestamp(), TAG, freq_mhz); } else if (ESP_LOG_WARN==ESP_LOG_DEBUG ) { esp_log_write(ESP_LOG_DEBUG, TAG, "D" " (%d) %s: " "Potentially bogus XTAL frequency: %d MHz, guessing 26 MHz" "\033[0m" "\n", esp_log_timestamp(), TAG, freq_mhz); } else if (ESP_LOG_WARN==ESP_LOG_VERBOSE ) { esp_log_write(ESP_LOG_VERBOSE, TAG, "V" " (%d) %s: " "Potentially bogus XTAL frequency: %d MHz, guessing 26 MHz" "\033[0m" "\n", esp_log_timestamp(), TAG, freq_mhz); } else { esp_log_write(ESP_LOG_INFO, TAG, "\033[0;" "32" "m" "I" " (%d) %s: " "Potentially bogus XTAL frequency: %d MHz, guessing 26 MHz" "\033[0m" "\n", esp_log_timestamp(), TAG, freq_mhz); } } while(0); } while(0);
            return RTC_XTAL_FREQ_26M;
        case 34 ... 35:
            do { if ( 3 >= ESP_LOG_WARN ) do { if (ESP_LOG_WARN==ESP_LOG_ERROR ) { esp_log_write(ESP_LOG_ERROR, TAG, "\033[0;" "31" "m" "E" " (%d) %s: " "Potentially bogus XTAL frequency: %d MHz, guessing 40 MHz" "\033[0m" "\n", esp_log_timestamp(), TAG, freq_mhz); } else if (ESP_LOG_WARN==ESP_LOG_WARN ) { esp_log_write(ESP_LOG_WARN, TAG, "\033[0;" "33" "m" "W" " (%d) %s: " "Potentially bogus XTAL frequency: %d MHz, guessing 40 MHz" "\033[0m" "\n", esp_log_timestamp(), TAG, freq_mhz); } else if (ESP_LOG_WARN==ESP_LOG_DEBUG ) { esp_log_write(ESP_LOG_DEBUG, TAG, "D" " (%d) %s: " "Potentially bogus XTAL frequency: %d MHz, guessing 40 MHz" "\033[0m" "\n", esp_log_timestamp(), TAG, freq_mhz); } else if (ESP_LOG_WARN==ESP_LOG_VERBOSE ) { esp_log_write(ESP_LOG_VERBOSE, TAG, "V" " (%d) %s: " "Potentially bogus XTAL frequency: %d MHz, guessing 40 MHz" "\033[0m" "\n", esp_log_timestamp(), TAG, freq_mhz); } else { esp_log_write(ESP_LOG_INFO, TAG, "\033[0;" "32" "m" "I" " (%d) %s: " "Potentially bogus XTAL frequency: %d MHz, guessing 40 MHz" "\033[0m" "\n", esp_log_timestamp(), TAG, freq_mhz); } } while(0); } while(0);
            return RTC_XTAL_FREQ_40M;
        case 36 ... 45:
            return RTC_XTAL_FREQ_40M;
        default:
            do { if ( 3 >= ESP_LOG_WARN ) do { if (ESP_LOG_WARN==ESP_LOG_ERROR ) { esp_log_write(ESP_LOG_ERROR, TAG, "\033[0;" "31" "m" "E" " (%d) %s: " "Bogus XTAL frequency: %d MHz" "\033[0m" "\n", esp_log_timestamp(), TAG, freq_mhz); } else if (ESP_LOG_WARN==ESP_LOG_WARN ) { esp_log_write(ESP_LOG_WARN, TAG, "\033[0;" "33" "m" "W" " (%d) %s: " "Bogus XTAL frequency: %d MHz" "\033[0m" "\n", esp_log_timestamp(), TAG, freq_mhz); } else if (ESP_LOG_WARN==ESP_LOG_DEBUG ) { esp_log_write(ESP_LOG_DEBUG, TAG, "D" " (%d) %s: " "Bogus XTAL frequency: %d MHz" "\033[0m" "\n", esp_log_timestamp(), TAG, freq_mhz); } else if (ESP_LOG_WARN==ESP_LOG_VERBOSE ) { esp_log_write(ESP_LOG_VERBOSE, TAG, "V" " (%d) %s: " "Bogus XTAL frequency: %d MHz" "\033[0m" "\n", esp_log_timestamp(), TAG, freq_mhz); } else { esp_log_write(ESP_LOG_INFO, TAG, "\033[0;" "32" "m" "I" " (%d) %s: " "Bogus XTAL frequency: %d MHz" "\033[0m" "\n", esp_log_timestamp(), TAG, freq_mhz); } } while(0); } while(0);
            return RTC_XTAL_FREQ_AUTO;
    }

    rtc_clk_8m_enable(clk_8m_enabled, clk_8md256_enabled);
}

void rtc_clk_apb_freq_update(uint32_t apb_freq)
{
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0xb4))) >= 0x3ff00000) && (((0x3ff48000 + 0xb4))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0xb4))) >= 0x3ff00000) && (((0x3ff48000 + 0xb4))) <= 0x3ff13FFC)), 1), "(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)"); (("(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)" && (!(((((0x3ff48000 + 0xb4))) >= 0x3ff00000) && (((0x3ff48000 + 0xb4))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 657, __func__, "\"(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)\" && (!(((((0x3ff48000 + 0xb4))) >= 0x3ff00000) && (((0x3ff48000 + 0xb4))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48000 + 0xb4)))) = (uint32_t)(clk_val_to_reg_val(apb_freq >> 12)); });
}

uint32_t rtc_clk_apb_freq_get()
{
    uint32_t freq_hz = reg_val_to_clk_val(({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0xb4))) >= 0x3ff00000) && (((0x3ff48000 + 0xb4))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0xb4))) >= 0x3ff00000) && (((0x3ff48000 + 0xb4))) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!(((((0x3ff48000 + 0xb4))) >= 0x3ff00000) && (((0x3ff48000 + 0xb4))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 662, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!(((((0x3ff48000 + 0xb4))) >= 0x3ff00000) && (((0x3ff48000 + 0xb4))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48000 + 0xb4)))); })) << 12;

    freq_hz += (1000000) / 2;
    uint32_t remainder = freq_hz % (1000000);
    return freq_hz - remainder;
}


void rtc_clk_init(rtc_clk_config_t cfg)
{
    rtc_cpu_freq_t cpu_source_before = rtc_clk_cpu_freq_get();
# 683 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
    if (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)"); (("(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 683, __func__, "\"(Cannot use REG_GET_FIELD for DPORT registers use DPORT_REG_GET_FIELD)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; ((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 683, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x70))); }) >> (27)) & (0x3)); }) == 1) {
        rtc_clk_cpu_freq_set(RTC_CPU_FREQ_XTAL);
    }
# 695 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 695, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 695, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x7c)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x7c)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x7c)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 695, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x7c))) >= 0x3ff00000) && (((0x3ff48000 + 0x7c))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x7c))); }) & ~((0xFF) << (14)))|(((cfg.slow_clk_dcap) & (0xFF))<<(14)))); })); });
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 696, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 696, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x70)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 696, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x70))); }) & ~((0xFF) << (17)))|(((cfg.clk_8m_dfreq) & (0xFF))<<(17)))); })); });


    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)"); (("(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 699, __func__, "\"(Cannot use REG_SET_FIELD for DPORT registers use DPORT_REG_SET_FIELD)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC)), 1), "(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)"); (("(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 699, __func__, "\"(Cannot use REG_WRITE for DPORT registers use DPORT_REG_WRITE)\" && (!((((((0x3ff48000 + 0x70)))) >= 0x3ff00000) && ((((0x3ff48000 + 0x70)))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)(((0x3ff48000 + 0x70)))) = (((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC)), 1), "(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)"); (("(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 699, __func__, "\"(Cannot use REG_READ for DPORT registers use DPORT_REG_READ)\" && (!(((((0x3ff48000 + 0x70))) >= 0x3ff00000) && (((0x3ff48000 + 0x70))) <= 0x3ff13FFC))")); } while(0);; (*(volatile uint32_t *)((0x3ff48000 + 0x70))); }) & ~((0x7) << (12)))|(((cfg.clk_8m_div) & (0x7))<<(12)))); })); });


    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((0x6000E044)) >= 0x3ff00000) && ((0x6000E044)) <= 0x3ff13FFC)), (!((((0x6000E044)) >= 0x3ff00000) && ((0x6000E044)) <= 0x3ff13FFC)), 1), "(Cannot use SET_PERI_REG_BITS for DPORT registers use DPORT_SET_PERI_REG_BITS)"); (("(Cannot use SET_PERI_REG_BITS for DPORT registers use DPORT_SET_PERI_REG_BITS)" && (!((((0x6000E044)) >= 0x3ff00000) && ((0x6000E044)) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 702, __func__, "\"(Cannot use SET_PERI_REG_BITS for DPORT registers use DPORT_SET_PERI_REG_BITS)\" && (!((((0x6000E044)) >= 0x3ff00000) && ((0x6000E044)) <= 0x3ff13FFC))")); } while(0);; (({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x6000E044))) >= 0x3ff00000) && (((0x6000E044))) <= 0x3ff13FFC)), (!(((((0x6000E044))) >= 0x3ff00000) && (((0x6000E044))) <= 0x3ff13FFC)), 1), "(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)"); (("(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)" && (!(((((0x6000E044))) >= 0x3ff00000) && (((0x6000E044))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 702, __func__, "\"(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)\" && (!(((((0x6000E044))) >= 0x3ff00000) && (((0x6000E044))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x6000E044)))) = (uint32_t)((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((0x6000E044)) >= 0x3ff00000) && ((0x6000E044)) <= 0x3ff13FFC)), (!((((0x6000E044)) >= 0x3ff00000) && ((0x6000E044)) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!((((0x6000E044)) >= 0x3ff00000) && ((0x6000E044)) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 702, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!((((0x6000E044)) >= 0x3ff00000) && ((0x6000E044)) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)(0x6000E044))); })&(~(((0x3FF))<<((8)))))|((((0x3FF)) & (0x3FF))<<((8)))); })); });
    ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((0x6000E044)) >= 0x3ff00000) && ((0x6000E044)) <= 0x3ff13FFC)), (!((((0x6000E044)) >= 0x3ff00000) && ((0x6000E044)) <= 0x3ff13FFC)), 1), "(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)"); (("(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)" && (!((((0x6000E044)) >= 0x3ff00000) && ((0x6000E044)) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 703, __func__, "\"(Cannot use CLEAR_PERI_REG_MASK for DPORT registers use DPORT_CLEAR_PERI_REG_MASK)\" && (!((((0x6000E044)) >= 0x3ff00000) && ((0x6000E044)) <= 0x3ff13FFC))")); } while(0);; ({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x6000E044))) >= 0x3ff00000) && (((0x6000E044))) <= 0x3ff13FFC)), (!(((((0x6000E044))) >= 0x3ff00000) && (((0x6000E044))) <= 0x3ff13FFC)), 1), "(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)"); (("(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)" && (!(((((0x6000E044))) >= 0x3ff00000) && (((0x6000E044))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 703, __func__, "\"(Cannot use WRITE_PERI_REG for DPORT registers use DPORT_WRITE_PERI_REG)\" && (!(((((0x6000E044))) >= 0x3ff00000) && (((0x6000E044))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x6000E044)))) = (uint32_t)((({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!((((0x6000E044)) >= 0x3ff00000) && ((0x6000E044)) <= 0x3ff13FFC)), (!((((0x6000E044)) >= 0x3ff00000) && ((0x6000E044)) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!((((0x6000E044)) >= 0x3ff00000) && ((0x6000E044)) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 703, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!((((0x6000E044)) >= 0x3ff00000) && ((0x6000E044)) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)(0x6000E044))); })&(~(((1UL << (14))) | ((1UL << (17))))))); }); });


    rtc_xtal_freq_t xtal_freq = cfg.xtal_freq;
    if (xtal_freq == RTC_XTAL_FREQ_AUTO) {
        if (clk_val_is_valid(({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0xb0))) >= 0x3ff00000) && (((0x3ff48000 + 0xb0))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0xb0))) >= 0x3ff00000) && (((0x3ff48000 + 0xb0))) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!(((((0x3ff48000 + 0xb0))) >= 0x3ff00000) && (((0x3ff48000 + 0xb0))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 708, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!(((((0x3ff48000 + 0xb0))) >= 0x3ff00000) && (((0x3ff48000 + 0xb0))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48000 + 0xb0)))); }))) {

            xtal_freq = rtc_clk_xtal_freq_get();
        } else {

            xtal_freq = rtc_clk_xtal_freq_estimate();
            if (xtal_freq == RTC_XTAL_FREQ_AUTO) {
                do { if ( 3 >= ESP_LOG_WARN ) do { if (ESP_LOG_WARN==ESP_LOG_ERROR ) { esp_log_write(ESP_LOG_ERROR, TAG, "\033[0;" "31" "m" "E" " (%d) %s: " "Can't estimate XTAL frequency, assuming 26MHz" "\033[0m" "\n", esp_log_timestamp(), TAG); } else if (ESP_LOG_WARN==ESP_LOG_WARN ) { esp_log_write(ESP_LOG_WARN, TAG, "\033[0;" "33" "m" "W" " (%d) %s: " "Can't estimate XTAL frequency, assuming 26MHz" "\033[0m" "\n", esp_log_timestamp(), TAG); } else if (ESP_LOG_WARN==ESP_LOG_DEBUG ) { esp_log_write(ESP_LOG_DEBUG, TAG, "D" " (%d) %s: " "Can't estimate XTAL frequency, assuming 26MHz" "\033[0m" "\n", esp_log_timestamp(), TAG); } else if (ESP_LOG_WARN==ESP_LOG_VERBOSE ) { esp_log_write(ESP_LOG_VERBOSE, TAG, "V" " (%d) %s: " "Can't estimate XTAL frequency, assuming 26MHz" "\033[0m" "\n", esp_log_timestamp(), TAG); } else { esp_log_write(ESP_LOG_INFO, TAG, "\033[0;" "32" "m" "I" " (%d) %s: " "Can't estimate XTAL frequency, assuming 26MHz" "\033[0m" "\n", esp_log_timestamp(), TAG); } } while(0); } while(0);
                xtal_freq = RTC_XTAL_FREQ_26M;
            }
        }
    } else if (!clk_val_is_valid(({ do { _Static_assert(__builtin_choose_expr(__builtin_constant_p(!(((((0x3ff48000 + 0xb0))) >= 0x3ff00000) && (((0x3ff48000 + 0xb0))) <= 0x3ff13FFC)), (!(((((0x3ff48000 + 0xb0))) >= 0x3ff00000) && (((0x3ff48000 + 0xb0))) <= 0x3ff13FFC)), 1), "(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)"); (("(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)" && (!(((((0x3ff48000 + 0xb0))) >= 0x3ff00000) && (((0x3ff48000 + 0xb0))) <= 0x3ff13FFC))) ? (void)0 : __assert_func ("D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c", 719, __func__, "\"(Cannot use READ_PERI_REG for DPORT registers use DPORT_READ_PERI_REG)\" && (!(((((0x3ff48000 + 0xb0))) >= 0x3ff00000) && (((0x3ff48000 + 0xb0))) <= 0x3ff13FFC))")); } while(0);; (*((volatile uint32_t *)((0x3ff48000 + 0xb0)))); }))) {




        rtc_xtal_freq_t est_xtal_freq = rtc_clk_xtal_freq_estimate();
        if (est_xtal_freq != xtal_freq) {
            do { if ( 3 >= ESP_LOG_WARN ) do { if (ESP_LOG_WARN==ESP_LOG_ERROR ) { esp_log_write(ESP_LOG_ERROR, TAG, "\033[0;" "31" "m" "E" " (%d) %s: " "Possibly invalid CONFIG_ESP32_XTAL_FREQ setting (%dMHz). Detected %d MHz." "\033[0m" "\n", esp_log_timestamp(), TAG, xtal_freq, est_xtal_freq); } else if (ESP_LOG_WARN==ESP_LOG_WARN ) { esp_log_write(ESP_LOG_WARN, TAG, "\033[0;" "33" "m" "W" " (%d) %s: " "Possibly invalid CONFIG_ESP32_XTAL_FREQ setting (%dMHz). Detected %d MHz." "\033[0m" "\n", esp_log_timestamp(), TAG, xtal_freq, est_xtal_freq); } else if (ESP_LOG_WARN==ESP_LOG_DEBUG ) { esp_log_write(ESP_LOG_DEBUG, TAG, "D" " (%d) %s: " "Possibly invalid CONFIG_ESP32_XTAL_FREQ setting (%dMHz). Detected %d MHz." "\033[0m" "\n", esp_log_timestamp(), TAG, xtal_freq, est_xtal_freq); } else if (ESP_LOG_WARN==ESP_LOG_VERBOSE ) { esp_log_write(ESP_LOG_VERBOSE, TAG, "V" " (%d) %s: " "Possibly invalid CONFIG_ESP32_XTAL_FREQ setting (%dMHz). Detected %d MHz." "\033[0m" "\n", esp_log_timestamp(), TAG, xtal_freq, est_xtal_freq); } else { esp_log_write(ESP_LOG_INFO, TAG, "\033[0;" "32" "m" "I" " (%d) %s: " "Possibly invalid CONFIG_ESP32_XTAL_FREQ setting (%dMHz). Detected %d MHz." "\033[0m" "\n", esp_log_timestamp(), TAG, xtal_freq, est_xtal_freq); } } while(0); } while(0)
                                             ;
        }
    }
    uart_tx_wait_idle(0);
    rtc_clk_xtal_freq_update(xtal_freq);
    rtc_clk_apb_freq_update(xtal_freq * (1000000));

    rtc_clk_cpu_freq_set(cfg.cpu_freq);


    uint32_t freq_before = rtc_clk_cpu_freq_value(cpu_source_before) / (1000000);
    uint32_t freq_after = rtc_clk_cpu_freq_value(cfg.cpu_freq) / (1000000);
    do { int __ccount = (int)(({ int __ccount; __asm__ __volatile__("rsr.ccount %0" : "=a"(__ccount)); __ccount; }) * freq_after / freq_before); __asm__ __volatile__("wsr.ccount %0" :: "a"(__ccount):"memory"); } while(0);


    if (cfg.slow_freq == RTC_SLOW_FREQ_32K_XTAL) {
        rtc_clk_32k_enable(
# 743 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
                          1
# 743 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
                              );
    }
    if (cfg.fast_freq == RTC_FAST_FREQ_8M) {
        
# 746 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
       _Bool 
# 746 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
            need_8md256 = cfg.slow_freq == RTC_SLOW_FREQ_8MD256;
        rtc_clk_8m_enable(
# 747 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c" 3 4
                         1
# 747 "D:/ESP32/esp-idf-v3.1-rc1/components/soc/esp32/rtc_clk.c"
                             , need_8md256);
    }
    rtc_clk_fast_freq_set(cfg.fast_freq);
    rtc_clk_slow_freq_set(cfg.slow_freq);
}




rtc_xtal_freq_t rtc_get_xtal() __attribute__((alias("rtc_clk_xtal_freq_get")));
