<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Intel® Stratix® 10 DX FPGA</title>

    <link rel="stylesheet" href="/css/dk_Intel_stratix_10_DX_FPGA_overview.css">
    <!-- nav header -->
    <link rel="stylesheet" href="/css/dk_nav_header.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header> 
<!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="/y_index/Intel_Products.html">Intel® Products</a></li>
                    <li><a href="/Product/B8_FPGA_CPLD.html">Altera® FPGA, SoC FPGA and CPLD</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series.html">Intel® Stratix® Series FPGA and SoC FPGA</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_overview.html">Intel® Stratix® 10 FPGA and SoC FPGA
                    </a></li>
                    <li><p class="mb-0">Intel® Stratix® 10 DX FPGA</p></li>
                </ol>
            </div>
        </nav>
    </section>
<!-- --------------------------------------------------------------------- -->
    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12">
                        <h1>Intel® Stratix® 10 DX FPGA</h1>
                        <div class="mv_intel_data_respomsive_image">
                            <img class="mb-3" src="/img/darshit_image/stratix-10-framed-badge_1920-1080.webp" alt="">
                        </div>
                        <p>Intel® Stratix® 10 DX FPGA and SoC FPGA devices enable next generation high bandwidth applications ranging from cache-coherent accelerators, custom servers for Cloud Service Providers (CSPs), and higher performance SmartNICs. They are the first FPGA devices to support Intel® Ultra Path Interconnect (Intel® UPI) for direct coherent connection to future select Intel® Xeon® Scalable processors. They also include PCIe* 4.0 x16 interface for connection to 3rd Gen Intel® Xeon® Scalable Platform and support for select Intel® Optane™ DC persistent memory products.</p>
                        <p>See also:&nbsp;<a class="b_special_a" href="">FPGA&nbsp;Design Software</a>,&nbsp;<a class="b_special_a" href="">Design Store</a>,&nbsp;<a href="">Downloads</a>,&nbsp;<a href="">Community</a>, and&nbsp;<a class="b_special_a" href="">Support</a></p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/darshit_image/stratix-10-framed-badge_1920-1080.webp" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Overview</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/darshit/dk_product/Intel_stratix_10_DX_FPGA_product.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Products</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_features.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Documentation</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-----------------------------Features and Benefits -------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_learn_more_padd">
            <div class="container">
                <div style="text-align: center;" class="mv_intel_satrix_10">
                    <h2 style="font-weight: 350; margin-bottom: 1.5rem;">Features and Benefits</h2>
                    <div style="text-align: center; margin-bottom: 1.5rem;">
                        <a class="dk_lmore" href="">View all features</a>
                    </div>
                </div>
                <div class="row">
                    <div class="col-xl-3 col-sm-6">
                        <h4 style="font-weight: 300;"><a class="b_special_a2" href="">Up to 2x More PCIe* Bandwidth Enabled Through PCIe 4.0 <sup>1</sup></a></h4>
                        <p>Coherent connection to future select Intel® Xeon® Scalable processors and faster connectivity through PCIe hard and soft intellectual property (IP) blocks in supports up to 4.0 x16 at 16GT/s per lane with port bifurcation: 2x8 endpoint or 4x4 rootport modes.</p>
                    </div>
                    <div class="col-xl-3 col-sm-6">
                        <h4 style="font-weight: 300;"><a class="b_special_a2" href="">Up to 37% Lower Latency on Coherent Connection Through UPI <sup>23</sup></a></h4>
                        <p>Intel® Ultra Path Interconnect (Intel® UPI) hard IP with up to 20 lanes at 11.2GT/s for direct cache coherent connection to future select Intel® Xeon® Scalable processors.</p>
                    </div>
                    <div class="col-xl-3 col-sm-6">
                        <h4 style="font-weight: 300;"><a class="b_special_a2" href="">Support for HBM2, SoC, and Select Intel® Optane™ Persistent Memory</a></h4>
                        <p>Intel® Stratix® 10 DX device variants come with up to 8GB of integrated High Bandwidth Memory 2 (HBM2) DRAM at 512GBps bandwidth or a 64 bit quad-core Arm* Cortex-A53 Hard Processor Subsystem and support for select Intel® Optane™ DC persistent memory.</p>
                    </div>
                    <div class="col-xl-3 col-sm-6">
                        <h4 style="font-weight: 300;"><a class="b_special_a2" href="">Enabling the Future of Networking</a></h4>
                        <p>Intel® Stratix® 10 DX devices deliver dual-mode modulation, 57.8 Gbps PAM4, and 28.9 Gbps NRZ enabling early adoption of next generation data infrastructure and backward-compatibility with existing infrastructure in network functions virtualization, cloud computing, and 5G wireless industries.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <section>
        <div style="background-color: #41728a; color: #fff; padding: 3rem 0rem; text-align: center;">
            <div class="container">
                <h2 style="font-weight: 300;">Watch the Introduction Video to Intel Stratix 10 DX FPGA</h2>
                <p>Introducing Intel® Stratix® 10 DX FPGA for your high bandwidth and evolving data center requirements. It is the first FPGA to support Intel® Ultra Path Interconnect (UPI), PCIe 4.0 x16 and select Intel® Optane™ DC persistent memory DIMMs. Watch this video to learn more!</p>
                <a class="dk_watch_video" href="">Watch the video</a>
            </div>
        </div>
    </section>

    <!-- ----------------------------   Applications  ----------------------------->
    <section>
        <div style="padding: 2.5rem 0rem;">
            <div class="container">
                <h2 style="font-weight: 300; text-align: center; margin-bottom: 1.5rem;">Applications</h2>
                <div class="row" style="justify-content: center; row-gap: 1rem;">
                    <div class="col-md-4 col-sm-6">
                        <h4 style="font-weight: 300;">SmartNIC Acceleration</h4>
                        <ul> 
                            <li>Virtual switch</li> 
                            <li>Encryption</li> 
                            <li>Compression</li> 
                        </ul>
                    </div>
                    <div class="col-md-4 col-sm-6">
                        <h4 style="font-weight: 300;">Memory Expansion</h4>
                        <ul> 
                            <li class="">In-Memory database</li> 
                            <li class="">Cloud orchestration</li> 
                            <li class="">Search</li> 
                            <li class="">Analytics</li> 
                        </ul>
                    </div>
                    <div class="col-md-4 col-sm-6">
                        <h4 style="font-weight: 300;">Data Center Disaggregation</h4>
                        <ul> 
                            <li>DL CNN inference</li> 
                            <li class="">Machine learning</li> 
                            <li class="">Real-time transcoding</li> 
                            <li class="">Algorithm migration</li> 
                        </ul>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <section>
        <div style="padding: 2.5rem 0 1rem;">
            <div class="container">
                <h3 style="font-weight: 300; margin-bottom: 1rem;">Related Links</h3>
                <div class="row" style="row-gap: 10px;">
                    <div class="col-xl-4 col-sm-6">
                        <div class="dk_related_links">
                            <a href="">Intel® Stratix® 10 DX device overview</a>
                        </div>
                    </div>
                    <div class="col-xl-4 col-sm-6">
                        <div class="dk_related_links">
                            <a href="">Intel® Stratix® 10 DX FPGA product brief</a>
                        </div>
                    </div>
                    <div class="col-xl-4 col-sm-6">
                        <div class="dk_related_links">
                            <a href="">Intel® Stratix® 10 DX FPGA development kit</a>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- --------------------------------------------------------------------------- -->

    <!-- --------------------------   White Papers   ---------------------------------->
     <section>
        <div style="padding: 2.5rem 0 2rem;">
            <div class="container">
                <h3 style="font-weight: 300;">White Papers</h3>
                <div class="row" style="row-gap: 10px;">
                    <div class="col-xl-4 col-sm-6">
                        <div class="dk_related_links">
                            <a href="">Intel® Stratix® 10 DX FPGA accelerate Intel® Xeon® Scalable Processors in servers or high-performance embedded systems
                                <p class="mb-0">&nbsp;</p>
                            </a>
                        </div>
                    </div>
                    <div class="col-xl-4 col-sm-6">
                        <div class="dk_related_links">
                            <a href="">Expand server memory capacity and improve server performance with Intel® Stratix® 10 FPGA and Intel® Optane™ DC Persistent Memory</a>
                        </div>
                    </div>
                </div>
            </div>
        </div>
     </section>
    <!------------------------- Additional Resources --------------------------->
     <section>
        <div class="mv_add_padd">
            <div class="container">
                <div class="mv_add_main">
                    <h1 style="font-weight: 350;">Additional Resources</h2>
                    <p>Explore more content related to Altera® FPGA devices such as development boards, intellectual property, support and more.</p>
                    <div class="row">
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/support-resources-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">Support Resources</a></h4>
                                    <p>Resource center for training, documentation, downloads, tools and support options.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/development-kits-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Development Boards</a></h4>
                                    <p>Get started with our FPGA and accelerate your time-to-market with Altera-validated hardware and designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/intellectual-property-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Intellectual Property</a></h4>
                                    <p>Shorten your design cycle with a broad portfolio of Altera-validated IP cores and reference designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/design-tools-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/Product/B10_intel_Quarts.html">FPGA Design Software</a></h4>
                                    <p>Explore Quartus Prime Software and our suite of productivity-enhancing tools to help you rapidly complete your hardware and software designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/contact-sales-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_product/agilex_5_FPGAs_and_SoC_FPGAs_contact_us.html">Contact Sales</a></h4>
                                    <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/where-to-buy-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Where to Buy</a></h4>
                                    <p>Contact an Altera® Authorized Distributor today.</p>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <section class="container py-5">
        <h4 class="h6">Product and Performance Information</h4>
        <div class="disclaimer" style="font-size: 12px;"><sup>1</sup> Comparison based on PCIe* Gen. 3 vs. PCIe* Gen. 4 theoretical peak performance, based on PCI-SIG specifications</a>.</div>
        <div class="disclaimer" style="font-size: 12px;"><sup>2</sup> Comparison based on Stratix® V vs. Intel® Stratix® 10 using Intel® Quartus® Prime Pro 16.1 Early Beta. Stratix® V Designs were optimized using 3 step optimization process of Hyper-Retiming, Hyper-Pipelining, and Hyper-Optimization in order to utilize Intel® Stratix® 10 architecture enhancements of distributed registers in core fabric. Designs were analyzed using Intel® Quartus® Prime Pro Fast Forward Compile performance exploration tool. For more details, refer to Intel®&nbsp;Hyperflex™ FPGA Architecture Overview White Paper: <a class="b_special_a1" href="">https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wp-01220-hyperflex-architecture-fpga-socs.pdf</a>. Actual performance users will achieve varies based on level of design optimization applied. Tests measure performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit <a class="b_special_a1" href="">www.intel.com/benchmarks</a>.</div>
        </div>
        <div class="disclaimer" style="font-size: 12px;"><sup>3</sup>Intel® Stratix® 10 DX FPGA, UPI vs. PCIe*, estimated roundtrip latency, based on internal Intel estimates</a>.</div>
    </section>

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

</html>