// Seed: 3730074645
module module_0 (
    input wire id_0,
    input wor id_1,
    output wire id_2,
    output tri id_3,
    input supply1 id_4,
    input wand id_5,
    input tri0 id_6
);
  wire id_8;
  ;
  assign module_1.id_1 = 0;
  assign module_0 = id_0;
  generate
    assign id_2 = {1, id_8, ~id_4} == id_5;
  endgenerate
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input uwire id_4,
    input tri id_5,
    input wand id_6,
    inout supply1 id_7,
    input uwire id_8,
    input uwire id_9,
    input wand id_10,
    output tri1 id_11,
    output tri1 id_12,
    input wor id_13,
    input wor id_14,
    input uwire id_15,
    output tri0 id_16,
    output supply0 id_17,
    input wand id_18,
    input wand id_19
);
  logic id_21;
  ;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_7,
      id_16,
      id_19,
      id_18,
      id_14
  );
endmodule
