// Seed: 3092387296
module module_0 (
    input supply1 id_0,
    output tri1 id_1
);
  logic [1 : ""] id_3;
  assign module_2.id_3 = 0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input  wand id_0,
    input  wand id_1,
    output wire id_2,
    input  tri0 id_3,
    input  tri0 id_4,
    input  wor  id_5
);
  wire [1  ==  -1 'h0 : $realtime] id_7;
  and primCall (id_2, id_4, id_0, id_3, id_7);
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd27,
    parameter id_3 = 32'd79,
    parameter id_4 = 32'd7
) (
    input supply1 id_0,
    input wand _id_1,
    input tri0 id_2,
    input wand _id_3,
    input supply1 _id_4,
    output tri id_5
);
  assign id_5 = id_4;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  logic [-1 : id_3] id_7;
  wire [id_1  !=  id_4 : -1] id_8;
  generate
    assign id_7 = id_7 == id_4;
  endgenerate
endmodule
