set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {simple_ipod_solution.vo simple_ipod_solution_v.sdo}}
	{{"Fast Model"} {simple_ipod_solution_fast.vo simple_ipod_solution_v_fast.sdo}}
}
