// Seed: 3614863170
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input uwire id_2,
    output supply0 id_3,
    output wire id_4,
    input tri0 id_5,
    input wand id_6
);
  assign id_4 = id_5;
  uwire id_8;
  wire  id_9;
  wire  id_10;
  tri0  id_11;
  wire  id_12;
  module_0(
      id_10,
      id_10,
      id_8,
      id_8,
      id_12,
      id_11,
      id_11,
      id_9,
      id_11,
      id_8,
      id_9,
      id_10,
      id_12,
      id_11,
      id_10,
      id_8,
      id_11
  );
  assign id_8  = 1;
  assign id_11 = 1'd0 + 1'b0 - id_2;
endmodule
