Timing Analyzer report for ex14
Tue Aug 01 21:12:32 2006
Version 6.0 Build 178 04/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'altpll0:inst4|altpll:altpll_component|_clk0'
  6. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  7. Clock Hold: 'altpll0:inst4|altpll:altpll_component|_clk0'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------+----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+
; Type                                                       ; Slack    ; Required Time                    ; Actual Time                      ; From                                                                                                                                            ; To                                                                                                                                                            ; From Clock                                  ; To Clock                                    ; Failed Paths ;
+------------------------------------------------------------+----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+
; Worst-case tsu                                             ; N/A      ; None                             ; 12.482 ns                        ; SWITCH1                                                                                                                                         ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[7]                                                                                            ; --                                          ; clk50MHz                                    ; 0            ;
; Worst-case tco                                             ; N/A      ; None                             ; 13.273 ns                        ; T8052:inst|RAM_Addr_r[9]                                                                                                                        ; DIG_4                                                                                                                                                         ; clk50MHz                                    ; --                                          ; 0            ;
; Worst-case tpd                                             ; N/A      ; None                             ; 1.879 ns                         ; altera_internal_jtag~TDO                                                                                                                        ; altera_reserved_tdo                                                                                                                                           ; --                                          ; --                                          ; 0            ;
; Worst-case th                                              ; N/A      ; None                             ; 3.065 ns                         ; altera_internal_jtag~TMSUTAP                                                                                                                    ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]                                                                                     ; --                                          ; altera_internal_jtag~TCKUTAP                ; 0            ;
; Clock Setup: 'altpll0:inst4|altpll:altpll_component|_clk0' ; 5.216 ns ; 30.00 MHz ( period = 33.333 ns ) ; 35.57 MHz ( period = 28.117 ns ) ; T8052:inst|T51:core51|Inst[4]                                                                                                                   ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                ; N/A      ; None                             ; 54.96 MHz ( period = 18.196 ns ) ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                  ; altera_internal_jtag~TCKUTAP                ; altera_internal_jtag~TCKUTAP                ; 0            ;
; Clock Hold: 'altpll0:inst4|altpll:altpll_component|_clk0'  ; 0.727 ns ; 30.00 MHz ( period = 33.333 ns ) ; N/A                              ; T8052:inst|T51:core51|PC[10]                                                                                                                    ; T8052:inst|T51:core51|PC[10]                                                                                                                                  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                               ;          ;                                  ;                                  ;                                                                                                                                                 ;                                                                                                                                                               ;                                             ;                                             ; 0            ;
+------------------------------------------------------------+----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1C12F256C7       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                             ;
+---------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+----------+--------------+
; Clock Node Name                             ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset   ; Phase offset ;
+---------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+----------+--------------+
; altpll0:inst4|altpll:altpll_component|_clk0 ;                    ; PLL output ; 30.0 MHz         ; 0.000 ns      ; 0.000 ns     ; clk50MHz ; 3                     ; 5                   ; 1.253 ns ;              ;
; clk50MHz                                    ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A      ;              ;
; altera_internal_jtag~TCKUTAP                ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A      ;              ;
+---------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst4|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                           ; To                                                                                                                                                            ; From Clock                                  ; To Clock                                    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 5.216 ns                                ; 35.57 MHz ( period = 28.117 ns )                    ; T8052:inst|T51:core51|Inst[4]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.832 ns               ;
; 5.216 ns                                ; 35.57 MHz ( period = 28.117 ns )                    ; T8052:inst|T51:core51|Inst[4]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.832 ns               ;
; 5.216 ns                                ; 35.57 MHz ( period = 28.117 ns )                    ; T8052:inst|T51:core51|Inst[4]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.832 ns               ;
; 5.216 ns                                ; 35.57 MHz ( period = 28.117 ns )                    ; T8052:inst|T51:core51|Inst[4]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.832 ns               ;
; 5.216 ns                                ; 35.57 MHz ( period = 28.117 ns )                    ; T8052:inst|T51:core51|Inst[4]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.832 ns               ;
; 5.216 ns                                ; 35.57 MHz ( period = 28.117 ns )                    ; T8052:inst|T51:core51|Inst[4]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.832 ns               ;
; 5.216 ns                                ; 35.57 MHz ( period = 28.117 ns )                    ; T8052:inst|T51:core51|Inst[4]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.832 ns               ;
; 5.216 ns                                ; 35.57 MHz ( period = 28.117 ns )                    ; T8052:inst|T51:core51|Inst[4]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.832 ns               ;
; 5.216 ns                                ; 35.57 MHz ( period = 28.117 ns )                    ; T8052:inst|T51:core51|Inst[4]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.832 ns               ;
; 5.216 ns                                ; 35.57 MHz ( period = 28.117 ns )                    ; T8052:inst|T51:core51|Inst[4]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.832 ns               ;
; 5.216 ns                                ; 35.57 MHz ( period = 28.117 ns )                    ; T8052:inst|T51:core51|Inst[4]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg1  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.832 ns               ;
; 5.216 ns                                ; 35.57 MHz ( period = 28.117 ns )                    ; T8052:inst|T51:core51|Inst[4]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg0  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.832 ns               ;
; 5.216 ns                                ; 35.57 MHz ( period = 28.117 ns )                    ; T8052:inst|T51:core51|Inst[4]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_datain_reg0   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.832 ns               ;
; 5.216 ns                                ; 35.57 MHz ( period = 28.117 ns )                    ; T8052:inst|T51:core51|Inst[4]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_we_reg        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.832 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg11 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg10 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg9  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg8  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg7  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg6  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg5  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg4  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg3  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg2  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg1  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg0  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg11 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg10 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg9  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg8  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg7  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg6  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg5  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg4  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg3  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg2  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg1  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg0  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg11 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg10 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg9  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg8  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg7  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg6  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg5  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg4  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg3  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg2  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg1  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg0  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg11 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg10 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg9  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg8  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg7  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg6  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg5  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg4  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg3  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg2  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg1  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg0  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg11 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg10 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg9  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg8  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg7  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg6  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg5  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg4  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg3  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg2  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg1  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg0  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg11 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg10 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg9  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg8  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg7  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg6  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg5  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg4  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg3  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg2  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg1  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg0  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg11 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg10 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg9  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg8  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg7  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg6  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg5  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg4  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg3  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg2  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg1  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg0  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg11 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg10 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg9  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg8  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg7  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg6  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg5  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg4  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg3  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg2  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg1  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg0  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg11 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg10 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg9  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg8  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg7  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg6  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg5  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg4  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg3  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg2  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg1  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg0  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg11 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg10 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg9  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg8  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg7  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg6  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg5  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg4  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg3  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg2  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg1  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg0  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg11 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg1  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg10 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg1  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg9  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg1  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg8  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg1  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg7  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg1  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg6  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg1  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg5  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg1  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg4  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg1  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg3  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg1  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg2  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg1  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg1  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg1  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg0  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg1  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg11 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg0  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg10 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg0  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg9  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg0  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg8  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg0  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg7  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg0  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg6  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg0  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg5  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg0  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg4  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg0  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg3  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg0  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg2  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg0  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg1  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg0  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg0  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg0  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg11 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_datain_reg0   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg10 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_datain_reg0   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg9  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_datain_reg0   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg8  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_datain_reg0   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg7  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_datain_reg0   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg6  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_datain_reg0   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg5  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_datain_reg0   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg4  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_datain_reg0   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg3  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_datain_reg0   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg2  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_datain_reg0   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg1  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_datain_reg0   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg0  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_datain_reg0   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg11 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_we_reg        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg10 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_we_reg        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg9  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_we_reg        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg8  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_we_reg        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg7  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_we_reg        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg6  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_we_reg        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg5  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_we_reg        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg4  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_we_reg        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg3  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_we_reg        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg2  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_we_reg        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg1  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_we_reg        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.254 ns                                ; 35.61 MHz ( period = 28.079 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a14~porta_address_reg0  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_we_reg        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.639 ns                 ; 27.385 ns               ;
; 5.415 ns                                ; 35.82 MHz ( period = 27.918 ns )                    ; T8052:inst|T51:core51|Inst[7]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.633 ns               ;
; 5.415 ns                                ; 35.82 MHz ( period = 27.918 ns )                    ; T8052:inst|T51:core51|Inst[7]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg10 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.633 ns               ;
; 5.415 ns                                ; 35.82 MHz ( period = 27.918 ns )                    ; T8052:inst|T51:core51|Inst[7]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg9  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.633 ns               ;
; 5.415 ns                                ; 35.82 MHz ( period = 27.918 ns )                    ; T8052:inst|T51:core51|Inst[7]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg8  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.633 ns               ;
; 5.415 ns                                ; 35.82 MHz ( period = 27.918 ns )                    ; T8052:inst|T51:core51|Inst[7]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg7  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.633 ns               ;
; 5.415 ns                                ; 35.82 MHz ( period = 27.918 ns )                    ; T8052:inst|T51:core51|Inst[7]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg6  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.633 ns               ;
; 5.415 ns                                ; 35.82 MHz ( period = 27.918 ns )                    ; T8052:inst|T51:core51|Inst[7]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg5  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.633 ns               ;
; 5.415 ns                                ; 35.82 MHz ( period = 27.918 ns )                    ; T8052:inst|T51:core51|Inst[7]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg4  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.633 ns               ;
; 5.415 ns                                ; 35.82 MHz ( period = 27.918 ns )                    ; T8052:inst|T51:core51|Inst[7]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg3  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.633 ns               ;
; 5.415 ns                                ; 35.82 MHz ( period = 27.918 ns )                    ; T8052:inst|T51:core51|Inst[7]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg2  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.633 ns               ;
; 5.415 ns                                ; 35.82 MHz ( period = 27.918 ns )                    ; T8052:inst|T51:core51|Inst[7]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg1  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.633 ns               ;
; 5.415 ns                                ; 35.82 MHz ( period = 27.918 ns )                    ; T8052:inst|T51:core51|Inst[7]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg0  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.633 ns               ;
; 5.415 ns                                ; 35.82 MHz ( period = 27.918 ns )                    ; T8052:inst|T51:core51|Inst[7]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_datain_reg0   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.633 ns               ;
; 5.415 ns                                ; 35.82 MHz ( period = 27.918 ns )                    ; T8052:inst|T51:core51|Inst[7]                                                                                                                                  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_we_reg        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 33.048 ns                 ; 27.633 ns               ;
; 5.459 ns                                ; 35.88 MHz ( period = 27.874 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a13~porta_address_reg11 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.608 ns                 ; 27.149 ns               ;
; 5.459 ns                                ; 35.88 MHz ( period = 27.874 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a13~porta_address_reg10 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.608 ns                 ; 27.149 ns               ;
; 5.459 ns                                ; 35.88 MHz ( period = 27.874 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a13~porta_address_reg9  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.608 ns                 ; 27.149 ns               ;
; 5.459 ns                                ; 35.88 MHz ( period = 27.874 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a13~porta_address_reg8  ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 33.333 ns                   ; 32.608 ns                 ; 27.149 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                ;                                                                                                                                                               ;                                             ;                                             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                      ; To                                                                                                                                                                                                    ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 54.96 MHz ( period = 18.196 ns )                    ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.921 ns                ;
; N/A                                     ; 61.69 MHz ( period = 16.210 ns )                    ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.874 ns                ;
; N/A                                     ; 62.84 MHz ( period = 15.914 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[2]                                                                                                                                        ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.759 ns                ;
; N/A                                     ; 65.09 MHz ( period = 15.364 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[1]                                                                                                                                        ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.484 ns                ;
; N/A                                     ; 70.87 MHz ( period = 14.110 ns )                    ; sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                           ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.824 ns                ;
; N/A                                     ; 72.34 MHz ( period = 13.824 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.735 ns                ;
; N/A                                     ; 75.91 MHz ( period = 13.174 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]                                                                                                                                        ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.356 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[0]                                                                                                                                        ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.302 ns                ;
; N/A                                     ; 77.53 MHz ( period = 12.898 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2]                                                                                                                                        ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 79.74 MHz ( period = 12.540 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:3:IRF|Q[3]                                                                                                                                        ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.072 ns                ;
; N/A                                     ; 80.05 MHz ( period = 12.492 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                            ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.015 ns                ;
; N/A                                     ; 81.02 MHz ( period = 12.342 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]                                                                                                                                        ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.940 ns                ;
; N/A                                     ; 83.88 MHz ( period = 11.922 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:3:IRF|Q[5]                                                                                                                                        ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.763 ns                ;
; N/A                                     ; 91.14 MHz ( period = 10.972 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                 ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.255 ns                ;
; N/A                                     ; 93.91 MHz ( period = 10.648 ns )                    ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.093 ns                ;
; N/A                                     ; 94.61 MHz ( period = 10.570 ns )                    ; sld_hub:sld_hub_inst|HUB_BYPASS_REG                                                                                                                                                       ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.054 ns                ;
; N/A                                     ; 94.75 MHz ( period = 10.554 ns )                    ; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]                                                                                                                                   ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.046 ns                ;
; N/A                                     ; 95.40 MHz ( period = 10.482 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]  ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; 96.47 MHz ( period = 10.366 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                               ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.985 ns                ;
; N/A                                     ; 99.62 MHz ( period = 10.038 ns )                    ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.852 ns                ;
; N/A                                     ; 99.63 MHz ( period = 10.037 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1|ram_block3a3~portb_we_reg                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.674 ns                ;
; N/A                                     ; 99.98 MHz ( period = 10.002 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1|ram_block3a1~portb_we_reg                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.639 ns                ;
; N/A                                     ; 102.90 MHz ( period = 9.718 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                             ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.628 ns                ;
; N/A                                     ; 103.63 MHz ( period = 9.650 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1|ram_block3a7~portb_we_reg                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.287 ns                ;
; N/A                                     ; 106.38 MHz ( period = 9.400 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:3:IRF|Q[4]                                                                                                                                        ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.502 ns                ;
; N/A                                     ; 108.01 MHz ( period = 9.258 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1|ram_block3a2~portb_we_reg                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.895 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a7~portb_address_reg0                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a7~portb_address_reg1                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a7~portb_address_reg2                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a7~portb_address_reg3                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a7~portb_address_reg4                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a7~portb_address_reg5                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a7~portb_address_reg6                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a7~portb_address_reg7                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a7~portb_address_reg8                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a7~portb_address_reg9                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a7~portb_address_reg10                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a7~portb_address_reg11                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a15~portb_address_reg0                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a15~portb_address_reg1                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a15~portb_address_reg2                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a15~portb_address_reg3                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a15~portb_address_reg4                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a15~portb_address_reg5                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a15~portb_address_reg6                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a15~portb_address_reg7                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a15~portb_address_reg8                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a15~portb_address_reg9                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a15~portb_address_reg10                            ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.36 MHz ( period = 9.061 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a15~portb_address_reg11                            ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 110.68 MHz ( period = 9.035 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.804 ns                ;
; N/A                                     ; 110.68 MHz ( period = 9.035 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.804 ns                ;
; N/A                                     ; 110.68 MHz ( period = 9.035 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.804 ns                ;
; N/A                                     ; 110.68 MHz ( period = 9.035 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.804 ns                ;
; N/A                                     ; 110.68 MHz ( period = 9.035 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.804 ns                ;
; N/A                                     ; 110.68 MHz ( period = 9.035 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.804 ns                ;
; N/A                                     ; 110.68 MHz ( period = 9.035 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.804 ns                ;
; N/A                                     ; 110.68 MHz ( period = 9.035 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.804 ns                ;
; N/A                                     ; 113.15 MHz ( period = 8.838 ns )                    ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]                                                                                                   ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.188 ns                ;
; N/A                                     ; 113.73 MHz ( period = 8.793 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1|ram_block3a6~portb_we_reg                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.485 ns                ;
; N/A                                     ; 113.90 MHz ( period = 8.780 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1|ram_block3a4~portb_we_reg                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.472 ns                ;
; N/A                                     ; 114.08 MHz ( period = 8.766 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1|ram_block3a5~portb_we_reg                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.466 ns                ;
; N/A                                     ; 114.31 MHz ( period = 8.748 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                 ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1|ram_block3a3~portb_we_reg                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.331 ns                ;
; N/A                                     ; 114.77 MHz ( period = 8.713 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                 ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1|ram_block3a1~portb_we_reg                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.296 ns                ;
; N/A                                     ; 118.40 MHz ( period = 8.446 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~portb_address_reg0                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.896 ns                ;
; N/A                                     ; 118.40 MHz ( period = 8.446 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~portb_address_reg1                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.896 ns                ;
; N/A                                     ; 118.40 MHz ( period = 8.446 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~portb_address_reg2                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.896 ns                ;
; N/A                                     ; 118.40 MHz ( period = 8.446 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~portb_address_reg3                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.896 ns                ;
; N/A                                     ; 118.40 MHz ( period = 8.446 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~portb_address_reg4                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.896 ns                ;
; N/A                                     ; 118.40 MHz ( period = 8.446 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~portb_address_reg5                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.896 ns                ;
; N/A                                     ; 118.40 MHz ( period = 8.446 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~portb_address_reg6                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.896 ns                ;
; N/A                                     ; 118.40 MHz ( period = 8.446 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~portb_address_reg7                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.896 ns                ;
; N/A                                     ; 118.40 MHz ( period = 8.446 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~portb_address_reg8                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.896 ns                ;
; N/A                                     ; 118.40 MHz ( period = 8.446 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~portb_address_reg9                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.896 ns                ;
; N/A                                     ; 118.40 MHz ( period = 8.446 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~portb_address_reg10                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.896 ns                ;
; N/A                                     ; 118.40 MHz ( period = 8.446 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~portb_address_reg11                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.896 ns                ;
; N/A                                     ; 118.50 MHz ( period = 8.439 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.124 ns                ;
; N/A                                     ; 118.50 MHz ( period = 8.439 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.124 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                             ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1|ram_block3a3~portb_we_reg                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.983 ns                ;
; N/A                                     ; 119.55 MHz ( period = 8.365 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                             ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1|ram_block3a1~portb_we_reg                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.948 ns                ;
; N/A                                     ; 119.60 MHz ( period = 8.361 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                 ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1|ram_block3a7~portb_we_reg                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.944 ns                ;
; N/A                                     ; 119.63 MHz ( period = 8.359 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a2~portb_address_reg0                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.778 ns                ;
; N/A                                     ; 119.63 MHz ( period = 8.359 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a2~portb_address_reg1                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.778 ns                ;
; N/A                                     ; 119.63 MHz ( period = 8.359 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a2~portb_address_reg2                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.778 ns                ;
; N/A                                     ; 119.63 MHz ( period = 8.359 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a2~portb_address_reg3                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.778 ns                ;
; N/A                                     ; 119.63 MHz ( period = 8.359 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a2~portb_address_reg4                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.778 ns                ;
; N/A                                     ; 119.63 MHz ( period = 8.359 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a2~portb_address_reg5                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.778 ns                ;
; N/A                                     ; 119.63 MHz ( period = 8.359 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a2~portb_address_reg6                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.778 ns                ;
; N/A                                     ; 119.63 MHz ( period = 8.359 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a2~portb_address_reg7                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.778 ns                ;
; N/A                                     ; 119.63 MHz ( period = 8.359 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a2~portb_address_reg8                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.778 ns                ;
; N/A                                     ; 119.63 MHz ( period = 8.359 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a2~portb_address_reg9                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.778 ns                ;
; N/A                                     ; 119.63 MHz ( period = 8.359 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a2~portb_address_reg10                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.778 ns                ;
; N/A                                     ; 119.63 MHz ( period = 8.359 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a2~portb_address_reg11                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.778 ns                ;
; N/A                                     ; 119.70 MHz ( period = 8.354 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1|ram_block3a0~portb_we_reg                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.054 ns                ;
; N/A                                     ; 119.83 MHz ( period = 8.345 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.997 ns                ;
; N/A                                     ; 119.83 MHz ( period = 8.345 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.997 ns                ;
; N/A                                     ; 120.02 MHz ( period = 8.332 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a4~portb_address_reg0                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.782 ns                ;
; N/A                                     ; 120.02 MHz ( period = 8.332 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a4~portb_address_reg1                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.782 ns                ;
; N/A                                     ; 120.02 MHz ( period = 8.332 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a4~portb_address_reg2                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.782 ns                ;
; N/A                                     ; 120.02 MHz ( period = 8.332 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a4~portb_address_reg3                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.782 ns                ;
; N/A                                     ; 120.02 MHz ( period = 8.332 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a4~portb_address_reg4                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.782 ns                ;
; N/A                                     ; 120.02 MHz ( period = 8.332 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a4~portb_address_reg5                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.782 ns                ;
; N/A                                     ; 120.02 MHz ( period = 8.332 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a4~portb_address_reg6                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.782 ns                ;
; N/A                                     ; 120.02 MHz ( period = 8.332 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a4~portb_address_reg7                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.782 ns                ;
; N/A                                     ; 120.02 MHz ( period = 8.332 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a4~portb_address_reg8                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.782 ns                ;
; N/A                                     ; 120.02 MHz ( period = 8.332 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a4~portb_address_reg9                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.782 ns                ;
; N/A                                     ; 120.02 MHz ( period = 8.332 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a4~portb_address_reg10                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.782 ns                ;
; N/A                                     ; 120.02 MHz ( period = 8.332 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a4~portb_address_reg11                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.782 ns                ;
; N/A                                     ; 122.35 MHz ( period = 8.173 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.963 ns                ;
; N/A                                     ; 123.38 MHz ( period = 8.105 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.895 ns                ;
; N/A                                     ; 123.38 MHz ( period = 8.105 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.895 ns                ;
; N/A                                     ; 123.38 MHz ( period = 8.105 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.895 ns                ;
; N/A                                     ; 123.38 MHz ( period = 8.105 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.895 ns                ;
; N/A                                     ; 123.38 MHz ( period = 8.105 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.895 ns                ;
; N/A                                     ; 123.84 MHz ( period = 8.075 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a12~portb_address_reg0                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.525 ns                ;
; N/A                                     ; 123.84 MHz ( period = 8.075 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a12~portb_address_reg1                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.525 ns                ;
; N/A                                     ; 123.84 MHz ( period = 8.075 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a12~portb_address_reg2                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.525 ns                ;
; N/A                                     ; 123.84 MHz ( period = 8.075 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a12~portb_address_reg3                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.525 ns                ;
; N/A                                     ; 123.84 MHz ( period = 8.075 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a12~portb_address_reg4                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.525 ns                ;
; N/A                                     ; 123.84 MHz ( period = 8.075 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a12~portb_address_reg5                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.525 ns                ;
; N/A                                     ; 123.84 MHz ( period = 8.075 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a12~portb_address_reg6                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.525 ns                ;
; N/A                                     ; 123.84 MHz ( period = 8.075 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a12~portb_address_reg7                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.525 ns                ;
; N/A                                     ; 123.84 MHz ( period = 8.075 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a12~portb_address_reg8                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.525 ns                ;
; N/A                                     ; 123.84 MHz ( period = 8.075 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a12~portb_address_reg9                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.525 ns                ;
; N/A                                     ; 123.84 MHz ( period = 8.075 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a12~portb_address_reg10                            ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.525 ns                ;
; N/A                                     ; 123.84 MHz ( period = 8.075 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a12~portb_address_reg11                            ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.525 ns                ;
; N/A                                     ; 124.80 MHz ( period = 8.013 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                             ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1|ram_block3a7~portb_we_reg                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.596 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.652 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.652 ns                ;
; N/A                                     ; 125.49 MHz ( period = 7.969 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                 ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|altsyncram_ppk2:altsyncram1|ram_block3a2~portb_we_reg                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.552 ns                ;
; N/A                                     ; 126.97 MHz ( period = 7.876 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                 ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.707 ns                ;
; N/A                                     ; 127.08 MHz ( period = 7.869 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.659 ns                ;
; N/A                                     ; 127.08 MHz ( period = 7.869 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.659 ns                ;
; N/A                                     ; 127.08 MHz ( period = 7.869 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.659 ns                ;
; N/A                                     ; 127.08 MHz ( period = 7.869 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.659 ns                ;
; N/A                                     ; 127.08 MHz ( period = 7.869 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                               ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.659 ns                ;
; N/A                                     ; 127.32 MHz ( period = 7.854 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a9~portb_address_reg0                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 127.32 MHz ( period = 7.854 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a9~portb_address_reg1                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 127.32 MHz ( period = 7.854 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a9~portb_address_reg2                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 127.32 MHz ( period = 7.854 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a9~portb_address_reg3                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 127.32 MHz ( period = 7.854 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a9~portb_address_reg4                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 127.32 MHz ( period = 7.854 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a9~portb_address_reg5                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 127.32 MHz ( period = 7.854 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a9~portb_address_reg6                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 127.32 MHz ( period = 7.854 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a9~portb_address_reg7                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 127.32 MHz ( period = 7.854 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a9~portb_address_reg8                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 127.32 MHz ( period = 7.854 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a9~portb_address_reg9                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 127.32 MHz ( period = 7.854 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a9~portb_address_reg10                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 127.32 MHz ( period = 7.854 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a9~portb_address_reg11                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 127.55 MHz ( period = 7.840 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                               ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a3~portb_we_reg                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.573 ns                ;
; N/A                                     ; 127.67 MHz ( period = 7.833 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                               ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a1~portb_we_reg                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.566 ns                ;
; N/A                                     ; 127.75 MHz ( period = 7.828 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a3~portb_address_reg0                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 127.75 MHz ( period = 7.828 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a3~portb_address_reg1                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 127.75 MHz ( period = 7.828 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a3~portb_address_reg2                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 127.75 MHz ( period = 7.828 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a3~portb_address_reg3                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 127.75 MHz ( period = 7.828 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a3~portb_address_reg4                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 127.75 MHz ( period = 7.828 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a3~portb_address_reg5                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 127.75 MHz ( period = 7.828 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a3~portb_address_reg6                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 127.75 MHz ( period = 7.828 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a3~portb_address_reg7                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 127.75 MHz ( period = 7.828 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a3~portb_address_reg8                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 127.75 MHz ( period = 7.828 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a3~portb_address_reg9                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 127.75 MHz ( period = 7.828 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a3~portb_address_reg10                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 127.75 MHz ( period = 7.828 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a3~portb_address_reg11                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 127.78 MHz ( period = 7.826 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a11~portb_address_reg0                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.212 ns                ;
; N/A                                     ; 127.78 MHz ( period = 7.826 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a11~portb_address_reg1                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.212 ns                ;
; N/A                                     ; 127.78 MHz ( period = 7.826 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a11~portb_address_reg2                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.212 ns                ;
; N/A                                     ; 127.78 MHz ( period = 7.826 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a11~portb_address_reg3                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.212 ns                ;
; N/A                                     ; 127.78 MHz ( period = 7.826 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a11~portb_address_reg4                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.212 ns                ;
; N/A                                     ; 127.78 MHz ( period = 7.826 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a11~portb_address_reg5                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.212 ns                ;
; N/A                                     ; 127.78 MHz ( period = 7.826 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a11~portb_address_reg6                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.212 ns                ;
; N/A                                     ; 127.78 MHz ( period = 7.826 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a11~portb_address_reg7                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.212 ns                ;
; N/A                                     ; 127.78 MHz ( period = 7.826 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a11~portb_address_reg8                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.212 ns                ;
; N/A                                     ; 127.78 MHz ( period = 7.826 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a11~portb_address_reg9                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.212 ns                ;
; N/A                                     ; 127.78 MHz ( period = 7.826 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a11~portb_address_reg10                            ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.212 ns                ;
; N/A                                     ; 127.78 MHz ( period = 7.826 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a11~portb_address_reg11                            ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.212 ns                ;
; N/A                                     ; 127.80 MHz ( period = 7.825 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a8~portb_address_reg0                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.275 ns                ;
; N/A                                     ; 127.80 MHz ( period = 7.825 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a8~portb_address_reg1                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.275 ns                ;
; N/A                                     ; 127.80 MHz ( period = 7.825 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a8~portb_address_reg2                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.275 ns                ;
; N/A                                     ; 127.80 MHz ( period = 7.825 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a8~portb_address_reg3                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.275 ns                ;
; N/A                                     ; 127.80 MHz ( period = 7.825 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a8~portb_address_reg4                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.275 ns                ;
; N/A                                     ; 127.80 MHz ( period = 7.825 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a8~portb_address_reg5                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.275 ns                ;
; N/A                                     ; 127.80 MHz ( period = 7.825 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a8~portb_address_reg6                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.275 ns                ;
; N/A                                     ; 127.80 MHz ( period = 7.825 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a8~portb_address_reg7                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.275 ns                ;
; N/A                                     ; 127.80 MHz ( period = 7.825 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a8~portb_address_reg8                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.275 ns                ;
; N/A                                     ; 127.80 MHz ( period = 7.825 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a8~portb_address_reg9                              ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.275 ns                ;
; N/A                                     ; 127.80 MHz ( period = 7.825 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a8~portb_address_reg10                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.275 ns                ;
; N/A                                     ; 127.80 MHz ( period = 7.825 ns )                    ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a8~portb_address_reg11                             ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.275 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.536 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.536 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.536 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.536 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.536 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.536 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.536 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.536 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a3~portb_we_reg                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.488 ns                ;
; N/A                                     ; 128.52 MHz ( period = 7.781 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                 ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a1~portb_we_reg                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.481 ns                ;
; N/A                                     ; 129.10 MHz ( period = 7.746 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                 ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.461 ns                ;
; N/A                                     ; 129.10 MHz ( period = 7.746 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                 ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.461 ns                ;
; N/A                                     ; 129.10 MHz ( period = 7.746 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                 ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.461 ns                ;
; N/A                                     ; 129.10 MHz ( period = 7.746 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                 ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.461 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                           ;                                                                                                                                                                                                       ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst4|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                                                           ; To                                                                                                                                                                                                                                                               ; From Clock                                  ; To Clock                                    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.727 ns                                ; T8052:inst|T51:core51|PC[10]                                                                                                                                                                                                                                   ; T8052:inst|T51:core51|PC[10]                                                                                                                                                                                                                                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|T51:core51|PC[9]                                                                                                                                                                                                                                    ; T8052:inst|T51:core51|PC[9]                                                                                                                                                                                                                                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|T51:core51|PC[1]                                                                                                                                                                                                                                    ; T8052:inst|T51:core51|PC[1]                                                                                                                                                                                                                                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|T51:core51|PC[8]                                                                                                                                                                                                                                    ; T8052:inst|T51:core51|PC[8]                                                                                                                                                                                                                                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|T51:core51|PC[0]                                                                                                                                                                                                                                    ; T8052:inst|T51:core51|PC[0]                                                                                                                                                                                                                                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|T51:core51|PC[6]                                                                                                                                                                                                                                    ; T8052:inst|T51:core51|PC[6]                                                                                                                                                                                                                                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|T51:core51|PC[5]                                                                                                                                                                                                                                    ; T8052:inst|T51:core51|PC[5]                                                                                                                                                                                                                                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|T51:core51|PC[2]                                                                                                                                                                                                                                    ; T8052:inst|T51:core51|PC[2]                                                                                                                                                                                                                                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|T51:core51|PC[7]                                                                                                                                                                                                                                    ; T8052:inst|T51:core51|PC[7]                                                                                                                                                                                                                                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|T51:core51|PC[3]                                                                                                                                                                                                                                    ; T8052:inst|T51:core51|PC[3]                                                                                                                                                                                                                                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|T51:core51|PC[4]                                                                                                                                                                                                                                    ; T8052:inst|T51:core51|PC[4]                                                                                                                                                                                                                                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|IO_Addr_r[6]                                                                                                                                                                                                                                        ; T8052:inst|IO_Addr_r[6]                                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|IO_Addr_r[3]                                                                                                                                                                                                                                        ; T8052:inst|IO_Addr_r[3]                                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|IO_Addr_r[0]                                                                                                                                                                                                                                        ; T8052:inst|IO_Addr_r[0]                                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|IO_Addr_r[2]                                                                                                                                                                                                                                        ; T8052:inst|IO_Addr_r[2]                                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|IO_Addr_r[5]                                                                                                                                                                                                                                        ; T8052:inst|IO_Addr_r[5]                                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.727 ns                                ; T8052:inst|IO_Addr_r[4]                                                                                                                                                                                                                                        ; T8052:inst|IO_Addr_r[4]                                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.542 ns                 ;
; 0.761 ns                                ; T8052:inst|T51:core51|PC[3]                                                                                                                                                                                                                                    ; T8052:inst|T51:core51|OPC[3]                                                                                                                                                                                                                                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.576 ns                 ;
; 0.762 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.577 ns                 ;
; 0.762 ns                                ; T8052:inst|T51:core51|PC[15]                                                                                                                                                                                                                                   ; T8052:inst|T51:core51|OPC[15]                                                                                                                                                                                                                                    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.577 ns                 ;
; 0.762 ns                                ; T8052:inst|T51:core51|PC[7]                                                                                                                                                                                                                                    ; T8052:inst|T51:core51|OPC[7]                                                                                                                                                                                                                                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.577 ns                 ;
; 0.763 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff ; sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.578 ns                 ;
; 0.764 ns                                ; T8052:inst|T51:core51|PC[10]                                                                                                                                                                                                                                   ; T8052:inst|T51:core51|OPC[10]                                                                                                                                                                                                                                    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.579 ns                 ;
; 0.765 ns                                ; T8052:inst|T51:core51|PC[6]                                                                                                                                                                                                                                    ; T8052:inst|T51:core51|OPC[6]                                                                                                                                                                                                                                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.580 ns                 ;
; 0.766 ns                                ; T8052:inst|T51_UART:uart|TX_ShiftReg[6]                                                                                                                                                                                                                        ; T8052:inst|T51_UART:uart|TX_ShiftReg[5]                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.581 ns                 ;
; 0.766 ns                                ; T8052:inst|T51:core51|PC[8]                                                                                                                                                                                                                                    ; T8052:inst|T51:core51|OPC[8]                                                                                                                                                                                                                                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.581 ns                 ;
; 0.767 ns                                ; T8052:inst|T51_UART:uart|TX_ShiftReg[5]                                                                                                                                                                                                                        ; T8052:inst|T51_UART:uart|TX_ShiftReg[4]                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.582 ns                 ;
; 0.767 ns                                ; T8052:inst|T51_UART:uart|TX_ShiftReg[4]                                                                                                                                                                                                                        ; T8052:inst|T51_UART:uart|TX_ShiftReg[3]                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.582 ns                 ;
; 0.767 ns                                ; T8052:inst|T51:core51|PC[13]                                                                                                                                                                                                                                   ; T8052:inst|T51:core51|OPC[13]                                                                                                                                                                                                                                    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.582 ns                 ;
; 0.767 ns                                ; T8052:inst|T51_UART:uart|TX_ShiftReg[2]                                                                                                                                                                                                                        ; T8052:inst|T51_UART:uart|TX_ShiftReg[1]                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.582 ns                 ;
; 0.767 ns                                ; T8052:inst|T51_UART:uart|TX_ShiftReg[1]                                                                                                                                                                                                                        ; T8052:inst|T51_UART:uart|TX_ShiftReg[0]                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.582 ns                 ;
; 0.767 ns                                ; T8052:inst|T51:core51|PC[5]                                                                                                                                                                                                                                    ; T8052:inst|T51:core51|OPC[5]                                                                                                                                                                                                                                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.582 ns                 ;
; 0.772 ns                                ; sld_signaltap:auto_signaltap_0|condition_delay_reg[2]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|condition_delay_reg[3]                                                                                                                                                                                                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.587 ns                 ;
; 0.775 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[2]                                                                                                                                                                                                                        ; T8052:inst|T51_UART:uart|RX_ShiftReg[1]                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.590 ns                 ;
; 0.780 ns                                ; T8052:inst|T51:core51|PC[1]                                                                                                                                                                                                                                    ; T8052:inst|T51:core51|OPC[1]                                                                                                                                                                                                                                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.595 ns                 ;
; 0.781 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[3]                                                                                                                                                                                                                        ; T8052:inst|T51_UART:uart|RX_ShiftReg[2]                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.596 ns                 ;
; 0.782 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[4]                                                                                                                                                                                                                        ; T8052:inst|T51_UART:uart|RX_ShiftReg[3]                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.597 ns                 ;
; 0.794 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[1]                                                                                                                                                                                                                        ; T8052:inst|T51_UART:uart|RX_ShiftReg[0]                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.609 ns                 ;
; 0.801 ns                                ; T8052:inst|T51_Glue:glue51|Int0_r[0]                                                                                                                                                                                                                           ; T8052:inst|T51_Glue:glue51|Int0_r[1]                                                                                                                                                                                                                             ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.616 ns                 ;
; 0.809 ns                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.624 ns                 ;
; 0.818 ns                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.633 ns                 ;
; 0.838 ns                                ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[0]                                                                                                                                                                                                                         ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[0]                                                                                                                                                                                                                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.653 ns                 ;
; 0.912 ns                                ; T8052:inst|T51_UART:uart|Baud_Cnt[5]                                                                                                                                                                                                                           ; T8052:inst|T51_UART:uart|Baud_Cnt[5]                                                                                                                                                                                                                             ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.727 ns                 ;
; 0.913 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[5]                                                                                                                                                                                                                        ; T8052:inst|T51_UART:uart|RX_ShiftReg[4]                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.728 ns                 ;
; 0.917 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[6]                                                                                                                                                                                                                        ; T8052:inst|T51_UART:uart|RX_ShiftReg[5]                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.732 ns                 ;
; 0.919 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_2jf:auto_generated|safe_q[5]                                        ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_2jf:auto_generated|safe_q[5]                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.734 ns                 ;
; 0.920 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[0]                                                                                                                                                                                                                        ; T8052:inst|T51_UART:uart|SBUF[0]                                                                                                                                                                                                                                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.735 ns                 ;
; 0.921 ns                                ; T8052:inst|T51_TC01:tc01|TMOD[2]                                                                                                                                                                                                                               ; T8052:inst|T51_TC01:tc01|Tick0                                                                                                                                                                                                                                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.736 ns                 ;
; 0.924 ns                                ; T8052:inst|T51:core51|PCPaused[2]                                                                                                                                                                                                                              ; T8052:inst|T51:core51|PCPaused[2]                                                                                                                                                                                                                                ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.739 ns                 ;
; 0.925 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1]                                                                                                                                        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.740 ns                 ;
; 0.927 ns                                ; T8052:inst|T51_TC2:tc2|Tick                                                                                                                                                                                                                                    ; T8052:inst|T51_TC2:tc2|UART_Clk                                                                                                                                                                                                                                  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.742 ns                 ;
; 0.929 ns                                ; T8052:inst|T51_UART:uart|SCON[0]                                                                                                                                                                                                                               ; T8052:inst|T51_UART:uart|SCON[0]                                                                                                                                                                                                                                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.744 ns                 ;
; 0.934 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena                                                                                                             ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.749 ns                 ;
; 0.934 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.749 ns                 ;
; 0.934 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5]                                                                                                                                                                                                            ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[6]                                                                                                                                                                                                              ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.749 ns                 ;
; 0.934 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5]                                                                                                                                                                                                            ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[6]                                                                                                                                                                                                             ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.749 ns                 ;
; 0.935 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff  ; sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.750 ns                 ;
; 0.935 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.750 ns                 ;
; 0.935 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[6]                                                                                                                                                                                                            ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[7]                                                                                                                                                                                                              ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.750 ns                 ;
; 0.935 ns                                ; T8052:inst|T51_UART:uart|SCON[1]                                                                                                                                                                                                                               ; T8052:inst|T51_UART:uart|SCON[1]                                                                                                                                                                                                                                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.750 ns                 ;
; 0.936 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff  ; sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.751 ns                 ;
; 0.936 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[6]                                                                                                                                                                                                            ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[7]                                                                                                                                                                                                             ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.751 ns                 ;
; 0.937 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_3ag:auto_generated|counter_cella5                                                                 ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_3ag:auto_generated|counter_cella5                                                                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.752 ns                 ;
; 0.937 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.752 ns                 ;
; 0.941 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3]                                                                                                                                                                                                             ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3]                                                                                                                                                                                                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.756 ns                 ;
; 0.942 ns                                ; T8052:inst|T51_UART:uart|Samples[0]                                                                                                                                                                                                                            ; T8052:inst|T51_UART:uart|Samples[0]                                                                                                                                                                                                                              ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.757 ns                 ;
; 0.943 ns                                ; T8052:inst|T51_UART:uart|Samples[0]                                                                                                                                                                                                                            ; T8052:inst|T51_UART:uart|RX_Filtered                                                                                                                                                                                                                             ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.758 ns                 ;
; 0.946 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]                                                                                                                                                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.761 ns                 ;
; 0.949 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff  ; sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.764 ns                 ;
; 0.949 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[0]                                                                                                                                                                                                             ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[0]                                                                                                                                                                                                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.764 ns                 ;
; 0.951 ns                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.766 ns                 ;
; 0.953 ns                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.768 ns                 ;
; 0.953 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.768 ns                 ;
; 0.953 ns                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.768 ns                 ;
; 0.953 ns                                ; T8052:inst|T51:core51|OPC[15]                                                                                                                                                                                                                                  ; T8052:inst|T51:core51|PC[15]                                                                                                                                                                                                                                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.768 ns                 ;
; 0.953 ns                                ; T8052:inst|T51:core51|OPC[10]                                                                                                                                                                                                                                  ; T8052:inst|T51:core51|PC[10]                                                                                                                                                                                                                                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.768 ns                 ;
; 0.953 ns                                ; T8052:inst|T51:core51|OPC[8]                                                                                                                                                                                                                                   ; T8052:inst|T51:core51|PC[8]                                                                                                                                                                                                                                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.768 ns                 ;
; 0.953 ns                                ; T8052:inst|T51:core51|OPC[6]                                                                                                                                                                                                                                   ; T8052:inst|T51:core51|PC[6]                                                                                                                                                                                                                                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.768 ns                 ;
; 0.953 ns                                ; T8052:inst|T51:core51|OPC[13]                                                                                                                                                                                                                                  ; T8052:inst|T51:core51|PC[13]                                                                                                                                                                                                                                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.768 ns                 ;
; 0.953 ns                                ; T8052:inst|T51:core51|OPC[2]                                                                                                                                                                                                                                   ; T8052:inst|T51:core51|PC[2]                                                                                                                                                                                                                                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.768 ns                 ;
; 0.953 ns                                ; T8052:inst|T51:core51|OPC[7]                                                                                                                                                                                                                                   ; T8052:inst|T51:core51|PC[7]                                                                                                                                                                                                                                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.768 ns                 ;
; 0.954 ns                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.769 ns                 ;
; 0.965 ns                                ; T8052:inst|T51_UART:uart|TX_ShiftReg[3]                                                                                                                                                                                                                        ; T8052:inst|T51_UART:uart|TX_ShiftReg[2]                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.780 ns                 ;
; 0.966 ns                                ; sld_signaltap:auto_signaltap_0|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|condition_delay_reg[2]                                                                                                                                                                                                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.781 ns                 ;
; 0.968 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[1]                                                                                                                                                                                                                             ; T8052:inst|T51_UART:uart|TX_Cnt[1]                                                                                                                                                                                                                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.783 ns                 ;
; 0.968 ns                                ; T8052:inst|T51_UART:uart|TX_Bit_Cnt[0]                                                                                                                                                                                                                         ; T8052:inst|T51_UART:uart|TX_Bit_Cnt[0]                                                                                                                                                                                                                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.783 ns                 ;
; 0.970 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[1]                                                                                                                                                                                                                             ; T8052:inst|T51_UART:uart|TX_Cnt[2]                                                                                                                                                                                                                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.785 ns                 ;
; 0.971 ns                                ; T8052:inst|T51_TC2:tc2|TCON[4]                                                                                                                                                                                                                                 ; T8052:inst|T51_TC2:tc2|Tick12                                                                                                                                                                                                                                    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.786 ns                 ;
; 0.973 ns                                ; T8052:inst|T51:core51|HPInt                                                                                                                                                                                                                                    ; T8052:inst|T51:core51|HPInt                                                                                                                                                                                                                                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.788 ns                 ;
; 0.976 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[1]                                                                                                                                                                                                                             ; T8052:inst|T51_UART:uart|TX_Cnt[3]                                                                                                                                                                                                                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.791 ns                 ;
; 0.976 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[1]                                                                                                                                                                                                                             ; T8052:inst|T51_UART:uart|TX_Tick                                                                                                                                                                                                                                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.791 ns                 ;
; 0.984 ns                                ; T8052:inst|T51:core51|PC[4]                                                                                                                                                                                                                                    ; T8052:inst|T51:core51|OPC[4]                                                                                                                                                                                                                                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.799 ns                 ;
; 0.989 ns                                ; T8052:inst|T51_UART:uart|TX_Start                                                                                                                                                                                                                              ; T8052:inst|T51_UART:uart|TX_Start                                                                                                                                                                                                                                ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.804 ns                 ;
; 0.999 ns                                ; T8052:inst|T51_UART:uart|TX_Start                                                                                                                                                                                                                              ; T8052:inst|T51_UART:uart|TX_Shifting                                                                                                                                                                                                                             ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.814 ns                 ;
; 1.021 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[0]                                                                                                                                                                                                                          ; T8052:inst|T51_TC01:tc01|Prescaler[0]                                                                                                                                                                                                                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.836 ns                 ;
; 1.023 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[0]                                                                                                                                                                                                                          ; T8052:inst|T51_TC01:tc01|Prescaler[3]                                                                                                                                                                                                                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.838 ns                 ;
; 1.023 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[0]                                                                                                                                                                                                                          ; T8052:inst|T51_TC01:tc01|Prescaler[1]                                                                                                                                                                                                                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.838 ns                 ;
; 1.024 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[0]                                                                                                                                                                                                                          ; T8052:inst|T51_UART:uart|Prescaler[1]                                                                                                                                                                                                                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.839 ns                 ;
; 1.024 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[0]                                                                                                                                                                                                                          ; T8052:inst|T51_TC01:tc01|Prescaler[2]                                                                                                                                                                                                                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.839 ns                 ;
; 1.026 ns                                ; T8052:inst|T51:core51|PC[14]                                                                                                                                                                                                                                   ; T8052:inst|T51:core51|OPC[14]                                                                                                                                                                                                                                    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.841 ns                 ;
; 1.026 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[0]                                                                                                                                                                                                                          ; T8052:inst|T51_UART:uart|Tick6                                                                                                                                                                                                                                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.841 ns                 ;
; 1.027 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[0]                                                                                                                                                                                                                          ; T8052:inst|T51_TC01:tc01|Tick12                                                                                                                                                                                                                                  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.842 ns                 ;
; 1.082 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[1]                                                                                                                                                                                                            ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[2]                                                                                                                                                                                                              ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.897 ns                 ;
; 1.083 ns                                ; T8052:inst|T51_UART:uart|Prescaler[2]                                                                                                                                                                                                                          ; T8052:inst|T51_UART:uart|Prescaler[2]                                                                                                                                                                                                                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.898 ns                 ;
; 1.088 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[2]                                                                                                                                                                                                                             ; T8052:inst|T51_UART:uart|TX_Cnt[2]                                                                                                                                                                                                                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.903 ns                 ;
; 1.088 ns                                ; T8052:inst|T51:core51|IPending                                                                                                                                                                                                                                 ; T8052:inst|T51:core51|IPending                                                                                                                                                                                                                                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.903 ns                 ;
; 1.091 ns                                ; T8052:inst|T51:core51|Int_Acc[1]                                                                                                                                                                                                                               ; T8052:inst|T51_Glue:glue51|TCON[5]                                                                                                                                                                                                                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.906 ns                 ;
; 1.092 ns                                ; T8052:inst|T51_UART:uart|TX_ShiftReg[7]                                                                                                                                                                                                                        ; T8052:inst|T51_UART:uart|TX_ShiftReg[7]                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.907 ns                 ;
; 1.094 ns                                ; T8052:inst|T51_UART:uart|TX_Bit_Cnt[2]                                                                                                                                                                                                                         ; T8052:inst|T51_UART:uart|TX_Bit_Cnt[2]                                                                                                                                                                                                                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.909 ns                 ;
; 1.094 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[3]                                                                                                                                                                                                            ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[4]                                                                                                                                                                                                             ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.909 ns                 ;
; 1.095 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[3]                                                                                                                                                                                                            ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[4]                                                                                                                                                                                                              ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.910 ns                 ;
; 1.097 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.912 ns                 ;
; 1.100 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[4]                                                                                                                                                                                                            ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5]                                                                                                                                                                                                              ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.915 ns                 ;
; 1.105 ns                                ; T8052:inst|T51_UART:uart|Samples[1]                                                                                                                                                                                                                            ; T8052:inst|T51_UART:uart|Samples[1]                                                                                                                                                                                                                              ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.920 ns                 ;
; 1.105 ns                                ; wish_io:inst1|ACK_OK                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                             ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.920 ns                 ;
; 1.106 ns                                ; wish_io:inst1|ACK_OK                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                             ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.921 ns                 ;
; 1.106 ns                                ; T8052:inst|T51_TC2:tc2|TCON[2]                                                                                                                                                                                                                                 ; T8052:inst|T51_TC2:tc2|Tick                                                                                                                                                                                                                                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.921 ns                 ;
; 1.107 ns                                ; T8052:inst|T51_TC2:tc2|Prescaler[2]                                                                                                                                                                                                                            ; T8052:inst|T51_TC2:tc2|Prescaler[2]                                                                                                                                                                                                                              ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.922 ns                 ;
; 1.111 ns                                ; T8052:inst|T51_UART:uart|TX_Data[0]                                                                                                                                                                                                                            ; T8052:inst|T51_UART:uart|TX_ShiftReg[0]                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.926 ns                 ;
; 1.113 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[1]                                                                                                                                                                                                                          ; T8052:inst|T51_TC01:tc01|Prescaler[2]                                                                                                                                                                                                                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.928 ns                 ;
; 1.114 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[1]                                                                                                                                                                                                                          ; T8052:inst|T51_TC01:tc01|Prescaler[1]                                                                                                                                                                                                                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.929 ns                 ;
; 1.116 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[1]                                                                                                                                                                                                                          ; T8052:inst|T51_TC01:tc01|Prescaler[3]                                                                                                                                                                                                                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.931 ns                 ;
; 1.117 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[1]                                                                                                                                                                                                                          ; T8052:inst|T51_TC01:tc01|Tick12                                                                                                                                                                                                                                  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.932 ns                 ;
; 1.120 ns                                ; T8052:inst|T51_UART:uart|Bit_Phase[2]                                                                                                                                                                                                                          ; T8052:inst|T51_UART:uart|Bit_Phase[2]                                                                                                                                                                                                                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.935 ns                 ;
; 1.121 ns                                ; T8052:inst|T51_UART:uart|Bit_Phase[3]                                                                                                                                                                                                                          ; T8052:inst|T51_UART:uart|Bit_Phase[3]                                                                                                                                                                                                                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.936 ns                 ;
; 1.123 ns                                ; T8052:inst|T51_Glue:glue51|Int0_r[0]                                                                                                                                                                                                                           ; T8052:inst|T51_Glue:glue51|TCON[1]                                                                                                                                                                                                                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.938 ns                 ;
; 1.124 ns                                ; T8052:inst|T51_Glue:glue51|Int0_r[0]                                                                                                                                                                                                                           ; T8052:inst|T51_Glue:glue51|TCON[3]                                                                                                                                                                                                                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.939 ns                 ;
; 1.127 ns                                ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[2]                                                                                                                                                                                                                         ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[2]                                                                                                                                                                                                                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.942 ns                 ;
; 1.127 ns                                ; T8052:inst|T51_TC2:tc2|Cpt[2]                                                                                                                                                                                                                                  ; T8052:inst|T51_TC2:tc2|Cnt[2]                                                                                                                                                                                                                                    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.942 ns                 ;
; 1.129 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[8]                                                                                                                                                                                                                        ; T8052:inst|T51_UART:uart|RX_ShiftReg[8]                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.944 ns                 ;
; 1.131 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]                                                                                                                                                                                                             ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[3]                                                                                                                                                                                                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.946 ns                 ;
; 1.136 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1]                                                                                                                                                                                                             ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]                                                                                                                                                                                                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.951 ns                 ;
; 1.150 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[7]                                                                                                                                                                                                                        ; T8052:inst|T51_UART:uart|SBUF[7]                                                                                                                                                                                                                                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.965 ns                 ;
; 1.157 ns                                ; T8052:inst|T51:core51|OPC[1]                                                                                                                                                                                                                                   ; T8052:inst|T51:core51|PC[1]                                                                                                                                                                                                                                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.972 ns                 ;
; 1.157 ns                                ; T8052:inst|T51:core51|OPC[11]                                                                                                                                                                                                                                  ; T8052:inst|T51:core51|PC[11]                                                                                                                                                                                                                                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.972 ns                 ;
; 1.161 ns                                ; T8052:inst|T51:core51|OPC[14]                                                                                                                                                                                                                                  ; T8052:inst|T51:core51|PC[14]                                                                                                                                                                                                                                     ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.976 ns                 ;
; 1.162 ns                                ; T8052:inst|T51_UART:uart|Baud_Cnt[3]                                                                                                                                                                                                                           ; T8052:inst|T51_UART:uart|Baud_Cnt[3]                                                                                                                                                                                                                             ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.977 ns                 ;
; 1.167 ns                                ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[0]                                                                                                                                                                                                                         ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[1]                                                                                                                                                                                                                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.982 ns                 ;
; 1.168 ns                                ; T8052:inst|T51_UART:uart|Baud_Cnt[4]                                                                                                                                                                                                                           ; T8052:inst|T51_UART:uart|Baud_Cnt[4]                                                                                                                                                                                                                             ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.983 ns                 ;
; 1.169 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_2jf:auto_generated|safe_q[3]                                        ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_2jf:auto_generated|safe_q[3]                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.984 ns                 ;
; 1.169 ns                                ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_7ch:auto_generated|safe_q[3]                                                                              ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_7ch:auto_generated|safe_q[3]                                                                                ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.984 ns                 ;
; 1.169 ns                                ; T8052:inst|T51:core51|Int_Acc[3]                                                                                                                                                                                                                               ; T8052:inst|T51_Glue:glue51|TCON[7]                                                                                                                                                                                                                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.984 ns                 ;
; 1.170 ns                                ; T8052:inst|T51_UART:uart|Baud_Cnt[2]                                                                                                                                                                                                                           ; T8052:inst|T51_UART:uart|Baud_Cnt[2]                                                                                                                                                                                                                             ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.985 ns                 ;
; 1.171 ns                                ; T8052:inst|T51:core51|IP[0]                                                                                                                                                                                                                                    ; T8052:inst|T51:core51|Int_Trig_r[0]                                                                                                                                                                                                                              ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.986 ns                 ;
; 1.171 ns                                ; T8052:inst|T51_TC01:tc01|TMOD[3]                                                                                                                                                                                                                               ; T8052:inst|T51_TC01:tc01|Tick0                                                                                                                                                                                                                                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.986 ns                 ;
; 1.173 ns                                ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_7ch:auto_generated|safe_q[2]                                                                              ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_7ch:auto_generated|safe_q[2]                                                                                ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.988 ns                 ;
; 1.173 ns                                ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_7ch:auto_generated|safe_q[4]                                                                              ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_7ch:auto_generated|safe_q[4]                                                                                ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.988 ns                 ;
; 1.173 ns                                ; T8052:inst|T51_TC2:tc2|Prescaler[3]                                                                                                                                                                                                                            ; T8052:inst|T51_TC2:tc2|Prescaler[3]                                                                                                                                                                                                                              ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.988 ns                 ;
; 1.175 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_2jf:auto_generated|safe_q[4]                                        ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_2jf:auto_generated|safe_q[4]                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.990 ns                 ;
; 1.175 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_3ag:auto_generated|counter_cella2                                                                 ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_3ag:auto_generated|counter_cella2                                                                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.990 ns                 ;
; 1.175 ns                                ; wish_io:inst1|COUNT[4]                                                                                                                                                                                                                                         ; wish_io:inst1|COUNT[4]                                                                                                                                                                                                                                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.990 ns                 ;
; 1.175 ns                                ; wish_io:inst3|COUNT[4]                                                                                                                                                                                                                                         ; wish_io:inst3|COUNT[4]                                                                                                                                                                                                                                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.990 ns                 ;
; 1.176 ns                                ; T8052:inst|T51_UART:uart|RX_ShiftReg[2]                                                                                                                                                                                                                        ; T8052:inst|T51_UART:uart|SBUF[1]                                                                                                                                                                                                                                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.991 ns                 ;
; 1.177 ns                                ; T8052:inst|T51_TC01:tc01|TMOD[6]                                                                                                                                                                                                                               ; T8052:inst|T51_TC01:tc01|Tick1                                                                                                                                                                                                                                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.992 ns                 ;
; 1.178 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_2jf:auto_generated|safe_q[2]                                        ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_2jf:auto_generated|safe_q[2]                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.993 ns                 ;
; 1.178 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_3ag:auto_generated|counter_cella4                                                                 ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_3ag:auto_generated|counter_cella4                                                                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.993 ns                 ;
; 1.178 ns                                ; wish_io:inst3|ACK_OK                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                             ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.993 ns                 ;
; 1.179 ns                                ; T8052:inst|T51:core51|PSW[1]                                                                                                                                                                                                                                   ; T8052:inst|T51:core51|SFR_RData_r[1]                                                                                                                                                                                                                             ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.994 ns                 ;
; 1.179 ns                                ; T8052:inst|T51:core51|PCPaused[0]                                                                                                                                                                                                                              ; T8052:inst|T51:core51|PCPaused[1]                                                                                                                                                                                                                                ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.994 ns                 ;
; 1.180 ns                                ; T8052:inst|T51_UART:uart|TX_ShiftReg[8]                                                                                                                                                                                                                        ; T8052:inst|T51_UART:uart|TX_ShiftReg[8]                                                                                                                                                                                                                          ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.995 ns                 ;
; 1.180 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_3ag:auto_generated|counter_cella3                                                                 ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_3ag:auto_generated|counter_cella3                                                                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.995 ns                 ;
; 1.180 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[4]                                                                                                                                                                                                            ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[5]                                                                                                                                                                                                             ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.995 ns                 ;
; 1.180 ns                                ; T8052:inst|T51:core51|PCPaused[0]                                                                                                                                                                                                                              ; T8052:inst|T51:core51|PCPaused[0]                                                                                                                                                                                                                                ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.995 ns                 ;
; 1.181 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[0]                                                                                                                                                                                                                             ; T8052:inst|T51_UART:uart|TX_Cnt[0]                                                                                                                                                                                                                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 0.996 ns                 ;
; 1.185 ns                                ; T8052:inst|T51:core51|Inst[6]                                                                                                                                                                                                                                  ; T8052:inst|T51:core51|Inst[6]                                                                                                                                                                                                                                    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.000 ns                 ;
; 1.186 ns                                ; T8052:inst|T51_UART:uart|Samples[1]                                                                                                                                                                                                                            ; T8052:inst|T51_UART:uart|RX_Filtered                                                                                                                                                                                                                             ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.001 ns                 ;
; 1.186 ns                                ; T8052:inst|T51_TC2:tc2|Tick12                                                                                                                                                                                                                                  ; T8052:inst|T51_TC2:tc2|Tick                                                                                                                                                                                                                                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.001 ns                 ;
; 1.187 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[3]                                                                                                                                                                                                                          ; T8052:inst|T51_TC01:tc01|Prescaler[2]                                                                                                                                                                                                                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.002 ns                 ;
; 1.187 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[3]                                                                                                                                                                                                                          ; T8052:inst|T51_TC01:tc01|Prescaler[3]                                                                                                                                                                                                                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.002 ns                 ;
; 1.188 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.003 ns                 ;
; 1.188 ns                                ; T8052:inst|T51_TC01:tc01|Prescaler[3]                                                                                                                                                                                                                          ; T8052:inst|T51_TC01:tc01|Tick12                                                                                                                                                                                                                                  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.003 ns                 ;
; 1.189 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.004 ns                 ;
; 1.189 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[3]                                                                                                                                                                                                                             ; T8052:inst|T51_UART:uart|TX_Cnt[3]                                                                                                                                                                                                                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.004 ns                 ;
; 1.190 ns                                ; T8052:inst|T51_UART:uart|TX_Cnt[3]                                                                                                                                                                                                                             ; T8052:inst|T51_UART:uart|TX_Tick                                                                                                                                                                                                                                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.005 ns                 ;
; 1.191 ns                                ; wish_io:inst1|COUNT[5]                                                                                                                                                                                                                                         ; wish_io:inst1|COUNT[5]                                                                                                                                                                                                                                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.006 ns                 ;
; 1.191 ns                                ; wish_io:inst3|COUNT[5]                                                                                                                                                                                                                                         ; wish_io:inst3|COUNT[5]                                                                                                                                                                                                                                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.006 ns                 ;
; 1.192 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.007 ns                 ;
; 1.193 ns                                ; wish_io:inst1|COUNT[0]                                                                                                                                                                                                                                         ; wish_io:inst1|COUNT[0]                                                                                                                                                                                                                                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.008 ns                 ;
; 1.193 ns                                ; wish_io:inst3|COUNT[0]                                                                                                                                                                                                                                         ; wish_io:inst3|COUNT[0]                                                                                                                                                                                                                                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.008 ns                 ;
; 1.196 ns                                ; wish_io:inst1|COUNT[3]                                                                                                                                                                                                                                         ; wish_io:inst1|COUNT[3]                                                                                                                                                                                                                                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.011 ns                 ;
; 1.196 ns                                ; wish_io:inst3|COUNT[3]                                                                                                                                                                                                                                         ; wish_io:inst3|COUNT[3]                                                                                                                                                                                                                                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.011 ns                 ;
; 1.201 ns                                ; T8052:inst|T51:core51|FCycle[1]                                                                                                                                                                                                                                ; T8052:inst|T51:core51|FCycle[1]                                                                                                                                                                                                                                  ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.016 ns                 ;
; 1.206 ns                                ; T8052:inst|T51_TC2:tc2|TCON[5]                                                                                                                                                                                                                                 ; T8052:inst|T51_TC2:tc2|Tick12                                                                                                                                                                                                                                    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.021 ns                 ;
; 1.207 ns                                ; T8052:inst|T51_UART:uart|Prescaler[1]                                                                                                                                                                                                                          ; T8052:inst|T51_UART:uart|Prescaler[1]                                                                                                                                                                                                                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.022 ns                 ;
; 1.210 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]                                                                                                                                                                                                             ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]                                                                                                                                                                                                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.025 ns                 ;
; 1.214 ns                                ; T8052:inst|T51_UART:uart|BaudC1_g                                                                                                                                                                                                                              ; T8052:inst|T51_UART:uart|BaudC1_g                                                                                                                                                                                                                                ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.029 ns                 ;
; 1.215 ns                                ; T8052:inst|T51:core51|OPC[5]                                                                                                                                                                                                                                   ; T8052:inst|T51:core51|PC[5]                                                                                                                                                                                                                                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.030 ns                 ;
; 1.215 ns                                ; T8052:inst|T51_UART:uart|Prescaler[1]                                                                                                                                                                                                                          ; T8052:inst|T51_UART:uart|Tick6                                                                                                                                                                                                                                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.030 ns                 ;
; 1.215 ns                                ; T8052:inst|T51:core51|OPC[3]                                                                                                                                                                                                                                   ; T8052:inst|T51:core51|PC[3]                                                                                                                                                                                                                                      ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.030 ns                 ;
; 1.220 ns                                ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1]                                                                                                                                                                                                             ; T8052:inst|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1]                                                                                                                                                                                                               ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.035 ns                 ;
; 1.221 ns                                ; T8052:inst|T51_UART:uart|Bit_Phase[1]                                                                                                                                                                                                                          ; T8052:inst|T51_UART:uart|Bit_Phase[1]                                                                                                                                                                                                                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.036 ns                 ;
; 1.221 ns                                ; T8052:inst|T51_UART:uart|Bit_Phase[1]                                                                                                                                                                                                                          ; T8052:inst|T51_UART:uart|Bit_Phase[2]                                                                                                                                                                                                                            ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.036 ns                 ;
; 1.242 ns                                ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[1]                                                                                                                                                                                                                         ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[1]                                                                                                                                                                                                                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.057 ns                 ;
; 1.246 ns                                ; T8052:inst|T51:core51|DPH0[6]                                                                                                                                                                                                                                  ; T8052:inst|T51:core51|DPH0[6]                                                                                                                                                                                                                                    ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.061 ns                 ;
; 1.253 ns                                ; T8052:inst|T51:core51|P2R[5]                                                                                                                                                                                                                                   ; T8052:inst|RAM_Addr_r[13]                                                                                                                                                                                                                                        ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.068 ns                 ;
; 1.282 ns                                ; T8052:inst|T51_UART:uart|Baud_Cnt[4]                                                                                                                                                                                                                           ; T8052:inst|T51_UART:uart|BaudFix                                                                                                                                                                                                                                 ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.097 ns                 ;
; 1.291 ns                                ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[3]                                                                                                                                                                                                                         ; T8052:inst|T51_UART:uart|RX_Bit_Cnt[3]                                                                                                                                                                                                                           ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.106 ns                 ;
; 1.299 ns                                ; T8052:inst|T51_TC2:tc2|TCON[7]                                                                                                                                                                                                                                 ; T8052:inst|T51_TC2:tc2|TCON[7]                                                                                                                                                                                                                                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.114 ns                 ;
; 1.300 ns                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_3ag:auto_generated|counter_cella1                                                                 ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_3ag:auto_generated|counter_cella1                                                                   ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.115 ns                 ;
; 1.300 ns                                ; T8052:inst|T51_UART:uart|Baud_Cnt[1]                                                                                                                                                                                                                           ; T8052:inst|T51_UART:uart|Baud_Cnt[1]                                                                                                                                                                                                                             ; altpll0:inst4|altpll:altpll_component|_clk0 ; altpll0:inst4|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.185 ns                  ; 1.115 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                                                            ;                                                                                                                                                                                                                                                                  ;                                             ;                                             ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack ; Required tsu ; Actual tsu ; From                         ; To                                                                                                                                                                                                    ; To Clock                     ;
+-------+--------------+------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A   ; None         ; 12.482 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[7]                                                                                                                                    ; clk50MHz                     ;
; N/A   ; None         ; 12.116 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[6]                                                                                                                                    ; clk50MHz                     ;
; N/A   ; None         ; 12.111 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[4]                                                                                                                                    ; clk50MHz                     ;
; N/A   ; None         ; 12.111 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[3]                                                                                                                                    ; clk50MHz                     ;
; N/A   ; None         ; 11.425 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[0]                                                                                                                                    ; clk50MHz                     ;
; N/A   ; None         ; 11.423 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[2]                                                                                                                                    ; clk50MHz                     ;
; N/A   ; None         ; 11.417 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[5]                                                                                                                                    ; clk50MHz                     ;
; N/A   ; None         ; 11.408 ns  ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1]                                                                                                                                    ; clk50MHz                     ;
; N/A   ; None         ; 7.495 ns   ; DIPSWITCH[0]                 ; T8052:inst|T51:core51|ACC[0]                                                                                                                                                                          ; clk50MHz                     ;
; N/A   ; None         ; 7.378 ns   ; DIPSWITCH[5]                 ; T8052:inst|T51:core51|ACC[5]                                                                                                                                                                          ; clk50MHz                     ;
; N/A   ; None         ; 7.343 ns   ; SWITCH3                      ; T8052:inst|T51:core51|ACC[3]                                                                                                                                                                          ; clk50MHz                     ;
; N/A   ; None         ; 7.336 ns   ; DIPSWITCH[7]                 ; T8052:inst|T51:core51|ACC[7]                                                                                                                                                                          ; clk50MHz                     ;
; N/A   ; None         ; 7.172 ns   ; SWITCH1                      ; T8052:inst|T51:core51|ACC[1]                                                                                                                                                                          ; clk50MHz                     ;
; N/A   ; None         ; 7.051 ns   ; DIPSWITCH[1]                 ; T8052:inst|T51:core51|ACC[1]                                                                                                                                                                          ; clk50MHz                     ;
; N/A   ; None         ; 7.016 ns   ; DIPSWITCH[6]                 ; T8052:inst|T51:core51|ACC[6]                                                                                                                                                                          ; clk50MHz                     ;
; N/A   ; None         ; 6.820 ns   ; SWITCH2                      ; T8052:inst|T51:core51|ACC[2]                                                                                                                                                                          ; clk50MHz                     ;
; N/A   ; None         ; 6.705 ns   ; DIPSWITCH[3]                 ; T8052:inst|T51:core51|ACC[3]                                                                                                                                                                          ; clk50MHz                     ;
; N/A   ; None         ; 6.704 ns   ; SWITCH4                      ; T8052:inst|T51:core51|ACC[4]                                                                                                                                                                          ; clk50MHz                     ;
; N/A   ; None         ; 6.487 ns   ; DIPSWITCH[2]                 ; T8052:inst|T51:core51|ACC[2]                                                                                                                                                                          ; clk50MHz                     ;
; N/A   ; None         ; 6.178 ns   ; DIPSWITCH[4]                 ; T8052:inst|T51:core51|ACC[4]                                                                                                                                                                          ; clk50MHz                     ;
; N/A   ; None         ; 1.055 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.276 ns   ; altera_internal_jtag         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.150 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.150 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[2]                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.197 ns  ; altera_internal_jtag         ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.404 ns  ; altera_internal_jtag         ; sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.406 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.583 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.767 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.767 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.767 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.767 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.767 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.074 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.074 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.074 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.074 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.074 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.124 ns  ; altera_internal_jtag         ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.125 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.586 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.683 ns  ; altera_internal_jtag         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.792 ns  ; altera_internal_jtag         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.846 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.846 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.911 ns  ; altera_internal_jtag         ; sld_signaltap:auto_signaltap_0|bypass_reg_out                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.952 ns  ; altera_internal_jtag         ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.981 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|HUB_BYPASS_REG                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.035 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.035 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.098 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[2]                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.100 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.301 ns  ; altera_internal_jtag         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.421 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.421 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.421 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2]                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.421 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.442 ns  ; altera_internal_jtag         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.445 ns  ; altera_internal_jtag         ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.485 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.508 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.508 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.508 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.648 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[9]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.674 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.804 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.805 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.816 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -3.013 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -3.015 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -3.015 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -3.017 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -3.019 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
+-------+--------------+------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+-------------------------------------------------------------------------------------+
; tco                                                                                 ;
+-------+--------------+------------+---------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                      ; To     ; From Clock ;
+-------+--------------+------------+---------------------------+--------+------------+
; N/A   ; None         ; 13.273 ns  ; T8052:inst|RAM_Addr_r[9]  ; DIG_4  ; clk50MHz   ;
; N/A   ; None         ; 13.188 ns  ; T8052:inst|RAM_Addr_r[6]  ; DIG_4  ; clk50MHz   ;
; N/A   ; None         ; 13.011 ns  ; T8052:inst|RAM_Addr_r[8]  ; DIG_4  ; clk50MHz   ;
; N/A   ; None         ; 12.819 ns  ; T8052:inst|RAM_Addr_r[7]  ; DIG_4  ; clk50MHz   ;
; N/A   ; None         ; 12.642 ns  ; T8052:inst|RAM_Addr_r[9]  ; DIG_3  ; clk50MHz   ;
; N/A   ; None         ; 12.557 ns  ; T8052:inst|RAM_Addr_r[6]  ; DIG_3  ; clk50MHz   ;
; N/A   ; None         ; 12.424 ns  ; T8052:inst|RAM_Addr_r[15] ; DIG_4  ; clk50MHz   ;
; N/A   ; None         ; 12.380 ns  ; T8052:inst|RAM_Addr_r[8]  ; DIG_3  ; clk50MHz   ;
; N/A   ; None         ; 12.327 ns  ; T8052:inst|RAM_Addr_r[3]  ; DIG_3  ; clk50MHz   ;
; N/A   ; None         ; 12.231 ns  ; T8052:inst|RAM_Addr_r[5]  ; DIG_3  ; clk50MHz   ;
; N/A   ; None         ; 12.216 ns  ; T8052:inst|RAM_Addr_r[3]  ; DIG_4  ; clk50MHz   ;
; N/A   ; None         ; 12.188 ns  ; T8052:inst|RAM_Addr_r[7]  ; DIG_3  ; clk50MHz   ;
; N/A   ; None         ; 12.143 ns  ; T8052:inst|RAM_Addr_r[14] ; DIG_4  ; clk50MHz   ;
; N/A   ; None         ; 12.120 ns  ; T8052:inst|RAM_Addr_r[5]  ; DIG_4  ; clk50MHz   ;
; N/A   ; None         ; 12.060 ns  ; T8052:inst|RAM_Addr_r[14] ; DIG_3  ; clk50MHz   ;
; N/A   ; None         ; 12.041 ns  ; T8052:inst|RAM_Addr_r[2]  ; DIG_3  ; clk50MHz   ;
; N/A   ; None         ; 11.946 ns  ; T8052:inst|RAM_Addr_r[13] ; DIG_4  ; clk50MHz   ;
; N/A   ; None         ; 11.930 ns  ; T8052:inst|RAM_Addr_r[2]  ; DIG_4  ; clk50MHz   ;
; N/A   ; None         ; 11.863 ns  ; T8052:inst|RAM_Addr_r[13] ; DIG_3  ; clk50MHz   ;
; N/A   ; None         ; 11.819 ns  ; T8052:inst|RAM_Addr_r[10] ; DIG_4  ; clk50MHz   ;
; N/A   ; None         ; 11.793 ns  ; T8052:inst|RAM_Addr_r[15] ; DIG_3  ; clk50MHz   ;
; N/A   ; None         ; 11.761 ns  ; T8052:inst|RAM_Addr_r[1]  ; DIG_4  ; clk50MHz   ;
; N/A   ; None         ; 11.678 ns  ; T8052:inst|RAM_Addr_r[1]  ; DIG_3  ; clk50MHz   ;
; N/A   ; None         ; 11.643 ns  ; T8052:inst|RAM_Addr_r[11] ; DIG_4  ; clk50MHz   ;
; N/A   ; None         ; 11.588 ns  ; T8052:inst|RAM_Addr_r[4]  ; DIG_3  ; clk50MHz   ;
; N/A   ; None         ; 11.587 ns  ; T8052:inst|RAM_Addr_r[0]  ; DIG_4  ; clk50MHz   ;
; N/A   ; None         ; 11.504 ns  ; T8052:inst|RAM_Addr_r[0]  ; DIG_3  ; clk50MHz   ;
; N/A   ; None         ; 11.477 ns  ; T8052:inst|RAM_Addr_r[4]  ; DIG_4  ; clk50MHz   ;
; N/A   ; None         ; 11.216 ns  ; T8052:inst|RAM_Addr_r[12] ; DIG_3  ; clk50MHz   ;
; N/A   ; None         ; 11.188 ns  ; T8052:inst|RAM_Addr_r[10] ; DIG_3  ; clk50MHz   ;
; N/A   ; None         ; 11.012 ns  ; T8052:inst|RAM_Addr_r[11] ; DIG_3  ; clk50MHz   ;
; N/A   ; None         ; 10.772 ns  ; T8052:inst|RAM_Addr_r[12] ; DIG_4  ; clk50MHz   ;
; N/A   ; None         ; 10.425 ns  ; wish_io:inst3|OUTPUT[2]   ; DIG_E  ; clk50MHz   ;
; N/A   ; None         ; 10.196 ns  ; wish_io:inst3|OUTPUT[5]   ; DIG_B  ; clk50MHz   ;
; N/A   ; None         ; 10.130 ns  ; wish_io:inst3|OUTPUT[6]   ; DIG_A  ; clk50MHz   ;
; N/A   ; None         ; 10.064 ns  ; wish_io:inst3|OUTPUT[3]   ; DIG_D  ; clk50MHz   ;
; N/A   ; None         ; 9.952 ns   ; wish_io:inst3|OUTPUT[1]   ; DIG_F  ; clk50MHz   ;
; N/A   ; None         ; 9.926 ns   ; wish_io:inst1|OUTPUT[4]   ; LED[4] ; clk50MHz   ;
; N/A   ; None         ; 9.860 ns   ; wish_io:inst3|OUTPUT[0]   ; DIG_G  ; clk50MHz   ;
; N/A   ; None         ; 9.697 ns   ; wish_io:inst3|OUTPUT[4]   ; DIG_C  ; clk50MHz   ;
; N/A   ; None         ; 9.364 ns   ; wish_io:inst1|OUTPUT[1]   ; LED[1] ; clk50MHz   ;
; N/A   ; None         ; 8.619 ns   ; wish_io:inst1|OUTPUT[2]   ; LED[2] ; clk50MHz   ;
; N/A   ; None         ; 8.547 ns   ; wish_io:inst1|OUTPUT[6]   ; LED[6] ; clk50MHz   ;
; N/A   ; None         ; 8.317 ns   ; wish_io:inst1|OUTPUT[5]   ; LED[5] ; clk50MHz   ;
; N/A   ; None         ; 8.259 ns   ; wish_io:inst1|OUTPUT[3]   ; LED[3] ; clk50MHz   ;
; N/A   ; None         ; 7.796 ns   ; wish_io:inst1|OUTPUT[7]   ; LED[7] ; clk50MHz   ;
+-------+--------------+------------+---------------------------+--------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 1.879 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                             ;
+---------------+-------------+------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack ; Required th ; Actual th  ; From                         ; To                                                                                                                                                                                                    ; To Clock                     ;
+---------------+-------------+------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A           ; None        ; 3.065 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.063 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.061 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.061 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.059 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.862 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.851 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.850 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.720 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.694 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[9]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.554 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.554 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.554 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.531 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.491 ns   ; altera_internal_jtag         ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.488 ns   ; altera_internal_jtag         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.467 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.467 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.467 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2]                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.467 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.347 ns   ; altera_internal_jtag         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.146 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.144 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[2]                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.081 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.081 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.027 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|HUB_BYPASS_REG                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.998 ns   ; altera_internal_jtag         ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.957 ns   ; altera_internal_jtag         ; sld_signaltap:auto_signaltap_0|bypass_reg_out                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.892 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.892 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.838 ns   ; altera_internal_jtag         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.729 ns   ; altera_internal_jtag         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.632 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.171 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.170 ns   ; altera_internal_jtag         ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.120 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.120 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.120 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.120 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.120 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.813 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.813 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.813 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.813 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.813 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.629 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.452 ns   ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.450 ns   ; altera_internal_jtag         ; sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.243 ns   ; altera_internal_jtag         ; T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.104 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.104 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[2]                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.230 ns  ; altera_internal_jtag         ; T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.009 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -6.132 ns  ; DIPSWITCH[4]                 ; T8052:inst|T51:core51|ACC[4]                                                                                                                                                                          ; clk50MHz                     ;
; N/A           ; None        ; -6.441 ns  ; DIPSWITCH[2]                 ; T8052:inst|T51:core51|ACC[2]                                                                                                                                                                          ; clk50MHz                     ;
; N/A           ; None        ; -6.658 ns  ; SWITCH4                      ; T8052:inst|T51:core51|ACC[4]                                                                                                                                                                          ; clk50MHz                     ;
; N/A           ; None        ; -6.659 ns  ; DIPSWITCH[3]                 ; T8052:inst|T51:core51|ACC[3]                                                                                                                                                                          ; clk50MHz                     ;
; N/A           ; None        ; -6.774 ns  ; SWITCH2                      ; T8052:inst|T51:core51|ACC[2]                                                                                                                                                                          ; clk50MHz                     ;
; N/A           ; None        ; -6.970 ns  ; DIPSWITCH[6]                 ; T8052:inst|T51:core51|ACC[6]                                                                                                                                                                          ; clk50MHz                     ;
; N/A           ; None        ; -7.005 ns  ; DIPSWITCH[1]                 ; T8052:inst|T51:core51|ACC[1]                                                                                                                                                                          ; clk50MHz                     ;
; N/A           ; None        ; -7.126 ns  ; SWITCH1                      ; T8052:inst|T51:core51|ACC[1]                                                                                                                                                                          ; clk50MHz                     ;
; N/A           ; None        ; -7.290 ns  ; DIPSWITCH[7]                 ; T8052:inst|T51:core51|ACC[7]                                                                                                                                                                          ; clk50MHz                     ;
; N/A           ; None        ; -7.297 ns  ; SWITCH3                      ; T8052:inst|T51:core51|ACC[3]                                                                                                                                                                          ; clk50MHz                     ;
; N/A           ; None        ; -7.332 ns  ; DIPSWITCH[5]                 ; T8052:inst|T51:core51|ACC[5]                                                                                                                                                                          ; clk50MHz                     ;
; N/A           ; None        ; -7.449 ns  ; DIPSWITCH[0]                 ; T8052:inst|T51:core51|ACC[0]                                                                                                                                                                          ; clk50MHz                     ;
; N/A           ; None        ; -11.362 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1]                                                                                                                                    ; clk50MHz                     ;
; N/A           ; None        ; -11.371 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[5]                                                                                                                                    ; clk50MHz                     ;
; N/A           ; None        ; -11.377 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[2]                                                                                                                                    ; clk50MHz                     ;
; N/A           ; None        ; -11.379 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[0]                                                                                                                                    ; clk50MHz                     ;
; N/A           ; None        ; -12.065 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[4]                                                                                                                                    ; clk50MHz                     ;
; N/A           ; None        ; -12.065 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[3]                                                                                                                                    ; clk50MHz                     ;
; N/A           ; None        ; -12.070 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[6]                                                                                                                                    ; clk50MHz                     ;
; N/A           ; None        ; -12.436 ns ; SWITCH1                      ; T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[7]                                                                                                                                    ; clk50MHz                     ;
+---------------+-------------+------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 178 04/27/2006 SJ Web Edition
    Info: Processing started: Tue Aug 01 21:12:21 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex14 -c ex14 --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Info: Found timing assignments -- calculating delays
Info: Slack time is 5.216 ns for clock "altpll0:inst4|altpll:altpll_component|_clk0" between source register "T8052:inst|T51:core51|Inst[4]" and destination memory "T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11"
    Info: Fmax is 35.57 MHz (period= 28.117 ns)
    Info: + Largest register to memory requirement is 33.048 ns
        Info: + Setup relationship between source and destination is 33.333 ns
            Info: + Latch edge is 34.586 ns
                Info: Clock period of Destination clock "altpll0:inst4|altpll:altpll_component|_clk0" is 33.333 ns with  offset of 1.253 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 1.253 ns
                Info: Clock period of Source clock "altpll0:inst4|altpll:altpll_component|_clk0" is 33.333 ns with  offset of 1.253 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.005 ns
            Info: + Shortest clock path from clock "altpll0:inst4|altpll:altpll_component|_clk0" to destination memory is 2.174 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1139; CLK Node = 'altpll0:inst4|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.535 ns) + CELL(0.639 ns) = 2.174 ns; Loc. = M4K_X19_Y7; Fanout = 1; MEM Node = 'T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11'
                Info: Total cell delay = 0.639 ns ( 29.39 % )
                Info: Total interconnect delay = 1.535 ns ( 70.61 % )
            Info: - Longest clock path from clock "altpll0:inst4|altpll:altpll_component|_clk0" to source register is 2.179 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1139; CLK Node = 'altpll0:inst4|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.550 ns) + CELL(0.629 ns) = 2.179 ns; Loc. = LC_X29_Y16_N8; Fanout = 63; REG Node = 'T8052:inst|T51:core51|Inst[4]'
                Info: Total cell delay = 0.629 ns ( 28.87 % )
                Info: Total interconnect delay = 1.550 ns ( 71.13 % )
        Info: - Micro clock to output delay of source is 0.198 ns
        Info: - Micro setup delay of destination is 0.082 ns
    Info: - Longest register to memory delay is 27.832 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X29_Y16_N8; Fanout = 63; REG Node = 'T8052:inst|T51:core51|Inst[4]'
        Info: 2: + IC(1.682 ns) + CELL(0.522 ns) = 2.204 ns; Loc. = LC_X27_Y17_N4; Fanout = 8; COMB Node = 'T8052:inst|T51:core51|Equal15~24'
        Info: 3: + IC(1.173 ns) + CELL(0.258 ns) = 3.635 ns; Loc. = LC_X29_Y17_N9; Fanout = 6; COMB Node = 'T8052:inst|T51:core51|process0~229'
        Info: 4: + IC(1.138 ns) + CELL(0.258 ns) = 5.031 ns; Loc. = LC_X29_Y15_N7; Fanout = 2; COMB Node = 'T8052:inst|T51:core51|Int_AddrA[5]~16911'
        Info: 5: + IC(1.127 ns) + CELL(0.101 ns) = 6.259 ns; Loc. = LC_X29_Y18_N8; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|Int_AddrA[5]~16929'
        Info: 6: + IC(1.413 ns) + CELL(0.390 ns) = 8.062 ns; Loc. = LC_X31_Y16_N0; Fanout = 3; COMB Node = 'T8052:inst|T51:core51|Int_AddrA[5]~16932'
        Info: 7: + IC(0.379 ns) + CELL(0.390 ns) = 8.831 ns; Loc. = LC_X31_Y16_N7; Fanout = 2; COMB Node = 'T8052:inst|T51:core51|Int_AddrA[5]~17014'
        Info: 8: + IC(0.403 ns) + CELL(0.258 ns) = 9.492 ns; Loc. = LC_X31_Y16_N2; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|Int_AddrA[6]~16943'
        Info: 9: + IC(0.653 ns) + CELL(0.258 ns) = 10.403 ns; Loc. = LC_X30_Y16_N2; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|Int_AddrA[6]~16944'
        Info: 10: + IC(1.350 ns) + CELL(0.258 ns) = 12.011 ns; Loc. = LC_X35_Y16_N5; Fanout = 3; COMB Node = 'T8052:inst|T51:core51|Int_AddrA[6]~16945'
        Info: 11: + IC(0.354 ns) + CELL(0.390 ns) = 12.755 ns; Loc. = LC_X35_Y16_N1; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|Equal23~65'
        Info: 12: + IC(1.662 ns) + CELL(0.258 ns) = 14.675 ns; Loc. = LC_X37_Y15_N4; Fanout = 3; COMB Node = 'T8052:inst|T51:core51|Equal23~66'
        Info: 13: + IC(0.601 ns) + CELL(0.390 ns) = 15.666 ns; Loc. = LC_X38_Y15_N4; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|Stall_pipe~765'
        Info: 14: + IC(1.020 ns) + CELL(0.258 ns) = 16.944 ns; Loc. = LC_X36_Y15_N2; Fanout = 2; COMB Node = 'T8052:inst|T51:core51|Stall_pipe~766'
        Info: 15: + IC(2.398 ns) + CELL(0.258 ns) = 19.600 ns; Loc. = LC_X22_Y16_N9; Fanout = 2; COMB Node = 'T8052:inst|T51:core51|Stall_pipe~767'
        Info: 16: + IC(1.055 ns) + CELL(0.101 ns) = 20.756 ns; Loc. = LC_X18_Y16_N0; Fanout = 3; COMB Node = 'T8052:inst|T51:core51|ROM_Addr[6]~4863'
        Info: 17: + IC(0.403 ns) + CELL(0.101 ns) = 21.260 ns; Loc. = LC_X18_Y16_N7; Fanout = 2; COMB Node = 'T8052:inst|T51:core51|ROM_Addr[11]~4869'
        Info: 18: + IC(0.389 ns) + CELL(0.258 ns) = 21.907 ns; Loc. = LC_X18_Y16_N9; Fanout = 3; COMB Node = 'T8052:inst|T51:core51|ROM_Addr[11]~4872'
        Info: 19: + IC(0.619 ns) + CELL(0.390 ns) = 22.916 ns; Loc. = LC_X17_Y16_N3; Fanout = 1; COMB Node = 'T8052:inst|T51:core51|ROM_Addr[12]~4885'
        Info: 20: + IC(1.040 ns) + CELL(0.101 ns) = 24.057 ns; Loc. = LC_X18_Y16_N2; Fanout = 2; COMB Node = 'T8052:inst|T51:core51|ROM_Addr[12]~4886'
        Info: 21: + IC(0.389 ns) + CELL(0.258 ns) = 24.704 ns; Loc. = LC_X18_Y16_N1; Fanout = 225; COMB Node = 'T8052:inst|T51:core51|ROM_Addr[12]~4887'
        Info: 22: + IC(2.274 ns) + CELL(0.854 ns) = 27.832 ns; Loc. = M4K_X19_Y7; Fanout = 1; MEM Node = 'T8052:inst|rom_cyclone:Altera_rom|altsyncram:altsyncram_component|altsyncram_lak1:auto_generated|altsyncram_ien2:altsyncram1|ram_block3a0~porta_address_reg11'
        Info: Total cell delay = 6.310 ns ( 22.67 % )
        Info: Total interconnect delay = 21.522 ns ( 77.33 % )
Info: No valid register-to-register data paths exist for clock "clk50MHz"
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 54.96 MHz between source register "T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]" and destination register "sld_hub:sld_hub_inst|hub_tdo" (period= 18.196 ns)
    Info: + Longest register to register delay is 8.921 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X32_Y18_N2; Fanout = 2; REG Node = 'T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]'
        Info: 2: + IC(2.465 ns) + CELL(0.258 ns) = 2.723 ns; Loc. = LC_X16_Y17_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|hub_tdo~1672'
        Info: 3: + IC(1.415 ns) + CELL(0.258 ns) = 4.396 ns; Loc. = LC_X11_Y18_N1; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|hub_tdo~1673'
        Info: 4: + IC(1.005 ns) + CELL(0.258 ns) = 5.659 ns; Loc. = LC_X15_Y18_N7; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|hub_tdo~1674'
        Info: 5: + IC(1.118 ns) + CELL(0.258 ns) = 7.035 ns; Loc. = LC_X15_Y14_N7; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|hub_tdo~1680'
        Info: 6: + IC(1.349 ns) + CELL(0.537 ns) = 8.921 ns; Loc. = LC_X13_Y16_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst|hub_tdo'
        Info: Total cell delay = 1.569 ns ( 17.59 % )
        Info: Total interconnect delay = 7.352 ns ( 82.41 % )
    Info: - Smallest clock skew is 0.054 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.795 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 646; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(4.166 ns) + CELL(0.629 ns) = 4.795 ns; Loc. = LC_X13_Y16_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst|hub_tdo'
            Info: Total cell delay = 0.629 ns ( 13.12 % )
            Info: Total interconnect delay = 4.166 ns ( 86.88 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.741 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 646; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(4.112 ns) + CELL(0.629 ns) = 4.741 ns; Loc. = LC_X32_Y18_N2; Fanout = 2; REG Node = 'T8052:inst|xram_cyclone:Altera_ram|altsyncram:altsyncram_component|altsyncram_ulh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]'
            Info: Total cell delay = 0.629 ns ( 13.27 % )
            Info: Total interconnect delay = 4.112 ns ( 86.73 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Micro setup delay of destination is 0.033 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two
Info: Minimum slack time is 727 ps for clock "altpll0:inst4|altpll:altpll_component|_clk0" between source register "T8052:inst|T51:core51|PC[10]" and destination register "T8052:inst|T51:core51|PC[10]"
    Info: + Shortest register to register delay is 0.542 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y17_N7; Fanout = 18; REG Node = 'T8052:inst|T51:core51|PC[10]'
        Info: 2: + IC(0.000 ns) + CELL(0.542 ns) = 0.542 ns; Loc. = LC_X22_Y17_N7; Fanout = 18; REG Node = 'T8052:inst|T51:core51|PC[10]'
        Info: Total cell delay = 0.542 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.185 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 1.253 ns
                Info: Clock period of Destination clock "altpll0:inst4|altpll:altpll_component|_clk0" is 33.333 ns with  offset of 1.253 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 1.253 ns
                Info: Clock period of Source clock "altpll0:inst4|altpll:altpll_component|_clk0" is 33.333 ns with  offset of 1.253 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst4|altpll:altpll_component|_clk0" to destination register is 2.232 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1139; CLK Node = 'altpll0:inst4|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.603 ns) + CELL(0.629 ns) = 2.232 ns; Loc. = LC_X22_Y17_N7; Fanout = 18; REG Node = 'T8052:inst|T51:core51|PC[10]'
                Info: Total cell delay = 0.629 ns ( 28.18 % )
                Info: Total interconnect delay = 1.603 ns ( 71.82 % )
            Info: - Shortest clock path from clock "altpll0:inst4|altpll:altpll_component|_clk0" to source register is 2.232 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1139; CLK Node = 'altpll0:inst4|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.603 ns) + CELL(0.629 ns) = 2.232 ns; Loc. = LC_X22_Y17_N7; Fanout = 18; REG Node = 'T8052:inst|T51:core51|PC[10]'
                Info: Total cell delay = 0.629 ns ( 28.18 % )
                Info: Total interconnect delay = 1.603 ns ( 71.82 % )
        Info: - Micro clock to output delay of source is 0.198 ns
        Info: + Micro hold delay of destination is 0.013 ns
Info: tsu for register "T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[7]" (data pin = "SWITCH1", clock pin = "clk50MHz") is 12.482 ns
    Info: + Longest pin to register delay is 15.873 ns
        Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_T15; Fanout = 2; PIN Node = 'SWITCH1'
        Info: 2: + IC(9.247 ns) + CELL(0.390 ns) = 10.942 ns; Loc. = LC_X8_Y13_N6; Fanout = 452; COMB Node = 'inst5'
        Info: 3: + IC(4.164 ns) + CELL(0.767 ns) = 15.873 ns; Loc. = LC_X30_Y13_N9; Fanout = 2; REG Node = 'T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[7]'
        Info: Total cell delay = 2.462 ns ( 15.51 % )
        Info: Total interconnect delay = 13.411 ns ( 84.49 % )
    Info: + Micro setup delay of destination is 0.033 ns
    Info: - Offset between input clock "clk50MHz" and output clock "altpll0:inst4|altpll:altpll_component|_clk0" is 1.253 ns
    Info: - Shortest clock path from clock "altpll0:inst4|altpll:altpll_component|_clk0" to destination register is 2.171 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1139; CLK Node = 'altpll0:inst4|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.542 ns) + CELL(0.629 ns) = 2.171 ns; Loc. = LC_X30_Y13_N9; Fanout = 2; REG Node = 'T8052:inst|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[7]'
        Info: Total cell delay = 0.629 ns ( 28.97 % )
        Info: Total interconnect delay = 1.542 ns ( 71.03 % )
Info: tco from clock "clk50MHz" to destination pin "DIG_4" through register "T8052:inst|RAM_Addr_r[9]" is 13.273 ns
    Info: + Offset between input clock "clk50MHz" and output clock "altpll0:inst4|altpll:altpll_component|_clk0" is 1.253 ns
    Info: + Longest clock path from clock "altpll0:inst4|altpll:altpll_component|_clk0" to source register is 2.112 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1139; CLK Node = 'altpll0:inst4|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.483 ns) + CELL(0.629 ns) = 2.112 ns; Loc. = LC_X35_Y11_N1; Fanout = 9; REG Node = 'T8052:inst|RAM_Addr_r[9]'
        Info: Total cell delay = 0.629 ns ( 29.78 % )
        Info: Total interconnect delay = 1.483 ns ( 70.22 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Longest register to pin delay is 9.710 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X35_Y11_N1; Fanout = 9; REG Node = 'T8052:inst|RAM_Addr_r[9]'
        Info: 2: + IC(1.600 ns) + CELL(0.522 ns) = 2.122 ns; Loc. = LC_X32_Y10_N5; Fanout = 1; COMB Node = 'wishbone_decoder:inst8|Equal0~153'
        Info: 3: + IC(0.367 ns) + CELL(0.390 ns) = 2.879 ns; Loc. = LC_X32_Y10_N2; Fanout = 3; COMB Node = 'wishbone_decoder:inst8|Equal0~154'
        Info: 4: + IC(0.387 ns) + CELL(0.522 ns) = 3.788 ns; Loc. = LC_X32_Y10_N0; Fanout = 9; COMB Node = 'wishbone_decoder:inst8|Equal0~155'
        Info: 5: + IC(4.043 ns) + CELL(1.879 ns) = 9.710 ns; Loc. = PIN_D15; Fanout = 0; PIN Node = 'DIG_4'
        Info: Total cell delay = 3.313 ns ( 34.12 % )
        Info: Total interconnect delay = 6.397 ns ( 65.88 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 1.879 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(1.879 ns) = 1.879 ns; Loc. = PIN_H15; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 1.879 ns ( 100.00 % )
Info: th for register "sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]" (data pin = "altera_internal_jtag~TMSUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 3.065 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.762 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 646; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(4.133 ns) + CELL(0.629 ns) = 4.762 ns; Loc. = LC_X13_Y13_N0; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]'
        Info: Total cell delay = 0.629 ns ( 13.21 % )
        Info: Total interconnect delay = 4.133 ns ( 86.79 % )
    Info: + Micro hold delay of destination is 0.013 ns
    Info: - Shortest pin to register delay is 1.710 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 22; PIN Node = 'altera_internal_jtag~TMSUTAP'
        Info: 2: + IC(1.287 ns) + CELL(0.423 ns) = 1.710 ns; Loc. = LC_X13_Y13_N0; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]'
        Info: Total cell delay = 0.423 ns ( 24.74 % )
        Info: Total interconnect delay = 1.287 ns ( 75.26 % )
Info: All timing requirements were met. See Report window for more details.
Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Processing ended: Tue Aug 01 21:12:32 2006
    Info: Elapsed time: 00:00:11


