[2025-09-17 04:33:30] START suite=qualcomm_srv trace=srv399_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv399_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2578790 heartbeat IPC: 3.878 cumulative IPC: 3.878 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4999204 heartbeat IPC: 4.132 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4999204 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4999204 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13157305 heartbeat IPC: 1.226 cumulative IPC: 1.226 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21301449 heartbeat IPC: 1.228 cumulative IPC: 1.227 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 29446540 heartbeat IPC: 1.228 cumulative IPC: 1.227 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 37568009 heartbeat IPC: 1.231 cumulative IPC: 1.228 (Simulation time: 00 hr 05 min 36 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 45697566 heartbeat IPC: 1.23 cumulative IPC: 1.229 (Simulation time: 00 hr 06 min 39 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 53822098 heartbeat IPC: 1.231 cumulative IPC: 1.229 (Simulation time: 00 hr 07 min 47 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv399_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 62063532 heartbeat IPC: 1.213 cumulative IPC: 1.227 (Simulation time: 00 hr 08 min 56 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 70343853 heartbeat IPC: 1.208 cumulative IPC: 1.224 (Simulation time: 00 hr 10 min 02 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 78622739 heartbeat IPC: 1.208 cumulative IPC: 1.222 (Simulation time: 00 hr 11 min 06 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 81899556 cumulative IPC: 1.221 (Simulation time: 00 hr 12 min 13 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 81899556 cumulative IPC: 1.221 (Simulation time: 00 hr 12 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv399_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.221 instructions: 100000003 cycles: 81899556
CPU 0 Branch Prediction Accuracy: 92.66% MPKI: 13.04 Average ROB Occupancy at Mispredict: 29.37
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08526
BRANCH_INDIRECT: 0.3703
BRANCH_CONDITIONAL: 11.21
BRANCH_DIRECT_CALL: 0.4204
BRANCH_INDIRECT_CALL: 0.5448
BRANCH_RETURN: 0.4058


====Backend Stall Breakdown====
ROB_STALL: 11760
LQ_STALL: 0
SQ_STALL: 60890


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 2.8282828

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 11760

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 4158

cpu0->cpu0_STLB TOTAL        ACCESS:    2121747 HIT:    2121109 MISS:        638 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2121747 HIT:    2121109 MISS:        638 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 100.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9468711 HIT:    8807938 MISS:     660773 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7742035 HIT:    7141643 MISS:     600392 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     580350 HIT:     533082 MISS:      47268 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1145189 HIT:    1132712 MISS:      12477 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1137 HIT:        501 MISS:        636 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.09 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15843392 HIT:    7701679 MISS:    8141713 MSHR_MERGE:    2030553
cpu0->cpu0_L1I LOAD         ACCESS:   15843392 HIT:    7701679 MISS:    8141713 MSHR_MERGE:    2030553
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.44 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30603412 HIT:   26702788 MISS:    3900624 MSHR_MERGE:    1688255
cpu0->cpu0_L1D LOAD         ACCESS:   16720222 HIT:   14592000 MISS:    2128222 MSHR_MERGE:     497342
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13881914 HIT:   12110675 MISS:    1771239 MSHR_MERGE:    1190887
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1276 HIT:        113 MISS:       1163 MSHR_MERGE:         26
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.42 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12988109 HIT:   10705787 MISS:    2282322 MSHR_MERGE:    1149396
cpu0->cpu0_ITLB LOAD         ACCESS:   12988109 HIT:   10705787 MISS:    2282322 MSHR_MERGE:    1149396
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.014 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29089666 HIT:   27767410 MISS:    1322256 MSHR_MERGE:     333434
cpu0->cpu0_DTLB LOAD         ACCESS:   29089666 HIT:   27767410 MISS:    1322256 MSHR_MERGE:     333434
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.072 cycles
cpu0->LLC TOTAL        ACCESS:     739090 HIT:     729611 MISS:       9479 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     600392 HIT:     591075 MISS:       9317 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      47267 HIT:      47267 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      90795 HIT:      90791 MISS:          4 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        636 HIT:        478 MISS:        158 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         19
  ROW_BUFFER_MISS:       9456
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          3
  FULL:          0
Channel 0 REFRESHES ISSUED:       6825

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       548490       534725        61929          646
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6           58           34           18
  STLB miss resolved @ L2C                0           29          267          234           30
  STLB miss resolved @ LLC                0           43          212          283           19
  STLB miss resolved @ MEM                0            0           58           85           84

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             200471        43258      1572991        86667            8
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            9            3            0
  STLB miss resolved @ L2C                0            2            4            2            0
  STLB miss resolved @ LLC                0           10           19           27            0
  STLB miss resolved @ MEM                0            0            1            7            0
[2025-09-17 04:45:44] END   suite=qualcomm_srv trace=srv399_ap (rc=0)
