// Seed: 3948504846
`define pp_5 0
`define pp_6 0
`timescale 1ps / 1ps
module module_0 (
    input reg id_0,
    output id_1,
    output logic id_2,
    input logic id_3,
    output reg id_4
);
  logic id_5;
  reg   id_6 = 1 > 1;
  always @(~1 or 1'h0) begin
    SystemTFIdentifier(id_5 << 1 - 1);
  end
  always @(1) begin
    if (1) begin
      if (id_5) id_4 <= 1;
      else begin
        id_6 <= 1'b0;
      end
    end else if (id_0) id_6 <= id_0;
    id_1 <= 1;
  end
endmodule
