<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ECE281_Lab1_Celiano.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="ECE281_Celiano_Lab1_Top.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ECE281_Celiano_Lab1_Top_ECE281_Celiano_Lab1_Top_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ECE281_Celiano_Lab1_Top_ECE281_Celiano_Lab1_Top_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ECE281_Celiano_Lab1_Top_ECE281_Celiano_Lab1_Top_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ECE281_Celiano_Lab1_Top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ECE281_Celiano_Lab1_display_en.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="ECE281_Celiano_Lab1_display_en.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ECE281_Celiano_Lab1_display_en_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ECE281_Lab1_Celiano_sseg_decoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="ECE281_Lab1_Celiano_sseg_decoder.vhf"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ECE281_Lab1_Celiano_sseg_decoder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1422826616" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1422826616">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422849494" xil_pn:in_ck="725694991823701691" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1422849494">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ECE281_Lab1_Celiano_disp_tb.vhd"/>
      <outfile xil_pn:name="ECE281_Lab1_Celiano_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1422827559" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7460258811545775827" xil_pn:start_ts="1422827559">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422827562" xil_pn:in_ck="-5791885401388285786" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-274093118915761963" xil_pn:start_ts="1422827559">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ECE281_Celiano_Lab1_Top.vhf"/>
      <outfile xil_pn:name="ECE281_Celiano_Lab1_display_en.vhf"/>
      <outfile xil_pn:name="ECE281_Lab1_Celiano_sseg_decoder.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1422826523" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7424155430559196952" xil_pn:start_ts="1422826523">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422849494" xil_pn:in_ck="472984529629629363" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1422849494">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ECE281_Celiano_Lab1_Top.vhf"/>
      <outfile xil_pn:name="ECE281_Celiano_Lab1_display_en.vhf"/>
      <outfile xil_pn:name="ECE281_Lab1_Celiano_disp_tb.vhd"/>
      <outfile xil_pn:name="ECE281_Lab1_Celiano_sseg_decoder.vhf"/>
      <outfile xil_pn:name="ECE281_Lab1_Celiano_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1422849504" xil_pn:in_ck="472984529629629363" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5338037039494930238" xil_pn:start_ts="1422849494">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ECE281_Celiano_Lab1_Top_ECE281_Celiano_Lab1_Top_sch_tb_beh.prj"/>
      <outfile xil_pn:name="ECE281_Celiano_Lab1_Top_ECE281_Celiano_Lab1_Top_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1422849504" xil_pn:in_ck="-7458890984939568835" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4555377705356540241" xil_pn:start_ts="1422849504">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ECE281_Celiano_Lab1_Top_ECE281_Celiano_Lab1_Top_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
