{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594502623483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594502623483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 11 17:23:43 2020 " "Processing started: Sat Jul 11 17:23:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594502623483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594502623483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj1 -c proj1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj1 -c proj1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594502623483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594502623675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594502623676 ""}
{ "Warning" "WSGN_SEARCH_FILE" "proj1.v 7 7 " "Using design file proj1.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 proj1 " "Found entity 1: proj1" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594502630338 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram " "Found entity 2: ram" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594502630338 ""} { "Info" "ISGN_ENTITY_NAME" "3 registers " "Found entity 3: registers" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594502630338 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath " "Found entity 4: datapath" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594502630338 ""} { "Info" "ISGN_ENTITY_NAME" "5 ctr " "Found entity 5: ctr" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594502630338 ""} { "Info" "ISGN_ENTITY_NAME" "6 alu " "Found entity 6: alu" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594502630338 ""} { "Info" "ISGN_ENTITY_NAME" "7 proj1_tb " "Found entity 7: proj1_tb" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594502630338 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1594502630338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zflag proj1.v(15) " "Verilog HDL Implicit Net warning at proj1.v(15): created implicit net for \"zflag\"" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594502630339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxPC proj1.v(15) " "Verilog HDL Implicit Net warning at proj1.v(15): created implicit net for \"muxPC\"" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594502630339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxMAR proj1.v(15) " "Verilog HDL Implicit Net warning at proj1.v(15): created implicit net for \"muxMAR\"" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594502630339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxACC proj1.v(15) " "Verilog HDL Implicit Net warning at proj1.v(15): created implicit net for \"muxACC\"" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594502630339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loadMAR proj1.v(15) " "Verilog HDL Implicit Net warning at proj1.v(15): created implicit net for \"loadMAR\"" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594502630339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loadPC proj1.v(15) " "Verilog HDL Implicit Net warning at proj1.v(15): created implicit net for \"loadPC\"" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594502630339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loadACC proj1.v(15) " "Verilog HDL Implicit Net warning at proj1.v(15): created implicit net for \"loadACC\"" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594502630339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loadMDR proj1.v(15) " "Verilog HDL Implicit Net warning at proj1.v(15): created implicit net for \"loadMDR\"" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594502630339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loadIR proj1.v(15) " "Verilog HDL Implicit Net warning at proj1.v(15): created implicit net for \"loadIR\"" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594502630339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opALU proj1.v(15) " "Verilog HDL Implicit Net warning at proj1.v(15): created implicit net for \"opALU\"" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594502630339 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemRW proj1.v(15) " "Verilog HDL Implicit Net warning at proj1.v(15): created implicit net for \"MemRW\"" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594502630339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj1 " "Elaborating entity \"proj1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594502630341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:r1 " "Elaborating entity \"ram\" for hierarchy \"ram:r1\"" {  } { { "proj1.v" "r1" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594502630342 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout proj1.v(34) " "Verilog HDL Always Construct warning at proj1.v(34): inferring latch(es) for variable \"dout\", which holds its previous value in one or more paths through the always construct" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1594502630342 "|proj1|ram:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] proj1.v(34) " "Inferred latch for \"dout\[0\]\" at proj1.v(34)" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594502630342 "|proj1|ram:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] proj1.v(34) " "Inferred latch for \"dout\[1\]\" at proj1.v(34)" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594502630342 "|proj1|ram:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] proj1.v(34) " "Inferred latch for \"dout\[2\]\" at proj1.v(34)" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594502630342 "|proj1|ram:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] proj1.v(34) " "Inferred latch for \"dout\[3\]\" at proj1.v(34)" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594502630342 "|proj1|ram:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] proj1.v(34) " "Inferred latch for \"dout\[4\]\" at proj1.v(34)" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594502630342 "|proj1|ram:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] proj1.v(34) " "Inferred latch for \"dout\[5\]\" at proj1.v(34)" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594502630343 "|proj1|ram:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] proj1.v(34) " "Inferred latch for \"dout\[6\]\" at proj1.v(34)" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594502630343 "|proj1|ram:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] proj1.v(34) " "Inferred latch for \"dout\[7\]\" at proj1.v(34)" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594502630343 "|proj1|ram:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] proj1.v(34) " "Inferred latch for \"dout\[8\]\" at proj1.v(34)" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594502630343 "|proj1|ram:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] proj1.v(34) " "Inferred latch for \"dout\[9\]\" at proj1.v(34)" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594502630343 "|proj1|ram:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] proj1.v(34) " "Inferred latch for \"dout\[10\]\" at proj1.v(34)" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594502630343 "|proj1|ram:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] proj1.v(34) " "Inferred latch for \"dout\[11\]\" at proj1.v(34)" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594502630343 "|proj1|ram:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] proj1.v(34) " "Inferred latch for \"dout\[12\]\" at proj1.v(34)" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594502630343 "|proj1|ram:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] proj1.v(34) " "Inferred latch for \"dout\[13\]\" at proj1.v(34)" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594502630343 "|proj1|ram:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] proj1.v(34) " "Inferred latch for \"dout\[14\]\" at proj1.v(34)" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594502630343 "|proj1|ram:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] proj1.v(34) " "Inferred latch for \"dout\[15\]\" at proj1.v(34)" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594502630343 "|proj1|ram:r1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctr ctr:c1 " "Elaborating entity \"ctr\" for hierarchy \"ctr:c1\"" {  } { { "proj1.v" "c1" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594502630343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath\"" {  } { { "proj1.v" "datapath" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594502630344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proj1.v(124) " "Verilog HDL assignment warning at proj1.v(124): truncated value with size 32 to match size of target (1)" {  } { { "proj1.v" "" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594502630345 "|proj1|datapath:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers datapath:datapath\|registers:registers " "Elaborating entity \"registers\" for hierarchy \"datapath:datapath\|registers:registers\"" {  } { { "proj1.v" "registers" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594502630345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:datapath\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"datapath:datapath\|alu:alu\"" {  } { { "proj1.v" "alu" { Text "C:/Users/Johnathan/OneDrive - North Carolina State University/Fall2018/ECE_310/Project1/proj1.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594502630346 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594502632267 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7264 " "Implemented 7264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594502632360 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594502632360 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7237 " "Implemented 7237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594502632360 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594502632360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594502632477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 11 17:23:52 2020 " "Processing ended: Sat Jul 11 17:23:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594502632477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594502632477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594502632477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594502632477 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1594502633512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594502633513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 11 17:23:53 2020 " "Processing started: Sat Jul 11 17:23:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594502633513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1594502633513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off proj1 -c proj1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off proj1 -c proj1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1594502633513 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1594502633569 ""}
{ "Info" "0" "" "Project  = proj1" {  } {  } 0 0 "Project  = proj1" 0 0 "Fitter" 0 0 1594502633569 ""}
{ "Info" "0" "" "Revision = proj1" {  } {  } 0 0 "Revision = proj1" 0 0 "Fitter" 0 0 1594502633569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1594502633638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1594502633639 ""}
{ "Error" "EMPP_MPP_DEVICE_CAPABILITY_EXCEEDED_DETAILED" "Logic cell 7237 2210 " "Design requires 7237 Logic cell resources -- too many to fit in 2210 available in the selected device or any device in the device family" {  } {  } 0 119027 "Design requires %2!d! %1!s! resources -- too many to fit in %3!d! available in the selected device or any device in the device family" 0 0 "Fitter" 0 -1 1594502633683 ""}
{ "Error" "EMPP_MPP_NO_DEVICE_FOUND" "" "Cannot find device that meets Compiler settings specifications" {  } {  } 0 119003 "Cannot find device that meets Compiler settings specifications" 0 0 "Fitter" 0 -1 1594502633683 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 1  Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594502633785 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 11 17:23:53 2020 " "Processing ended: Sat Jul 11 17:23:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594502633785 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594502633785 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594502633785 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1594502633785 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1594502634365 ""}
