{
    "rfsoc4x2":{
        "name": "RFSoC4x2",
        "fullpath": "",
        "tag": "xps:xsg",
        "hw_sys": "rfsoc4x2:xczu48dr",
        "clk_src": "adc_clk",
        "clk_rate": 245.76,
        "pl_clk_rate": 122.88,
        "sample_period": 1,
        "synthesis_tool": "XST"
    },
    "gpio": {
        "name": "gpio",
        "fullpath": "",
        "tag": "xps:gpio",
        "io_group": "ROACH:led",
        "io_group_real": "gpio",
        "io_group_custom": 0,
        "io_dir": "out",
        "arith_type": "Boolean",
        "bitwidth": 1,
        "bin_pt": 0,
        "bit_index": 0,
        "sample_period": 1,
        "use_single_ended": "off",
        "use_ddr": "off",
        "reg_iob": "on",
        "reg_clk_phase": 0,
        "termination": "None",
        "use_iodelay": "off"
    },
    "swreg":{
        "name": "wreg",
        "fullpath": "",
        "tag": "xps:sw_reg",
        "io_dir": "From Processor",
        "io_delay": 0,
        "init_val": 0,
        "sample_period": 1,
        "names": "reg",
        "bitwidths": 1,
        "bin_pts": 0,
        "arith_types": 2,
        "sim_port": "on",
        "show_format": "on"
    },
    "adder":
    {
        "name": "adder",
        "fullpath": "",
        "tag": "dsp:adder",
        "a_bitwidth": 32,
        "b_bitwidth": 32,
        "c_bitwidth": 32
    }
}