irun(64): 15.10-s014: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.10-s014: Started on Jun 14, 2018 at 19:20:30 IDT
irun
	-f Decoder_3_8_tb.f
		Decoder_3_8_tb.v
		../../verilog_modules/Decoder_3_8/Decoder_3_8.v
		-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt.v
		-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt_udp.v
	-debug
	-nospecify
Loading snapshot worklib.Decoder_3_8_tb:v .................... Done
ncsim> source /opt/cadence/INCISIV/151/tools/inca/files/ncsimrc
ncsim> run
		time:	in	out
                   0:	000	01111111
                   1:	001	11110111
                   2:	010	11011111
                   3:	011	11111101
                   4:	100	10111111
                   5:	101	11111011
                   6:	110	11101111
                   7:	111	11111110
Simulation complete via $finish(1) at time 11 NS + 0
./Decoder_3_8_tb.v:36 			#4 $finish;			
ncsim> exit
TOOL:	irun(64)	15.10-s014: Exiting on Jun 14, 2018 at 19:20:31 IDT  (total: 00:00:01)
