<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMInstructionSelector.cpp source code [llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ARMInstructionSelector.cpp.html'>ARMInstructionSelector.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- ARMInstructionSelector.cpp ----------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file implements the targeting of the InstructionSelector class for ARM.</i></td></tr>
<tr><th id="10">10</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="ARMRegisterBankInfo.h.html">"ARMRegisterBankInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="ARMSubtarget.h.html">"ARMSubtarget.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="ARMTargetMachine.h.html">"ARMTargetMachine.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html">"llvm/CodeGen/GlobalISel/InstructionSelector.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h.html">"llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "arm-isel"</u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>namespace</b> {</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_PREDICATE_BITSET" data-ref="_M/GET_GLOBALISEL_PREDICATE_BITSET">GET_GLOBALISEL_PREDICATE_BITSET</dfn></u></td></tr>
<tr><th id="29">29</th><td><u>#include <span class='error' title="&apos;ARMGenGlobalISel.inc&apos; file not found">"ARMGenGlobalISel.inc"</span></u></td></tr>
<tr><th id="30">30</th><td><u>#undef <a class="macro" href="#28" data-ref="_M/GET_GLOBALISEL_PREDICATE_BITSET">GET_GLOBALISEL_PREDICATE_BITSET</a></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::ARMInstructionSelector" title='(anonymous namespace)::ARMInstructionSelector' data-ref="(anonymousnamespace)::ARMInstructionSelector">ARMInstructionSelector</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a> {</td></tr>
<tr><th id="33">33</th><td><b>public</b>:</td></tr>
<tr><th id="34">34</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_122ARMInstructionSelectorC1ERKN4llvm20ARMBaseTargetMachineERKNS1_12ARMSubtargetERKNS1_19ARMRegisterBankInfoE" title='(anonymous namespace)::ARMInstructionSelector::ARMInstructionSelector' data-type='void (anonymous namespace)::ARMInstructionSelector::ARMInstructionSelector(const llvm::ARMBaseTargetMachine &amp; TM, const llvm::ARMSubtarget &amp; STI, const llvm::ARMRegisterBankInfo &amp; RBI)' data-ref="_ZN12_GLOBAL__N_122ARMInstructionSelectorC1ERKN4llvm20ARMBaseTargetMachineERKNS1_12ARMSubtargetERKNS1_19ARMRegisterBankInfoE">ARMInstructionSelector</a>(<em>const</em> <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a> &amp;<dfn class="local col4 decl" id="4TM" title='TM' data-type='const llvm::ARMBaseTargetMachine &amp;' data-ref="4TM">TM</dfn>, <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col5 decl" id="5STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="5STI">STI</dfn>,</td></tr>
<tr><th id="35">35</th><td>                         <em>const</em> <a class="type" href="ARMRegisterBankInfo.h.html#llvm::ARMRegisterBankInfo" title='llvm::ARMRegisterBankInfo' data-ref="llvm::ARMRegisterBankInfo">ARMRegisterBankInfo</a> &amp;<dfn class="local col6 decl" id="6RBI" title='RBI' data-type='const llvm::ARMRegisterBankInfo &amp;' data-ref="6RBI">RBI</dfn>);</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" title='(anonymous namespace)::ARMInstructionSelector::select' data-type='bool (anonymous namespace)::ARMInstructionSelector::select(llvm::MachineInstr &amp; I, llvm::CodeGenCoverage &amp; CoverageInfo) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">select</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="7I">I</dfn>, <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col8 decl" id="8CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="8CoverageInfo">CoverageInfo</dfn>) <em>const</em> override;</td></tr>
<tr><th id="38">38</th><td>  <em>static</em> <em>const</em> <em>char</em> *<dfn class="tu decl def" id="_ZN12_GLOBAL__N_122ARMInstructionSelector7getNameEv" title='(anonymous namespace)::ARMInstructionSelector::getName' data-type='static const char * (anonymous namespace)::ARMInstructionSelector::getName()' data-ref="_ZN12_GLOBAL__N_122ARMInstructionSelector7getNameEv">getName</dfn>() { <b>return</b> <a class="macro" href="#22" title="&quot;arm-isel&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>; }</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>private</b>:</td></tr>
<tr><th id="41">41</th><td>  <em>bool</em> <dfn class="tu decl" id="_ZNK12_GLOBAL__N_122ARMInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" title='(anonymous namespace)::ARMInstructionSelector::selectImpl' data-type='bool (anonymous namespace)::ARMInstructionSelector::selectImpl(llvm::MachineInstr &amp; I, llvm::CodeGenCoverage &amp; CoverageInfo) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">selectImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="9I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="9I">I</dfn>, <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col0 decl" id="10CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="10CoverageInfo">CoverageInfo</dfn>) <em>const</em>;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <b>struct</b> <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector::CmpConstants" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants' data-ref="(anonymousnamespace)::ARMInstructionSelector::CmpConstants">CmpConstants</a>;</td></tr>
<tr><th id="44">44</th><td>  <b>struct</b> <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector::InsertInfo" title='(anonymous namespace)::ARMInstructionSelector::InsertInfo' data-ref="(anonymousnamespace)::ARMInstructionSelector::InsertInfo">InsertInfo</a>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector9selectCmpENS0_12CmpConstantsERN4llvm19MachineInstrBuilderERNS2_19MachineRegisterInfoE" title='(anonymous namespace)::ARMInstructionSelector::selectCmp' data-type='bool (anonymous namespace)::ARMInstructionSelector::selectCmp((anonymous namespace)::ARMInstructionSelector::CmpConstants Helper, llvm::MachineInstrBuilder &amp; MIB, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector9selectCmpENS0_12CmpConstantsERN4llvm19MachineInstrBuilderERNS2_19MachineRegisterInfoE">selectCmp</a>(<a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector::CmpConstants" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants' data-ref="(anonymousnamespace)::ARMInstructionSelector::CmpConstants">CmpConstants</a> <dfn class="local col1 decl" id="11Helper" title='Helper' data-type='(anonymous namespace)::ARMInstructionSelector::CmpConstants' data-ref="11Helper">Helper</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="12MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="12MIB">MIB</dfn>,</td></tr>
<tr><th id="47">47</th><td>                 <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="13MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="13MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_122ARMInstructionSelector16insertComparisonENS0_12CmpConstantsENS0_10InsertInfoEjN4llvm5ARMCC9CondCodesEjjj">// Helper for inserting a comparison sequence that sets \p ResReg to either 1</i></td></tr>
<tr><th id="50">50</th><td><i  data-doc="_ZNK12_GLOBAL__N_122ARMInstructionSelector16insertComparisonENS0_12CmpConstantsENS0_10InsertInfoEjN4llvm5ARMCC9CondCodesEjjj">  // if \p LHSReg and \p RHSReg are in the relationship defined by \p Cond, or</i></td></tr>
<tr><th id="51">51</th><td><i  data-doc="_ZNK12_GLOBAL__N_122ARMInstructionSelector16insertComparisonENS0_12CmpConstantsENS0_10InsertInfoEjN4llvm5ARMCC9CondCodesEjjj">  // \p PrevRes otherwise. In essence, it computes PrevRes OR (LHS Cond RHS).</i></td></tr>
<tr><th id="52">52</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector16insertComparisonENS0_12CmpConstantsENS0_10InsertInfoEjN4llvm5ARMCC9CondCodesEjjj" title='(anonymous namespace)::ARMInstructionSelector::insertComparison' data-type='bool (anonymous namespace)::ARMInstructionSelector::insertComparison((anonymous namespace)::ARMInstructionSelector::CmpConstants Helper, (anonymous namespace)::ARMInstructionSelector::InsertInfo I, unsigned int ResReg, ARMCC::CondCodes Cond, unsigned int LHSReg, unsigned int RHSReg, unsigned int PrevRes) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector16insertComparisonENS0_12CmpConstantsENS0_10InsertInfoEjN4llvm5ARMCC9CondCodesEjjj">insertComparison</a>(<a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector::CmpConstants" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants' data-ref="(anonymousnamespace)::ARMInstructionSelector::CmpConstants">CmpConstants</a> <dfn class="local col4 decl" id="14Helper" title='Helper' data-type='(anonymous namespace)::ARMInstructionSelector::CmpConstants' data-ref="14Helper">Helper</dfn>, <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector::InsertInfo" title='(anonymous namespace)::ARMInstructionSelector::InsertInfo' data-ref="(anonymousnamespace)::ARMInstructionSelector::InsertInfo">InsertInfo</a> <dfn class="local col5 decl" id="15I" title='I' data-type='(anonymous namespace)::ARMInstructionSelector::InsertInfo' data-ref="15I">I</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="16ResReg" title='ResReg' data-type='unsigned int' data-ref="16ResReg">ResReg</dfn>,</td></tr>
<tr><th id="53">53</th><td>                        <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col7 decl" id="17Cond" title='Cond' data-type='ARMCC::CondCodes' data-ref="17Cond">Cond</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="18LHSReg" title='LHSReg' data-type='unsigned int' data-ref="18LHSReg">LHSReg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="19RHSReg" title='RHSReg' data-type='unsigned int' data-ref="19RHSReg">RHSReg</dfn>,</td></tr>
<tr><th id="54">54</th><td>                        <em>unsigned</em> <dfn class="local col0 decl" id="20PrevRes" title='PrevRes' data-type='unsigned int' data-ref="20PrevRes">PrevRes</dfn>) <em>const</em>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_122ARMInstructionSelector11putConstantENS0_10InsertInfoEjj">// Set \p DestReg to \p Constant.</i></td></tr>
<tr><th id="57">57</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector11putConstantENS0_10InsertInfoEjj" title='(anonymous namespace)::ARMInstructionSelector::putConstant' data-type='void (anonymous namespace)::ARMInstructionSelector::putConstant((anonymous namespace)::ARMInstructionSelector::InsertInfo I, unsigned int DestReg, unsigned int Constant) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector11putConstantENS0_10InsertInfoEjj">putConstant</a>(<a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector::InsertInfo" title='(anonymous namespace)::ARMInstructionSelector::InsertInfo' data-ref="(anonymousnamespace)::ARMInstructionSelector::InsertInfo">InsertInfo</a> <dfn class="local col1 decl" id="21I" title='I' data-type='(anonymous namespace)::ARMInstructionSelector::InsertInfo' data-ref="21I">I</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="22DestReg" title='DestReg' data-type='unsigned int' data-ref="22DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="23Constant" title='Constant' data-type='unsigned int' data-ref="23Constant">Constant</dfn>) <em>const</em>;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector12selectGlobalERN4llvm19MachineInstrBuilderERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::ARMInstructionSelector::selectGlobal' data-type='bool (anonymous namespace)::ARMInstructionSelector::selectGlobal(llvm::MachineInstrBuilder &amp; MIB, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector12selectGlobalERN4llvm19MachineInstrBuilderERNS1_19MachineRegisterInfoE">selectGlobal</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="24MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="24MIB">MIB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="25MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="25MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="60">60</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector12selectSelectERN4llvm19MachineInstrBuilderERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::ARMInstructionSelector::selectSelect' data-type='bool (anonymous namespace)::ARMInstructionSelector::selectSelect(llvm::MachineInstrBuilder &amp; MIB, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector12selectSelectERN4llvm19MachineInstrBuilderERNS1_19MachineRegisterInfoE">selectSelect</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col6 decl" id="26MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="26MIB">MIB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="27MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="27MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="61">61</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector11selectShiftEjRN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMInstructionSelector::selectShift' data-type='bool (anonymous namespace)::ARMInstructionSelector::selectShift(unsigned int ShiftOpc, llvm::MachineInstrBuilder &amp; MIB) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector11selectShiftEjRN4llvm19MachineInstrBuilderE">selectShift</a>(<em>unsigned</em> <dfn class="local col8 decl" id="28ShiftOpc" title='ShiftOpc' data-type='unsigned int' data-ref="28ShiftOpc">ShiftOpc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="29MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="29MIB">MIB</dfn>) <em>const</em>;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_122ARMInstructionSelector14validOpRegPairERN4llvm19MachineRegisterInfoEjjjj">// Check if the types match and both operands have the expected size and</i></td></tr>
<tr><th id="64">64</th><td><i  data-doc="_ZNK12_GLOBAL__N_122ARMInstructionSelector14validOpRegPairERN4llvm19MachineRegisterInfoEjjjj">  // register bank.</i></td></tr>
<tr><th id="65">65</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector14validOpRegPairERN4llvm19MachineRegisterInfoEjjjj" title='(anonymous namespace)::ARMInstructionSelector::validOpRegPair' data-type='bool (anonymous namespace)::ARMInstructionSelector::validOpRegPair(llvm::MachineRegisterInfo &amp; MRI, unsigned int LHS, unsigned int RHS, unsigned int ExpectedSize, unsigned int ExpectedRegBankID) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector14validOpRegPairERN4llvm19MachineRegisterInfoEjjjj">validOpRegPair</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="30MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="30MRI">MRI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="31LHS" title='LHS' data-type='unsigned int' data-ref="31LHS">LHS</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="32RHS" title='RHS' data-type='unsigned int' data-ref="32RHS">RHS</dfn>,</td></tr>
<tr><th id="66">66</th><td>                      <em>unsigned</em> <dfn class="local col3 decl" id="33ExpectedSize" title='ExpectedSize' data-type='unsigned int' data-ref="33ExpectedSize">ExpectedSize</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="34ExpectedRegBankID" title='ExpectedRegBankID' data-type='unsigned int' data-ref="34ExpectedRegBankID">ExpectedRegBankID</dfn>) <em>const</em>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_122ARMInstructionSelector8validRegERN4llvm19MachineRegisterInfoEjjj">// Check if the register has the expected size and register bank.</i></td></tr>
<tr><th id="69">69</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector8validRegERN4llvm19MachineRegisterInfoEjjj" title='(anonymous namespace)::ARMInstructionSelector::validReg' data-type='bool (anonymous namespace)::ARMInstructionSelector::validReg(llvm::MachineRegisterInfo &amp; MRI, unsigned int Reg, unsigned int ExpectedSize, unsigned int ExpectedRegBankID) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector8validRegERN4llvm19MachineRegisterInfoEjjj">validReg</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="35MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="35MRI">MRI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="36Reg" title='Reg' data-type='unsigned int' data-ref="36Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="37ExpectedSize" title='ExpectedSize' data-type='unsigned int' data-ref="37ExpectedSize">ExpectedSize</dfn>,</td></tr>
<tr><th id="70">70</th><td>                <em>unsigned</em> <dfn class="local col8 decl" id="38ExpectedRegBankID" title='ExpectedRegBankID' data-type='unsigned int' data-ref="38ExpectedRegBankID">ExpectedRegBankID</dfn>) <em>const</em>;</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::TII" title='(anonymous namespace)::ARMInstructionSelector::TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="(anonymousnamespace)::ARMInstructionSelector::TII">TII</dfn>;</td></tr>
<tr><th id="73">73</th><td>  <em>const</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo">ARMBaseRegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::TRI" title='(anonymous namespace)::ARMInstructionSelector::TRI' data-type='const llvm::ARMBaseRegisterInfo &amp;' data-ref="(anonymousnamespace)::ARMInstructionSelector::TRI">TRI</dfn>;</td></tr>
<tr><th id="74">74</th><td>  <em>const</em> <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::TM" title='(anonymous namespace)::ARMInstructionSelector::TM' data-type='const llvm::ARMBaseTargetMachine &amp;' data-ref="(anonymousnamespace)::ARMInstructionSelector::TM">TM</dfn>;</td></tr>
<tr><th id="75">75</th><td>  <em>const</em> <a class="type" href="ARMRegisterBankInfo.h.html#llvm::ARMRegisterBankInfo" title='llvm::ARMRegisterBankInfo' data-ref="llvm::ARMRegisterBankInfo">ARMRegisterBankInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::RBI" title='(anonymous namespace)::ARMInstructionSelector::RBI' data-type='const llvm::ARMRegisterBankInfo &amp;' data-ref="(anonymousnamespace)::ARMInstructionSelector::RBI">RBI</dfn>;</td></tr>
<tr><th id="76">76</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::STI" title='(anonymous namespace)::ARMInstructionSelector::STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="(anonymousnamespace)::ARMInstructionSelector::STI">STI</dfn>;</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <i  data-doc="(anonymousnamespace)::ARMInstructionSelector::Subtarget">// FIXME: This is necessary because DAGISel uses "Subtarget-&gt;" and GlobalISel</i></td></tr>
<tr><th id="79">79</th><td><i  data-doc="(anonymousnamespace)::ARMInstructionSelector::Subtarget">  // uses "STI." in the code generated by TableGen. If we want to reuse some of</i></td></tr>
<tr><th id="80">80</th><td><i  data-doc="(anonymousnamespace)::ARMInstructionSelector::Subtarget">  // the custom C++ predicates written for DAGISel, we need to have both around.</i></td></tr>
<tr><th id="81">81</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::Subtarget" title='(anonymous namespace)::ARMInstructionSelector::Subtarget' data-type='const llvm::ARMSubtarget *' data-ref="(anonymousnamespace)::ARMInstructionSelector::Subtarget">Subtarget</dfn> = &amp;<a class="tu ref" href="#(anonymousnamespace)::ARMInstructionSelector::STI" title='(anonymous namespace)::ARMInstructionSelector::STI' data-use='a' data-ref="(anonymousnamespace)::ARMInstructionSelector::STI">STI</a>;</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <i>// Store the opcodes that we might need, so we don't have to check what kind</i></td></tr>
<tr><th id="84">84</th><td><i>  // of subtarget (ARM vs Thumb) we have all the time.</i></td></tr>
<tr><th id="85">85</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache"><a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector::OpcodeCache" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache">OpcodeCache</a></dfn> {</td></tr>
<tr><th id="86">86</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ZEXT16" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::ZEXT16' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ZEXT16">ZEXT16</dfn>;</td></tr>
<tr><th id="87">87</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::SEXT16" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::SEXT16' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::SEXT16">SEXT16</dfn>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ZEXT8" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::ZEXT8' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ZEXT8">ZEXT8</dfn>;</td></tr>
<tr><th id="90">90</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::SEXT8" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::SEXT8' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::SEXT8">SEXT8</dfn>;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>    <i  data-doc="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::AND">// Used for implementing ZEXT/SEXT from i1</i></td></tr>
<tr><th id="93">93</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::AND" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::AND' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::AND">AND</dfn>;</td></tr>
<tr><th id="94">94</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::RSB" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::RSB' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::RSB">RSB</dfn>;</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::STORE32" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::STORE32' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::STORE32">STORE32</dfn>;</td></tr>
<tr><th id="97">97</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::LOAD32" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::LOAD32' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::LOAD32">LOAD32</dfn>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::STORE16" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::STORE16' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::STORE16">STORE16</dfn>;</td></tr>
<tr><th id="100">100</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::LOAD16" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::LOAD16' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::LOAD16">LOAD16</dfn>;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::STORE8" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::STORE8' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::STORE8">STORE8</dfn>;</td></tr>
<tr><th id="103">103</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::LOAD8" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::LOAD8' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::LOAD8">LOAD8</dfn>;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ADDrr" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::ADDrr' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ADDrr">ADDrr</dfn>;</td></tr>
<tr><th id="106">106</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ADDri" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::ADDri' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ADDri">ADDri</dfn>;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>    <i  data-doc="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::CMPrr">// Used for G_ICMP</i></td></tr>
<tr><th id="109">109</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::CMPrr" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::CMPrr' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::CMPrr">CMPrr</dfn>;</td></tr>
<tr><th id="110">110</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::MOVi" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::MOVi' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::MOVi">MOVi</dfn>;</td></tr>
<tr><th id="111">111</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::MOVCCi" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::MOVCCi' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::MOVCCi">MOVCCi</dfn>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>    <i  data-doc="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::MOVCCr">// Used for G_SELECT</i></td></tr>
<tr><th id="114">114</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::MOVCCr" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::MOVCCr' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::MOVCCr">MOVCCr</dfn>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::TSTri" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::TSTri' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::TSTri">TSTri</dfn>;</td></tr>
<tr><th id="117">117</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::Bcc" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::Bcc' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::Bcc">Bcc</dfn>;</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>    <i  data-doc="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::MOVi32imm">// Used for G_GLOBAL_VALUE</i></td></tr>
<tr><th id="120">120</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::MOVi32imm" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::MOVi32imm' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::MOVi32imm">MOVi32imm</dfn>;</td></tr>
<tr><th id="121">121</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ConstPoolLoad" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::ConstPoolLoad' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ConstPoolLoad">ConstPoolLoad</dfn>;</td></tr>
<tr><th id="122">122</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::MOV_ga_pcrel" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::MOV_ga_pcrel' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::MOV_ga_pcrel">MOV_ga_pcrel</dfn>;</td></tr>
<tr><th id="123">123</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::LDRLIT_ga_pcrel" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::LDRLIT_ga_pcrel' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::LDRLIT_ga_pcrel">LDRLIT_ga_pcrel</dfn>;</td></tr>
<tr><th id="124">124</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::LDRLIT_ga_abs" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::LDRLIT_ga_abs' data-type='unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::LDRLIT_ga_abs">LDRLIT_ga_abs</dfn>;</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>    <a class="tu decl" href="#_ZN12_GLOBAL__N_122ARMInstructionSelector11OpcodeCacheC1ERKN4llvm12ARMSubtargetE" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::OpcodeCache' data-type='void (anonymous namespace)::ARMInstructionSelector::OpcodeCache::OpcodeCache(const llvm::ARMSubtarget &amp; STI)' data-ref="_ZN12_GLOBAL__N_122ARMInstructionSelector11OpcodeCacheC1ERKN4llvm12ARMSubtargetE">OpcodeCache</a>(<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col9 decl" id="39STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="39STI">STI</dfn>);</td></tr>
<tr><th id="127">127</th><td>  } <em>const</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::Opcodes" title='(anonymous namespace)::ARMInstructionSelector::Opcodes' data-type='const struct OpcodeCache' data-ref="(anonymousnamespace)::ARMInstructionSelector::Opcodes">Opcodes</dfn>;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_122ARMInstructionSelector18selectSimpleExtOpcEjj">// Select the opcode for simple extensions (that translate to a single SXT/UXT</i></td></tr>
<tr><th id="130">130</th><td><i  data-doc="_ZNK12_GLOBAL__N_122ARMInstructionSelector18selectSimpleExtOpcEjj">  // instruction). Extension operations more complicated than that should not</i></td></tr>
<tr><th id="131">131</th><td><i  data-doc="_ZNK12_GLOBAL__N_122ARMInstructionSelector18selectSimpleExtOpcEjj">  // invoke this. Returns the original opcode if it doesn't know how to select a</i></td></tr>
<tr><th id="132">132</th><td><i  data-doc="_ZNK12_GLOBAL__N_122ARMInstructionSelector18selectSimpleExtOpcEjj">  // better one.</i></td></tr>
<tr><th id="133">133</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector18selectSimpleExtOpcEjj" title='(anonymous namespace)::ARMInstructionSelector::selectSimpleExtOpc' data-type='unsigned int (anonymous namespace)::ARMInstructionSelector::selectSimpleExtOpc(unsigned int Opc, unsigned int Size) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector18selectSimpleExtOpcEjj">selectSimpleExtOpc</a>(<em>unsigned</em> <dfn class="local col0 decl" id="40Opc" title='Opc' data-type='unsigned int' data-ref="40Opc">Opc</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="41Size" title='Size' data-type='unsigned int' data-ref="41Size">Size</dfn>) <em>const</em>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_122ARMInstructionSelector21selectLoadStoreOpCodeEjjj">// Select the opcode for simple loads and stores. Returns the original opcode</i></td></tr>
<tr><th id="136">136</th><td><i  data-doc="_ZNK12_GLOBAL__N_122ARMInstructionSelector21selectLoadStoreOpCodeEjjj">  // if it doesn't know how to select a better one.</i></td></tr>
<tr><th id="137">137</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector21selectLoadStoreOpCodeEjjj" title='(anonymous namespace)::ARMInstructionSelector::selectLoadStoreOpCode' data-type='unsigned int (anonymous namespace)::ARMInstructionSelector::selectLoadStoreOpCode(unsigned int Opc, unsigned int RegBank, unsigned int Size) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector21selectLoadStoreOpCodeEjjj">selectLoadStoreOpCode</a>(<em>unsigned</em> <dfn class="local col2 decl" id="42Opc" title='Opc' data-type='unsigned int' data-ref="42Opc">Opc</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="43RegBank" title='RegBank' data-type='unsigned int' data-ref="43RegBank">RegBank</dfn>,</td></tr>
<tr><th id="138">138</th><td>                                 <em>unsigned</em> <dfn class="local col4 decl" id="44Size" title='Size' data-type='unsigned int' data-ref="44Size">Size</dfn>) <em>const</em>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector15renderVFPF32ImmERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrE" title='(anonymous namespace)::ARMInstructionSelector::renderVFPF32Imm' data-type='void (anonymous namespace)::ARMInstructionSelector::renderVFPF32Imm(llvm::MachineInstrBuilder &amp; New, const llvm::MachineInstr &amp; Old) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector15renderVFPF32ImmERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrE">renderVFPF32Imm</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col5 decl" id="45New" title='New' data-type='llvm::MachineInstrBuilder &amp;' data-ref="45New">New</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="46Old" title='Old' data-type='const llvm::MachineInstr &amp;' data-ref="46Old">Old</dfn>) <em>const</em>;</td></tr>
<tr><th id="141">141</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector15renderVFPF64ImmERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrE" title='(anonymous namespace)::ARMInstructionSelector::renderVFPF64Imm' data-type='void (anonymous namespace)::ARMInstructionSelector::renderVFPF64Imm(llvm::MachineInstrBuilder &amp; New, const llvm::MachineInstr &amp; Old) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector15renderVFPF64ImmERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrE">renderVFPF64Imm</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="47New" title='New' data-type='llvm::MachineInstrBuilder &amp;' data-ref="47New">New</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="48Old" title='Old' data-type='const llvm::MachineInstr &amp;' data-ref="48Old">Old</dfn>) <em>const</em>;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_PREDICATES_DECL" data-ref="_M/GET_GLOBALISEL_PREDICATES_DECL">GET_GLOBALISEL_PREDICATES_DECL</dfn></u></td></tr>
<tr><th id="144">144</th><td><u>#include "ARMGenGlobalISel.inc"</u></td></tr>
<tr><th id="145">145</th><td><u>#undef <a class="macro" href="#143" data-ref="_M/GET_GLOBALISEL_PREDICATES_DECL">GET_GLOBALISEL_PREDICATES_DECL</a></u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i>// We declare the temporaries used by selectImpl() in the class to minimize the</i></td></tr>
<tr><th id="148">148</th><td><i>// cost of constructing placeholder values.</i></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_TEMPORARIES_DECL" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_DECL">GET_GLOBALISEL_TEMPORARIES_DECL</dfn></u></td></tr>
<tr><th id="150">150</th><td><u>#include "ARMGenGlobalISel.inc"</u></td></tr>
<tr><th id="151">151</th><td><u>#undef <a class="macro" href="#149" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_DECL">GET_GLOBALISEL_TEMPORARIES_DECL</a></u></td></tr>
<tr><th id="152">152</th><td>};</td></tr>
<tr><th id="153">153</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="156">156</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a> *</td></tr>
<tr><th id="157">157</th><td><dfn class="decl def" id="_ZN4llvm28createARMInstructionSelectorERKNS_20ARMBaseTargetMachineERKNS_12ARMSubtargetERKNS_19ARMRegisterBankInfoE" title='llvm::createARMInstructionSelector' data-ref="_ZN4llvm28createARMInstructionSelectorERKNS_20ARMBaseTargetMachineERKNS_12ARMSubtargetERKNS_19ARMRegisterBankInfoE">createARMInstructionSelector</dfn>(<em>const</em> <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a> &amp;<dfn class="local col9 decl" id="49TM" title='TM' data-type='const llvm::ARMBaseTargetMachine &amp;' data-ref="49TM">TM</dfn>,</td></tr>
<tr><th id="158">158</th><td>                             <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col0 decl" id="50STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="50STI">STI</dfn>,</td></tr>
<tr><th id="159">159</th><td>                             <em>const</em> <a class="type" href="ARMRegisterBankInfo.h.html#llvm::ARMRegisterBankInfo" title='llvm::ARMRegisterBankInfo' data-ref="llvm::ARMRegisterBankInfo">ARMRegisterBankInfo</a> &amp;<dfn class="local col1 decl" id="51RBI" title='RBI' data-type='const llvm::ARMRegisterBankInfo &amp;' data-ref="51RBI">RBI</dfn>) {</td></tr>
<tr><th id="160">160</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector" title='(anonymous namespace)::ARMInstructionSelector' data-ref="(anonymousnamespace)::ARMInstructionSelector">ARMInstructionSelector</a><a class="tu ref" href="#_ZN12_GLOBAL__N_122ARMInstructionSelectorC1ERKN4llvm20ARMBaseTargetMachineERKNS1_12ARMSubtargetERKNS1_19ARMRegisterBankInfoE" title='(anonymous namespace)::ARMInstructionSelector::ARMInstructionSelector' data-use='c' data-ref="_ZN12_GLOBAL__N_122ARMInstructionSelectorC1ERKN4llvm20ARMBaseTargetMachineERKNS1_12ARMSubtargetERKNS1_19ARMRegisterBankInfoE">(</a><a class="local col9 ref" href="#49TM" title='TM' data-ref="49TM">TM</a>, <a class="local col0 ref" href="#50STI" title='STI' data-ref="50STI">STI</a>, <a class="local col1 ref" href="#51RBI" title='RBI' data-ref="51RBI">RBI</a>);</td></tr>
<tr><th id="161">161</th><td>}</td></tr>
<tr><th id="162">162</th><td>}</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="zero_reg" title='zero_reg' data-type='const unsigned int' data-ref="zero_reg">zero_reg</dfn> = <var>0</var>;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_IMPL" data-ref="_M/GET_GLOBALISEL_IMPL">GET_GLOBALISEL_IMPL</dfn></u></td></tr>
<tr><th id="167">167</th><td><u>#include <span class='error' title="&apos;ARMGenGlobalISel.inc&apos; file not found">"ARMGenGlobalISel.inc"</span></u></td></tr>
<tr><th id="168">168</th><td><u>#undef <a class="macro" href="#166" data-ref="_M/GET_GLOBALISEL_IMPL">GET_GLOBALISEL_IMPL</a></u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector" title='(anonymous namespace)::ARMInstructionSelector' data-ref="(anonymousnamespace)::ARMInstructionSelector">ARMInstructionSelector</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_122ARMInstructionSelectorC1ERKN4llvm20ARMBaseTargetMachineERKNS1_12ARMSubtargetERKNS1_19ARMRegisterBankInfoE" title='(anonymous namespace)::ARMInstructionSelector::ARMInstructionSelector' data-type='void (anonymous namespace)::ARMInstructionSelector::ARMInstructionSelector(const llvm::ARMBaseTargetMachine &amp; TM, const llvm::ARMSubtarget &amp; STI, const llvm::ARMRegisterBankInfo &amp; RBI)' data-ref="_ZN12_GLOBAL__N_122ARMInstructionSelectorC1ERKN4llvm20ARMBaseTargetMachineERKNS1_12ARMSubtargetERKNS1_19ARMRegisterBankInfoE">ARMInstructionSelector</dfn>(<em>const</em> <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a> &amp;<dfn class="local col2 decl" id="52TM" title='TM' data-type='const llvm::ARMBaseTargetMachine &amp;' data-ref="52TM">TM</dfn>,</td></tr>
<tr><th id="171">171</th><td>                                               <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col3 decl" id="53STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="53STI">STI</dfn>,</td></tr>
<tr><th id="172">172</th><td>                                               <em>const</em> <a class="type" href="ARMRegisterBankInfo.h.html#llvm::ARMRegisterBankInfo" title='llvm::ARMRegisterBankInfo' data-ref="llvm::ARMRegisterBankInfo">ARMRegisterBankInfo</a> &amp;<dfn class="local col4 decl" id="54RBI" title='RBI' data-type='const llvm::ARMRegisterBankInfo &amp;' data-ref="54RBI">RBI</dfn>)</td></tr>
<tr><th id="173">173</th><td>    : <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#_ZN4llvm19InstructionSelectorC1Ev" title='llvm::InstructionSelector::InstructionSelector' data-ref="_ZN4llvm19InstructionSelectorC1Ev">(</a>), <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::TII" title='(anonymous namespace)::ARMInstructionSelector::TII' data-use='w' data-ref="(anonymousnamespace)::ARMInstructionSelector::TII">TII</a>(*<a class="local col3 ref" href="#53STI" title='STI' data-ref="53STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12getInstrInfoEv" title='llvm::ARMSubtarget::getInstrInfo' data-ref="_ZNK4llvm12ARMSubtarget12getInstrInfoEv">getInstrInfo</a>()),</td></tr>
<tr><th id="174">174</th><td>      <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::TRI" title='(anonymous namespace)::ARMInstructionSelector::TRI' data-use='w' data-ref="(anonymousnamespace)::ARMInstructionSelector::TRI">TRI</a>(*<a class="local col3 ref" href="#53STI" title='STI' data-ref="53STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15getRegisterInfoEv" title='llvm::ARMSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12ARMSubtarget15getRegisterInfoEv">getRegisterInfo</a>()), <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::TM" title='(anonymous namespace)::ARMInstructionSelector::TM' data-use='w' data-ref="(anonymousnamespace)::ARMInstructionSelector::TM">TM</a>(<a class="local col2 ref" href="#52TM" title='TM' data-ref="52TM">TM</a>), <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::RBI" title='(anonymous namespace)::ARMInstructionSelector::RBI' data-use='w' data-ref="(anonymousnamespace)::ARMInstructionSelector::RBI">RBI</a>(<a class="local col4 ref" href="#54RBI" title='RBI' data-ref="54RBI">RBI</a>), <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::STI" title='(anonymous namespace)::ARMInstructionSelector::STI' data-use='w' data-ref="(anonymousnamespace)::ARMInstructionSelector::STI">STI</a>(<a class="local col3 ref" href="#53STI" title='STI' data-ref="53STI">STI</a>), <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::Opcodes" title='(anonymous namespace)::ARMInstructionSelector::Opcodes' data-use='w' data-ref="(anonymousnamespace)::ARMInstructionSelector::Opcodes">Opcodes</a><a class="tu ref" href="#_ZN12_GLOBAL__N_122ARMInstructionSelector11OpcodeCacheC1ERKN4llvm12ARMSubtargetE" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::OpcodeCache' data-use='c' data-ref="_ZN12_GLOBAL__N_122ARMInstructionSelector11OpcodeCacheC1ERKN4llvm12ARMSubtargetE">(</a><a class="local col3 ref" href="#53STI" title='STI' data-ref="53STI">STI</a>),</td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_PREDICATES_INIT" data-ref="_M/GET_GLOBALISEL_PREDICATES_INIT">GET_GLOBALISEL_PREDICATES_INIT</dfn></u></td></tr>
<tr><th id="176">176</th><td><u>#include "ARMGenGlobalISel.inc"</u></td></tr>
<tr><th id="177">177</th><td><u>#undef <a class="macro" href="#175" data-ref="_M/GET_GLOBALISEL_PREDICATES_INIT">GET_GLOBALISEL_PREDICATES_INIT</a></u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_TEMPORARIES_INIT" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_INIT">GET_GLOBALISEL_TEMPORARIES_INIT</dfn></u></td></tr>
<tr><th id="179">179</th><td><u>#include "ARMGenGlobalISel.inc"</u></td></tr>
<tr><th id="180">180</th><td><u>#undef <a class="macro" href="#178" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_INIT">GET_GLOBALISEL_TEMPORARIES_INIT</a></u></td></tr>
<tr><th id="181">181</th><td>{</td></tr>
<tr><th id="182">182</th><td>}</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="tu decl def" id="_ZL13guessRegClassjRN4llvm19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='guessRegClass' data-type='const llvm::TargetRegisterClass * guessRegClass(unsigned int Reg, llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetRegisterInfo &amp; TRI, const llvm::RegisterBankInfo &amp; RBI)' data-ref="_ZL13guessRegClassjRN4llvm19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">guessRegClass</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="55Reg" title='Reg' data-type='unsigned int' data-ref="55Reg">Reg</dfn>,</td></tr>
<tr><th id="185">185</th><td>                                                <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="56MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="56MRI">MRI</dfn>,</td></tr>
<tr><th id="186">186</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col7 decl" id="57TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="57TRI">TRI</dfn>,</td></tr>
<tr><th id="187">187</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col8 decl" id="58RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="58RBI">RBI</dfn>) {</td></tr>
<tr><th id="188">188</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col9 decl" id="59RegBank" title='RegBank' data-type='const llvm::RegisterBank *' data-ref="59RegBank">RegBank</dfn> = <a class="local col8 ref" href="#58RBI" title='RBI' data-ref="58RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col5 ref" href="#55Reg" title='Reg' data-ref="55Reg">Reg</a>, <a class="local col6 ref" href="#56MRI" title='MRI' data-ref="56MRI">MRI</a>, <a class="local col7 ref" href="#57TRI" title='TRI' data-ref="57TRI">TRI</a>);</td></tr>
<tr><th id="189">189</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegBank &amp;&amp; &quot;Can&apos;t get reg bank for virtual register&quot;) ? void (0) : __assert_fail (&quot;RegBank &amp;&amp; \&quot;Can&apos;t get reg bank for virtual register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 189, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#59RegBank" title='RegBank' data-ref="59RegBank">RegBank</a> &amp;&amp; <q>"Can't get reg bank for virtual register"</q>);</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="60Size" title='Size' data-type='const unsigned int' data-ref="60Size">Size</dfn> = <a class="local col6 ref" href="#56MRI" title='MRI' data-ref="56MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col5 ref" href="#55Reg" title='Reg' data-ref="55Reg">Reg</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="192">192</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((RegBank-&gt;getID() == ARM::GPRRegBankID || RegBank-&gt;getID() == ARM::FPRRegBankID) &amp;&amp; &quot;Unsupported reg bank&quot;) ? void (0) : __assert_fail (&quot;(RegBank-&gt;getID() == ARM::GPRRegBankID || RegBank-&gt;getID() == ARM::FPRRegBankID) &amp;&amp; \&quot;Unsupported reg bank\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 194, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((RegBank-&gt;getID() == ARM::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">GPRRegBankID</span> ||</td></tr>
<tr><th id="193">193</th><td>          RegBank-&gt;getID() == ARM::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">FPRRegBankID</span>) &amp;&amp;</td></tr>
<tr><th id="194">194</th><td>         <q>"Unsupported reg bank"</q>);</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <b>if</b> (RegBank-&gt;getID() == ARM::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">FPRRegBankID</span>) {</td></tr>
<tr><th id="197">197</th><td>    <b>if</b> (<a class="local col0 ref" href="#60Size" title='Size' data-ref="60Size">Size</a> == <var>32</var>)</td></tr>
<tr><th id="198">198</th><td>      <b>return</b> &amp;ARM::<span class='error' title="no member named &apos;SPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">SPRRegClass</span>;</td></tr>
<tr><th id="199">199</th><td>    <b>else</b> <b>if</b> (<a class="local col0 ref" href="#60Size" title='Size' data-ref="60Size">Size</a> == <var>64</var>)</td></tr>
<tr><th id="200">200</th><td>      <b>return</b> &amp;ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>;</td></tr>
<tr><th id="201">201</th><td>    <b>else</b> <b>if</b> (<a class="local col0 ref" href="#60Size" title='Size' data-ref="60Size">Size</a> == <var>128</var>)</td></tr>
<tr><th id="202">202</th><td>      <b>return</b> &amp;ARM::<span class='error' title="no member named &apos;QPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">QPRRegClass</span>;</td></tr>
<tr><th id="203">203</th><td>    <b>else</b></td></tr>
<tr><th id="204">204</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported destination size&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 204)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported destination size"</q>);</td></tr>
<tr><th id="205">205</th><td>  }</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <b>return</b> &amp;ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>;</td></tr>
<tr><th id="208">208</th><td>}</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='selectCopy' data-type='bool selectCopy(llvm::MachineInstr &amp; I, const llvm::TargetInstrInfo &amp; TII, llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetRegisterInfo &amp; TRI, const llvm::RegisterBankInfo &amp; RBI)' data-ref="_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">selectCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="61I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="61I">I</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col2 decl" id="62TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="62TII">TII</dfn>,</td></tr>
<tr><th id="211">211</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="63MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="63MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col4 decl" id="64TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="64TRI">TRI</dfn>,</td></tr>
<tr><th id="212">212</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col5 decl" id="65RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="65RBI">RBI</dfn>) {</td></tr>
<tr><th id="213">213</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="66DstReg" title='DstReg' data-type='unsigned int' data-ref="66DstReg">DstReg</dfn> = <a class="local col1 ref" href="#61I" title='I' data-ref="61I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="214">214</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#66DstReg" title='DstReg' data-ref="66DstReg">DstReg</a>))</td></tr>
<tr><th id="215">215</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="67RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="67RC">RC</dfn> = <a class="tu ref" href="#_ZL13guessRegClassjRN4llvm19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='guessRegClass' data-use='c' data-ref="_ZL13guessRegClassjRN4llvm19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">guessRegClass</a>(<a class="local col6 ref" href="#66DstReg" title='DstReg' data-ref="66DstReg">DstReg</a>, <span class='refarg'><a class="local col3 ref" href="#63MRI" title='MRI' data-ref="63MRI">MRI</a></span>, <a class="local col4 ref" href="#64TRI" title='TRI' data-ref="64TRI">TRI</a>, <a class="local col5 ref" href="#65RBI" title='RBI' data-ref="65RBI">RBI</a>);</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>  <i>// No need to constrain SrcReg. It will get constrained when</i></td></tr>
<tr><th id="220">220</th><td><i>  // we hit another of its uses or its defs.</i></td></tr>
<tr><th id="221">221</th><td><i>  // Copies do not have constraints.</i></td></tr>
<tr><th id="222">222</th><td>  <b>if</b> (!<a class="local col5 ref" href="#65RBI" title='RBI' data-ref="65RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col6 ref" href="#66DstReg" title='DstReg' data-ref="66DstReg">DstReg</a>, *<a class="local col7 ref" href="#67RC" title='RC' data-ref="67RC">RC</a>, <span class='refarg'><a class="local col3 ref" href="#63MRI" title='MRI' data-ref="63MRI">MRI</a></span>)) {</td></tr>
<tr><th id="223">223</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-isel&quot;)) { dbgs() &lt;&lt; &quot;Failed to constrain &quot; &lt;&lt; TII.getName(I.getOpcode()) &lt;&lt; &quot; operand\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Failed to constrain "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col2 ref" href="#62TII" title='TII' data-ref="62TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo7getNameEj" title='llvm::MCInstrInfo::getName' data-ref="_ZNK4llvm11MCInstrInfo7getNameEj">getName</a>(<a class="local col1 ref" href="#61I" title='I' data-ref="61I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</td></tr>
<tr><th id="224">224</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" operand\n"</q>);</td></tr>
<tr><th id="225">225</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="226">226</th><td>  }</td></tr>
<tr><th id="227">227</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="228">228</th><td>}</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17selectMergeValuesRN4llvm19MachineInstrBuilderERKNS_16ARMBaseInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='selectMergeValues' data-type='bool selectMergeValues(llvm::MachineInstrBuilder &amp; MIB, const llvm::ARMBaseInstrInfo &amp; TII, llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetRegisterInfo &amp; TRI, const llvm::RegisterBankInfo &amp; RBI)' data-ref="_ZL17selectMergeValuesRN4llvm19MachineInstrBuilderERKNS_16ARMBaseInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">selectMergeValues</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="68MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="68MIB">MIB</dfn>,</td></tr>
<tr><th id="231">231</th><td>                              <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col9 decl" id="69TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="69TII">TII</dfn>,</td></tr>
<tr><th id="232">232</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="70MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="70MRI">MRI</dfn>,</td></tr>
<tr><th id="233">233</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col1 decl" id="71TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="71TRI">TRI</dfn>,</td></tr>
<tr><th id="234">234</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col2 decl" id="72RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="72RBI">RBI</dfn>) {</td></tr>
<tr><th id="235">235</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TII.getSubtarget().hasVFP2Base() &amp;&amp; &quot;Can&apos;t select merge without VFP&quot;) ? void (0) : __assert_fail (&quot;TII.getSubtarget().hasVFP2Base() &amp;&amp; \&quot;Can&apos;t select merge without VFP\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 235, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#69TII" title='TII' data-ref="69TII">TII</a>.<a class="ref" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo12getSubtargetEv" title='llvm::ARMBaseInstrInfo::getSubtarget' data-ref="_ZNK4llvm16ARMBaseInstrInfo12getSubtargetEv">getSubtarget</a>().<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>() &amp;&amp; <q>"Can't select merge without VFP"</q>);</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <i>// We only support G_MERGE_VALUES as a way to stick together two scalar GPRs</i></td></tr>
<tr><th id="238">238</th><td><i>  // into one DPR.</i></td></tr>
<tr><th id="239">239</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="73VReg0" title='VReg0' data-type='unsigned int' data-ref="73VReg0">VReg0</dfn> = <a class="local col8 ref" href="#68MIB" title='MIB' data-ref="68MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="240">240</th><td>  (<em>void</em>)<a class="local col3 ref" href="#73VReg0" title='VReg0' data-ref="73VReg0">VReg0</a>;</td></tr>
<tr><th id="241">241</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.getType(VReg0).getSizeInBits() == 64 &amp;&amp; RBI.getRegBank(VReg0, MRI, TRI)-&gt;getID() == ARM::FPRRegBankID &amp;&amp; &quot;Unsupported operand for G_MERGE_VALUES&quot;) ? void (0) : __assert_fail (&quot;MRI.getType(VReg0).getSizeInBits() == 64 &amp;&amp; RBI.getRegBank(VReg0, MRI, TRI)-&gt;getID() == ARM::FPRRegBankID &amp;&amp; \&quot;Unsupported operand for G_MERGE_VALUES\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 243, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MRI.getType(VReg0).getSizeInBits() == <var>64</var> &amp;&amp;</td></tr>
<tr><th id="242">242</th><td>         RBI.getRegBank(VReg0, MRI, TRI)-&gt;getID() == ARM::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">FPRRegBankID</span> &amp;&amp;</td></tr>
<tr><th id="243">243</th><td>         <q>"Unsupported operand for G_MERGE_VALUES"</q>);</td></tr>
<tr><th id="244">244</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="74VReg1" title='VReg1' data-type='unsigned int' data-ref="74VReg1">VReg1</dfn> = <a class="local col8 ref" href="#68MIB" title='MIB' data-ref="68MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="245">245</th><td>  (<em>void</em>)<a class="local col4 ref" href="#74VReg1" title='VReg1' data-ref="74VReg1">VReg1</a>;</td></tr>
<tr><th id="246">246</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.getType(VReg1).getSizeInBits() == 32 &amp;&amp; RBI.getRegBank(VReg1, MRI, TRI)-&gt;getID() == ARM::GPRRegBankID &amp;&amp; &quot;Unsupported operand for G_MERGE_VALUES&quot;) ? void (0) : __assert_fail (&quot;MRI.getType(VReg1).getSizeInBits() == 32 &amp;&amp; RBI.getRegBank(VReg1, MRI, TRI)-&gt;getID() == ARM::GPRRegBankID &amp;&amp; \&quot;Unsupported operand for G_MERGE_VALUES\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 248, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MRI.getType(VReg1).getSizeInBits() == <var>32</var> &amp;&amp;</td></tr>
<tr><th id="247">247</th><td>         RBI.getRegBank(VReg1, MRI, TRI)-&gt;getID() == ARM::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">GPRRegBankID</span> &amp;&amp;</td></tr>
<tr><th id="248">248</th><td>         <q>"Unsupported operand for G_MERGE_VALUES"</q>);</td></tr>
<tr><th id="249">249</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="75VReg2" title='VReg2' data-type='unsigned int' data-ref="75VReg2">VReg2</dfn> = <a class="local col8 ref" href="#68MIB" title='MIB' data-ref="68MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="250">250</th><td>  (<em>void</em>)<a class="local col5 ref" href="#75VReg2" title='VReg2' data-ref="75VReg2">VReg2</a>;</td></tr>
<tr><th id="251">251</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.getType(VReg2).getSizeInBits() == 32 &amp;&amp; RBI.getRegBank(VReg2, MRI, TRI)-&gt;getID() == ARM::GPRRegBankID &amp;&amp; &quot;Unsupported operand for G_MERGE_VALUES&quot;) ? void (0) : __assert_fail (&quot;MRI.getType(VReg2).getSizeInBits() == 32 &amp;&amp; RBI.getRegBank(VReg2, MRI, TRI)-&gt;getID() == ARM::GPRRegBankID &amp;&amp; \&quot;Unsupported operand for G_MERGE_VALUES\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 253, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MRI.getType(VReg2).getSizeInBits() == <var>32</var> &amp;&amp;</td></tr>
<tr><th id="252">252</th><td>         RBI.getRegBank(VReg2, MRI, TRI)-&gt;getID() == ARM::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">GPRRegBankID</span> &amp;&amp;</td></tr>
<tr><th id="253">253</th><td>         <q>"Unsupported operand for G_MERGE_VALUES"</q>);</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  MIB-&gt;setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;VMOVDRR&apos; in namespace &apos;llvm::ARM&apos;; did you mean &apos;llvm::ARMISD::VMOVDRR&apos;?">ARM</span>::VMOVDRR));</td></tr>
<tr><th id="256">256</th><td>  MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="259">259</th><td>}</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL19selectUnmergeValuesRN4llvm19MachineInstrBuilderERKNS_16ARMBaseInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='selectUnmergeValues' data-type='bool selectUnmergeValues(llvm::MachineInstrBuilder &amp; MIB, const llvm::ARMBaseInstrInfo &amp; TII, llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetRegisterInfo &amp; TRI, const llvm::RegisterBankInfo &amp; RBI)' data-ref="_ZL19selectUnmergeValuesRN4llvm19MachineInstrBuilderERKNS_16ARMBaseInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">selectUnmergeValues</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col6 decl" id="76MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="76MIB">MIB</dfn>,</td></tr>
<tr><th id="262">262</th><td>                                <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col7 decl" id="77TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="77TII">TII</dfn>,</td></tr>
<tr><th id="263">263</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="78MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="78MRI">MRI</dfn>,</td></tr>
<tr><th id="264">264</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col9 decl" id="79TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="79TRI">TRI</dfn>,</td></tr>
<tr><th id="265">265</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col0 decl" id="80RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="80RBI">RBI</dfn>) {</td></tr>
<tr><th id="266">266</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TII.getSubtarget().hasVFP2Base() &amp;&amp; &quot;Can&apos;t select unmerge without VFP&quot;) ? void (0) : __assert_fail (&quot;TII.getSubtarget().hasVFP2Base() &amp;&amp; \&quot;Can&apos;t select unmerge without VFP\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 267, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#77TII" title='TII' data-ref="77TII">TII</a>.<a class="ref" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo12getSubtargetEv" title='llvm::ARMBaseInstrInfo::getSubtarget' data-ref="_ZNK4llvm16ARMBaseInstrInfo12getSubtargetEv">getSubtarget</a>().<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>() &amp;&amp;</td></tr>
<tr><th id="267">267</th><td>         <q>"Can't select unmerge without VFP"</q>);</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <i>// We only support G_UNMERGE_VALUES as a way to break up one DPR into two</i></td></tr>
<tr><th id="270">270</th><td><i>  // GPRs.</i></td></tr>
<tr><th id="271">271</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="81VReg0" title='VReg0' data-type='unsigned int' data-ref="81VReg0">VReg0</dfn> = <a class="local col6 ref" href="#76MIB" title='MIB' data-ref="76MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="272">272</th><td>  (<em>void</em>)<a class="local col1 ref" href="#81VReg0" title='VReg0' data-ref="81VReg0">VReg0</a>;</td></tr>
<tr><th id="273">273</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.getType(VReg0).getSizeInBits() == 32 &amp;&amp; RBI.getRegBank(VReg0, MRI, TRI)-&gt;getID() == ARM::GPRRegBankID &amp;&amp; &quot;Unsupported operand for G_UNMERGE_VALUES&quot;) ? void (0) : __assert_fail (&quot;MRI.getType(VReg0).getSizeInBits() == 32 &amp;&amp; RBI.getRegBank(VReg0, MRI, TRI)-&gt;getID() == ARM::GPRRegBankID &amp;&amp; \&quot;Unsupported operand for G_UNMERGE_VALUES\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 275, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MRI.getType(VReg0).getSizeInBits() == <var>32</var> &amp;&amp;</td></tr>
<tr><th id="274">274</th><td>         RBI.getRegBank(VReg0, MRI, TRI)-&gt;getID() == ARM::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">GPRRegBankID</span> &amp;&amp;</td></tr>
<tr><th id="275">275</th><td>         <q>"Unsupported operand for G_UNMERGE_VALUES"</q>);</td></tr>
<tr><th id="276">276</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="82VReg1" title='VReg1' data-type='unsigned int' data-ref="82VReg1">VReg1</dfn> = <a class="local col6 ref" href="#76MIB" title='MIB' data-ref="76MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="277">277</th><td>  (<em>void</em>)<a class="local col2 ref" href="#82VReg1" title='VReg1' data-ref="82VReg1">VReg1</a>;</td></tr>
<tr><th id="278">278</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.getType(VReg1).getSizeInBits() == 32 &amp;&amp; RBI.getRegBank(VReg1, MRI, TRI)-&gt;getID() == ARM::GPRRegBankID &amp;&amp; &quot;Unsupported operand for G_UNMERGE_VALUES&quot;) ? void (0) : __assert_fail (&quot;MRI.getType(VReg1).getSizeInBits() == 32 &amp;&amp; RBI.getRegBank(VReg1, MRI, TRI)-&gt;getID() == ARM::GPRRegBankID &amp;&amp; \&quot;Unsupported operand for G_UNMERGE_VALUES\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 280, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MRI.getType(VReg1).getSizeInBits() == <var>32</var> &amp;&amp;</td></tr>
<tr><th id="279">279</th><td>         RBI.getRegBank(VReg1, MRI, TRI)-&gt;getID() == ARM::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">GPRRegBankID</span> &amp;&amp;</td></tr>
<tr><th id="280">280</th><td>         <q>"Unsupported operand for G_UNMERGE_VALUES"</q>);</td></tr>
<tr><th id="281">281</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="83VReg2" title='VReg2' data-type='unsigned int' data-ref="83VReg2">VReg2</dfn> = <a class="local col6 ref" href="#76MIB" title='MIB' data-ref="76MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="282">282</th><td>  (<em>void</em>)<a class="local col3 ref" href="#83VReg2" title='VReg2' data-ref="83VReg2">VReg2</a>;</td></tr>
<tr><th id="283">283</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.getType(VReg2).getSizeInBits() == 64 &amp;&amp; RBI.getRegBank(VReg2, MRI, TRI)-&gt;getID() == ARM::FPRRegBankID &amp;&amp; &quot;Unsupported operand for G_UNMERGE_VALUES&quot;) ? void (0) : __assert_fail (&quot;MRI.getType(VReg2).getSizeInBits() == 64 &amp;&amp; RBI.getRegBank(VReg2, MRI, TRI)-&gt;getID() == ARM::FPRRegBankID &amp;&amp; \&quot;Unsupported operand for G_UNMERGE_VALUES\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 285, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MRI.getType(VReg2).getSizeInBits() == <var>64</var> &amp;&amp;</td></tr>
<tr><th id="284">284</th><td>         RBI.getRegBank(VReg2, MRI, TRI)-&gt;getID() == ARM::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">FPRRegBankID</span> &amp;&amp;</td></tr>
<tr><th id="285">285</th><td>         <q>"Unsupported operand for G_UNMERGE_VALUES"</q>);</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  MIB-&gt;setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;VMOVRRD&apos; in namespace &apos;llvm::ARM&apos;; did you mean &apos;llvm::ARMISD::VMOVRRD&apos;?">ARM</span>::VMOVRRD));</td></tr>
<tr><th id="288">288</th><td>  MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="291">291</th><td>}</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector" title='(anonymous namespace)::ARMInstructionSelector' data-ref="(anonymousnamespace)::ARMInstructionSelector">ARMInstructionSelector</a>::<a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector::OpcodeCache" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache">OpcodeCache</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_122ARMInstructionSelector11OpcodeCacheC1ERKN4llvm12ARMSubtargetE" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::OpcodeCache' data-type='void (anonymous namespace)::ARMInstructionSelector::OpcodeCache::OpcodeCache(const llvm::ARMSubtarget &amp; STI)' data-ref="_ZN12_GLOBAL__N_122ARMInstructionSelector11OpcodeCacheC1ERKN4llvm12ARMSubtargetE">OpcodeCache</dfn>(<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col4 decl" id="84STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="84STI">STI</dfn>) {</td></tr>
<tr><th id="294">294</th><td>  <em>bool</em> <dfn class="local col5 decl" id="85isThumb" title='isThumb' data-type='bool' data-ref="85isThumb">isThumb</dfn> = <a class="local col4 ref" href="#84STI" title='STI' data-ref="84STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>();</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">TargetOpcode</span>;</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/STORE_OPCODE" data-ref="_M/STORE_OPCODE">STORE_OPCODE</dfn>(VAR, OPC) VAR = <a class="local col5 ref" href="#85isThumb" title='isThumb' data-ref="85isThumb">isThumb</a> ? <span class='error' title="no member named &apos;t2ANDri&apos; in namespace &apos;llvm::ARM&apos;; did you mean &apos;ADDri&apos;?"><span class='error' title="no member named &apos;t2ADDrr&apos; in namespace &apos;llvm::ARM&apos;; did you mean &apos;ADDrr&apos;?"><span class='error' title="no member named &apos;t2ADDri&apos; in namespace &apos;llvm::ARM&apos;; did you mean &apos;ADDri&apos;?"><span class='error' title="no member named &apos;t2CMPrr&apos; in namespace &apos;llvm::ARM&apos;; did you mean &apos;CMPrr&apos;?">ARM</span></span></span></span>::t2##OPC : <span class='error' title="no member named &apos;ANDri&apos; in namespace &apos;llvm::ARM&apos;; did you mean &apos;ADDri&apos;?"><span class='error' title="no member named &apos;ADDrr&apos; in namespace &apos;llvm::ARM&apos;; did you mean simply &apos;ADDrr&apos;?"><span class='error' title="no member named &apos;ADDri&apos; in namespace &apos;llvm::ARM&apos;; did you mean simply &apos;ADDri&apos;?">ARM</span></span></span>::OPC</u></td></tr>
<tr><th id="299">299</th><td>  <a class="macro" href="#298" title="SEXT16 = isThumb ? ARM::t2SXTH : ARM::SXTH" data-ref="_M/STORE_OPCODE">STORE_OPCODE</a>(SEXT16, <span class='error' title="no member named &apos;SXTH&apos; in namespace &apos;llvm::ARM&apos;">SXTH</span>);</td></tr>
<tr><th id="300">300</th><td>  <a class="macro" href="#298" title="ZEXT16 = isThumb ? ARM::t2UXTH : ARM::UXTH" data-ref="_M/STORE_OPCODE">STORE_OPCODE</a>(ZEXT16, <span class='error' title="no member named &apos;UXTH&apos; in namespace &apos;llvm::ARM&apos;">UXTH</span>);</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>  <a class="macro" href="#298" title="SEXT8 = isThumb ? ARM::t2SXTB : ARM::SXTB" data-ref="_M/STORE_OPCODE">STORE_OPCODE</a>(SEXT8, <span class='error' title="no member named &apos;SXTB&apos; in namespace &apos;llvm::ARM&apos;">SXTB</span>);</td></tr>
<tr><th id="303">303</th><td>  <a class="macro" href="#298" title="ZEXT8 = isThumb ? ARM::t2UXTB : ARM::UXTB" data-ref="_M/STORE_OPCODE">STORE_OPCODE</a>(ZEXT8, <span class='error' title="no member named &apos;UXTB&apos; in namespace &apos;llvm::ARM&apos;">UXTB</span>);</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <a class="macro" href="#298" title="AND = isThumb ? ARM::t2ANDri : ARM::ANDri" data-ref="_M/STORE_OPCODE">STORE_OPCODE</a>(<a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::AND" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::AND' data-use='w' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::AND">AND</a>, <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ADDri" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::ADDri' data-use='r' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ADDri">ANDri</a>);</td></tr>
<tr><th id="306">306</th><td>  <a class="macro" href="#298" title="RSB = isThumb ? ARM::t2RSBri : ARM::RSBri" data-ref="_M/STORE_OPCODE">STORE_OPCODE</a>(RSB, <span class='error' title="no member named &apos;RSBri&apos; in namespace &apos;llvm::ARM&apos;">RSBri</span>);</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>  <a class="macro" href="#298" title="STORE32 = isThumb ? ARM::t2STRi12 : ARM::STRi12" data-ref="_M/STORE_OPCODE">STORE_OPCODE</a>(STORE32, <span class='error' title="no member named &apos;STRi12&apos; in namespace &apos;llvm::ARM&apos;">STRi12</span>);</td></tr>
<tr><th id="309">309</th><td>  <a class="macro" href="#298" title="LOAD32 = isThumb ? ARM::t2LDRi12 : ARM::LDRi12" data-ref="_M/STORE_OPCODE">STORE_OPCODE</a>(LOAD32, <span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>);</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <i>// LDRH/STRH are special...</i></td></tr>
<tr><th id="312">312</th><td>  STORE16 = isThumb ? ARM::<span class='error' title="no member named &apos;t2STRHi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRHi12</span> : ARM::<span class='error' title="no member named &apos;STRH&apos; in namespace &apos;llvm::ARM&apos;">STRH</span>;</td></tr>
<tr><th id="313">313</th><td>  LOAD16 = isThumb ? ARM::<span class='error' title="no member named &apos;t2LDRHi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRHi12</span> : ARM::<span class='error' title="no member named &apos;LDRH&apos; in namespace &apos;llvm::ARM&apos;">LDRH</span>;</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <a class="macro" href="#298" title="STORE8 = isThumb ? ARM::t2STRBi12 : ARM::STRBi12" data-ref="_M/STORE_OPCODE">STORE_OPCODE</a>(STORE8, <span class='error' title="no member named &apos;STRBi12&apos; in namespace &apos;llvm::ARM&apos;">STRBi12</span>);</td></tr>
<tr><th id="316">316</th><td>  <a class="macro" href="#298" title="LOAD8 = isThumb ? ARM::t2LDRBi12 : ARM::LDRBi12" data-ref="_M/STORE_OPCODE">STORE_OPCODE</a>(LOAD8, <span class='error' title="no member named &apos;LDRBi12&apos; in namespace &apos;llvm::ARM&apos;">LDRBi12</span>);</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <a class="macro" href="#298" title="ADDrr = isThumb ? ARM::t2ADDrr : ARM::ADDrr" data-ref="_M/STORE_OPCODE">STORE_OPCODE</a>(<a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ADDrr" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::ADDrr' data-use='w' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ADDrr">ADDrr</a>, <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ADDrr" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::ADDrr' data-use='r' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ADDrr">ADDrr</a>);</td></tr>
<tr><th id="319">319</th><td>  <a class="macro" href="#298" title="ADDri = isThumb ? ARM::t2ADDri : ARM::ADDri" data-ref="_M/STORE_OPCODE">STORE_OPCODE</a>(<a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ADDri" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::ADDri' data-use='w' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ADDri">ADDri</a>, <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ADDri" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::ADDri' data-use='r' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ADDri">ADDri</a>);</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <a class="macro" href="#298" title="CMPrr = isThumb ? ARM::t2CMPrr : ARM::CMPrr" data-ref="_M/STORE_OPCODE">STORE_OPCODE</a>(CMPrr, <span class='error' title="no member named &apos;CMPrr&apos; in namespace &apos;llvm::ARM&apos;">CMPrr</span>);</td></tr>
<tr><th id="322">322</th><td>  <a class="macro" href="#298" title="MOVi = isThumb ? ARM::t2MOVi : ARM::MOVi" data-ref="_M/STORE_OPCODE">STORE_OPCODE</a>(MOVi, <span class='error' title="no member named &apos;MOVi&apos; in namespace &apos;llvm::ARM&apos;">MOVi</span>);</td></tr>
<tr><th id="323">323</th><td>  <a class="macro" href="#298" title="MOVCCi = isThumb ? ARM::t2MOVCCi : ARM::MOVCCi" data-ref="_M/STORE_OPCODE">STORE_OPCODE</a>(MOVCCi, <span class='error' title="no member named &apos;MOVCCi&apos; in namespace &apos;llvm::ARM&apos;">MOVCCi</span>);</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <a class="macro" href="#298" title="MOVCCr = isThumb ? ARM::t2MOVCCr : ARM::MOVCCr" data-ref="_M/STORE_OPCODE">STORE_OPCODE</a>(MOVCCr, <span class='error' title="no member named &apos;MOVCCr&apos; in namespace &apos;llvm::ARM&apos;">MOVCCr</span>);</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <a class="macro" href="#298" title="TSTri = isThumb ? ARM::t2TSTri : ARM::TSTri" data-ref="_M/STORE_OPCODE">STORE_OPCODE</a>(TSTri, <span class='error' title="no member named &apos;TSTri&apos; in namespace &apos;llvm::ARM&apos;">TSTri</span>);</td></tr>
<tr><th id="328">328</th><td>  <a class="macro" href="#298" title="Bcc = isThumb ? ARM::t2Bcc : ARM::Bcc" data-ref="_M/STORE_OPCODE">STORE_OPCODE</a>(Bcc, <span class='error' title="no member named &apos;Bcc&apos; in namespace &apos;llvm::ARM&apos;">Bcc</span>);</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <a class="macro" href="#298" title="MOVi32imm = isThumb ? ARM::t2MOVi32imm : ARM::MOVi32imm" data-ref="_M/STORE_OPCODE">STORE_OPCODE</a>(MOVi32imm, <span class='error' title="no member named &apos;MOVi32imm&apos; in namespace &apos;llvm::ARM&apos;">MOVi32imm</span>);</td></tr>
<tr><th id="331">331</th><td>  ConstPoolLoad = isThumb ? ARM::<span class='error' title="no member named &apos;t2LDRpci&apos; in namespace &apos;llvm::ARM&apos;">t2LDRpci</span> : ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>;</td></tr>
<tr><th id="332">332</th><td>  <a class="macro" href="#298" title="MOV_ga_pcrel = isThumb ? ARM::t2MOV_ga_pcrel : ARM::MOV_ga_pcrel" data-ref="_M/STORE_OPCODE">STORE_OPCODE</a>(MOV_ga_pcrel, <span class='error' title="no member named &apos;MOV_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">MOV_ga_pcrel</span>);</td></tr>
<tr><th id="333">333</th><td>  LDRLIT_ga_pcrel = isThumb ? ARM::<span class='error' title="no member named &apos;tLDRLIT_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">tLDRLIT_ga_pcrel</span> : ARM::<span class='error' title="no member named &apos;LDRLIT_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">LDRLIT_ga_pcrel</span>;</td></tr>
<tr><th id="334">334</th><td>  LDRLIT_ga_abs = isThumb ? ARM::<span class='error' title="no member named &apos;tLDRLIT_ga_abs&apos; in namespace &apos;llvm::ARM&apos;">tLDRLIT_ga_abs</span> : ARM::<span class='error' title="no member named &apos;LDRLIT_ga_abs&apos; in namespace &apos;llvm::ARM&apos;">LDRLIT_ga_abs</span>;</td></tr>
<tr><th id="335">335</th><td><u>#undef <span class="macro" data-ref="_M/MAP_OPCODE">MAP_OPCODE</span></u></td></tr>
<tr><th id="336">336</th><td>}</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector" title='(anonymous namespace)::ARMInstructionSelector' data-ref="(anonymousnamespace)::ARMInstructionSelector">ARMInstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122ARMInstructionSelector18selectSimpleExtOpcEjj" title='(anonymous namespace)::ARMInstructionSelector::selectSimpleExtOpc' data-type='unsigned int (anonymous namespace)::ARMInstructionSelector::selectSimpleExtOpc(unsigned int Opc, unsigned int Size) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector18selectSimpleExtOpcEjj">selectSimpleExtOpc</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="86Opc" title='Opc' data-type='unsigned int' data-ref="86Opc">Opc</dfn>,</td></tr>
<tr><th id="339">339</th><td>                                                    <em>unsigned</em> <dfn class="local col7 decl" id="87Size" title='Size' data-type='unsigned int' data-ref="87Size">Size</dfn>) <em>const</em> {</td></tr>
<tr><th id="340">340</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">TargetOpcode</span>;</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>  <b>if</b> (<a class="local col7 ref" href="#87Size" title='Size' data-ref="87Size">Size</a> != <var>8</var> &amp;&amp; <a class="local col7 ref" href="#87Size" title='Size' data-ref="87Size">Size</a> != <var>16</var>)</td></tr>
<tr><th id="343">343</th><td>    <b>return</b> <a class="local col6 ref" href="#86Opc" title='Opc' data-ref="86Opc">Opc</a>;</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>  <b>if</b> (<a class="local col6 ref" href="#86Opc" title='Opc' data-ref="86Opc">Opc</a> == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#353" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT">G_SEXT</a>)</td></tr>
<tr><th id="346">346</th><td>    <b>return</b> <a class="local col7 ref" href="#87Size" title='Size' data-ref="87Size">Size</a> == <var>8</var> ? <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::Opcodes" title='(anonymous namespace)::ARMInstructionSelector::Opcodes' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::Opcodes">Opcodes</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::SEXT8" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::SEXT8' data-use='r' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::SEXT8">SEXT8</a> : <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::Opcodes" title='(anonymous namespace)::ARMInstructionSelector::Opcodes' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::Opcodes">Opcodes</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::SEXT16" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::SEXT16' data-use='r' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::SEXT16">SEXT16</a>;</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <b>if</b> (<a class="local col6 ref" href="#86Opc" title='Opc' data-ref="86Opc">Opc</a> == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#356" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT">G_ZEXT</a>)</td></tr>
<tr><th id="349">349</th><td>    <b>return</b> <a class="local col7 ref" href="#87Size" title='Size' data-ref="87Size">Size</a> == <var>8</var> ? <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::Opcodes" title='(anonymous namespace)::ARMInstructionSelector::Opcodes' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::Opcodes">Opcodes</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ZEXT8" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::ZEXT8' data-use='r' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ZEXT8">ZEXT8</a> : <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::Opcodes" title='(anonymous namespace)::ARMInstructionSelector::Opcodes' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::Opcodes">Opcodes</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ZEXT16" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::ZEXT16' data-use='r' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::ZEXT16">ZEXT16</a>;</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <b>return</b> <a class="local col6 ref" href="#86Opc" title='Opc' data-ref="86Opc">Opc</a>;</td></tr>
<tr><th id="352">352</th><td>}</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector" title='(anonymous namespace)::ARMInstructionSelector' data-ref="(anonymousnamespace)::ARMInstructionSelector">ARMInstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122ARMInstructionSelector21selectLoadStoreOpCodeEjjj" title='(anonymous namespace)::ARMInstructionSelector::selectLoadStoreOpCode' data-type='unsigned int (anonymous namespace)::ARMInstructionSelector::selectLoadStoreOpCode(unsigned int Opc, unsigned int RegBank, unsigned int Size) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector21selectLoadStoreOpCodeEjjj">selectLoadStoreOpCode</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="88Opc" title='Opc' data-type='unsigned int' data-ref="88Opc">Opc</dfn>,</td></tr>
<tr><th id="355">355</th><td>                                                       <em>unsigned</em> <dfn class="local col9 decl" id="89RegBank" title='RegBank' data-type='unsigned int' data-ref="89RegBank">RegBank</dfn>,</td></tr>
<tr><th id="356">356</th><td>                                                       <em>unsigned</em> <dfn class="local col0 decl" id="90Size" title='Size' data-type='unsigned int' data-ref="90Size">Size</dfn>) <em>const</em> {</td></tr>
<tr><th id="357">357</th><td>  <em>bool</em> <dfn class="local col1 decl" id="91isStore" title='isStore' data-type='bool' data-ref="91isStore">isStore</dfn> = <a class="local col8 ref" href="#88Opc" title='Opc' data-ref="88Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#298" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE">G_STORE</a>;</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>  <b>if</b> (RegBank == ARM::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">GPRRegBankID</span>) {</td></tr>
<tr><th id="360">360</th><td>    <b>switch</b> (<a class="local col0 ref" href="#90Size" title='Size' data-ref="90Size">Size</a>) {</td></tr>
<tr><th id="361">361</th><td>    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="362">362</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="363">363</th><td>      <b>return</b> <a class="local col1 ref" href="#91isStore" title='isStore' data-ref="91isStore">isStore</a> ? <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::Opcodes" title='(anonymous namespace)::ARMInstructionSelector::Opcodes' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::Opcodes">Opcodes</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::STORE8" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::STORE8' data-use='r' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::STORE8">STORE8</a> : <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::Opcodes" title='(anonymous namespace)::ARMInstructionSelector::Opcodes' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::Opcodes">Opcodes</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::LOAD8" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::LOAD8' data-use='r' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::LOAD8">LOAD8</a>;</td></tr>
<tr><th id="364">364</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="365">365</th><td>      <b>return</b> <a class="local col1 ref" href="#91isStore" title='isStore' data-ref="91isStore">isStore</a> ? <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::Opcodes" title='(anonymous namespace)::ARMInstructionSelector::Opcodes' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::Opcodes">Opcodes</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::STORE16" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::STORE16' data-use='r' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::STORE16">STORE16</a> : <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::Opcodes" title='(anonymous namespace)::ARMInstructionSelector::Opcodes' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::Opcodes">Opcodes</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::LOAD16" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::LOAD16' data-use='r' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::LOAD16">LOAD16</a>;</td></tr>
<tr><th id="366">366</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="367">367</th><td>      <b>return</b> <a class="local col1 ref" href="#91isStore" title='isStore' data-ref="91isStore">isStore</a> ? <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::Opcodes" title='(anonymous namespace)::ARMInstructionSelector::Opcodes' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::Opcodes">Opcodes</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::STORE32" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::STORE32' data-use='r' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::STORE32">STORE32</a> : <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::Opcodes" title='(anonymous namespace)::ARMInstructionSelector::Opcodes' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::Opcodes">Opcodes</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::LOAD32" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::LOAD32' data-use='r' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::LOAD32">LOAD32</a>;</td></tr>
<tr><th id="368">368</th><td>    <b>default</b>:</td></tr>
<tr><th id="369">369</th><td>      <b>return</b> <a class="local col8 ref" href="#88Opc" title='Opc' data-ref="88Opc">Opc</a>;</td></tr>
<tr><th id="370">370</th><td>    }</td></tr>
<tr><th id="371">371</th><td>  }</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <b>if</b> (RegBank == ARM::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">FPRRegBankID</span>) {</td></tr>
<tr><th id="374">374</th><td>    <b>switch</b> (<a class="local col0 ref" href="#90Size" title='Size' data-ref="90Size">Size</a>) {</td></tr>
<tr><th id="375">375</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="376">376</th><td>      <b>return</b> isStore ? ARM::<span class='error' title="no member named &apos;VSTRS&apos; in namespace &apos;llvm::ARM&apos;">VSTRS</span> : ARM::<span class='error' title="no member named &apos;VLDRS&apos; in namespace &apos;llvm::ARM&apos;">VLDRS</span>;</td></tr>
<tr><th id="377">377</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="378">378</th><td>      <b>return</b> isStore ? ARM::<span class='error' title="no member named &apos;VSTRD&apos; in namespace &apos;llvm::ARM&apos;">VSTRD</span> : ARM::<span class='error' title="no member named &apos;VLDRD&apos; in namespace &apos;llvm::ARM&apos;">VLDRD</span>;</td></tr>
<tr><th id="379">379</th><td>    <b>default</b>:</td></tr>
<tr><th id="380">380</th><td>      <b>return</b> <a class="local col8 ref" href="#88Opc" title='Opc' data-ref="88Opc">Opc</a>;</td></tr>
<tr><th id="381">381</th><td>    }</td></tr>
<tr><th id="382">382</th><td>  }</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>  <b>return</b> <a class="local col8 ref" href="#88Opc" title='Opc' data-ref="88Opc">Opc</a>;</td></tr>
<tr><th id="385">385</th><td>}</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><i  data-doc="_ZL15getComparePredsN4llvm7CmpInst9PredicateE">// When lowering comparisons, we sometimes need to perform two compares instead</i></td></tr>
<tr><th id="388">388</th><td><i  data-doc="_ZL15getComparePredsN4llvm7CmpInst9PredicateE">// of just one. Get the condition codes for both comparisons. If only one is</i></td></tr>
<tr><th id="389">389</th><td><i  data-doc="_ZL15getComparePredsN4llvm7CmpInst9PredicateE">// needed, the second member of the pair is ARMCC::AL.</i></td></tr>
<tr><th id="390">390</th><td><em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a>, <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a>&gt;</td></tr>
<tr><th id="391">391</th><td><dfn class="tu decl def" id="_ZL15getComparePredsN4llvm7CmpInst9PredicateE" title='getComparePreds' data-type='std::pair&lt;ARMCC::CondCodes, ARMCC::CondCodes&gt; getComparePreds(CmpInst::Predicate Pred)' data-ref="_ZL15getComparePredsN4llvm7CmpInst9PredicateE">getComparePreds</dfn>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col2 decl" id="92Pred" title='Pred' data-type='CmpInst::Predicate' data-ref="92Pred">Pred</dfn>) {</td></tr>
<tr><th id="392">392</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a>, <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a>&gt; <dfn class="local col3 decl" id="93Preds" title='Preds' data-type='std::pair&lt;ARMCC::CondCodes, ARMCC::CondCodes&gt;' data-ref="93Preds">Preds</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>, <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>};</td></tr>
<tr><th id="393">393</th><td>  <b>switch</b> (<a class="local col2 ref" href="#92Pred" title='Pred' data-ref="92Pred">Pred</a>) {</td></tr>
<tr><th id="394">394</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ONE" title='llvm::CmpInst::Predicate::FCMP_ONE' data-ref="llvm::CmpInst::Predicate::FCMP_ONE">FCMP_ONE</a>:</td></tr>
<tr><th id="395">395</th><td>    <a class="local col3 ref" href="#93Preds" title='Preds' data-ref="93Preds">Preds</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE" title='std::pair::operator=' data-ref="_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE">=</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::GT" title='llvm::ARMCC::CondCodes::GT' data-ref="llvm::ARMCC::CondCodes::GT">GT</a>, <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::MI" title='llvm::ARMCC::CondCodes::MI' data-ref="llvm::ARMCC::CondCodes::MI">MI</a>};</td></tr>
<tr><th id="396">396</th><td>    <b>break</b>;</td></tr>
<tr><th id="397">397</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UEQ" title='llvm::CmpInst::Predicate::FCMP_UEQ' data-ref="llvm::CmpInst::Predicate::FCMP_UEQ">FCMP_UEQ</a>:</td></tr>
<tr><th id="398">398</th><td>    <a class="local col3 ref" href="#93Preds" title='Preds' data-ref="93Preds">Preds</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE" title='std::pair::operator=' data-ref="_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_move_assignableIT_ES1_IT0_EEE5valueEOSt4pairIS2_S4_EOSt20__nonesuch_no_bracesE4typeE">=</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::EQ" title='llvm::ARMCC::CondCodes::EQ' data-ref="llvm::ARMCC::CondCodes::EQ">EQ</a>, <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::VS" title='llvm::ARMCC::CondCodes::VS' data-ref="llvm::ARMCC::CondCodes::VS">VS</a>};</td></tr>
<tr><th id="399">399</th><td>    <b>break</b>;</td></tr>
<tr><th id="400">400</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_EQ" title='llvm::CmpInst::Predicate::ICMP_EQ' data-ref="llvm::CmpInst::Predicate::ICMP_EQ">ICMP_EQ</a>:</td></tr>
<tr><th id="401">401</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OEQ" title='llvm::CmpInst::Predicate::FCMP_OEQ' data-ref="llvm::CmpInst::Predicate::FCMP_OEQ">FCMP_OEQ</a>:</td></tr>
<tr><th id="402">402</th><td>    <a class="local col3 ref" href="#93Preds" title='Preds' data-ref="93Preds">Preds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::ARMCC::CondCodes, llvm::ARMCC::CondCodes&gt;::first' data-ref="std::pair::first">first</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::EQ" title='llvm::ARMCC::CondCodes::EQ' data-ref="llvm::ARMCC::CondCodes::EQ">EQ</a>;</td></tr>
<tr><th id="403">403</th><td>    <b>break</b>;</td></tr>
<tr><th id="404">404</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SGT" title='llvm::CmpInst::Predicate::ICMP_SGT' data-ref="llvm::CmpInst::Predicate::ICMP_SGT">ICMP_SGT</a>:</td></tr>
<tr><th id="405">405</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OGT" title='llvm::CmpInst::Predicate::FCMP_OGT' data-ref="llvm::CmpInst::Predicate::FCMP_OGT">FCMP_OGT</a>:</td></tr>
<tr><th id="406">406</th><td>    <a class="local col3 ref" href="#93Preds" title='Preds' data-ref="93Preds">Preds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::ARMCC::CondCodes, llvm::ARMCC::CondCodes&gt;::first' data-ref="std::pair::first">first</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::GT" title='llvm::ARMCC::CondCodes::GT' data-ref="llvm::ARMCC::CondCodes::GT">GT</a>;</td></tr>
<tr><th id="407">407</th><td>    <b>break</b>;</td></tr>
<tr><th id="408">408</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SGE" title='llvm::CmpInst::Predicate::ICMP_SGE' data-ref="llvm::CmpInst::Predicate::ICMP_SGE">ICMP_SGE</a>:</td></tr>
<tr><th id="409">409</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OGE" title='llvm::CmpInst::Predicate::FCMP_OGE' data-ref="llvm::CmpInst::Predicate::FCMP_OGE">FCMP_OGE</a>:</td></tr>
<tr><th id="410">410</th><td>    <a class="local col3 ref" href="#93Preds" title='Preds' data-ref="93Preds">Preds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::ARMCC::CondCodes, llvm::ARMCC::CondCodes&gt;::first' data-ref="std::pair::first">first</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::GE" title='llvm::ARMCC::CondCodes::GE' data-ref="llvm::ARMCC::CondCodes::GE">GE</a>;</td></tr>
<tr><th id="411">411</th><td>    <b>break</b>;</td></tr>
<tr><th id="412">412</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_UGT" title='llvm::CmpInst::Predicate::ICMP_UGT' data-ref="llvm::CmpInst::Predicate::ICMP_UGT">ICMP_UGT</a>:</td></tr>
<tr><th id="413">413</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UGT" title='llvm::CmpInst::Predicate::FCMP_UGT' data-ref="llvm::CmpInst::Predicate::FCMP_UGT">FCMP_UGT</a>:</td></tr>
<tr><th id="414">414</th><td>    <a class="local col3 ref" href="#93Preds" title='Preds' data-ref="93Preds">Preds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::ARMCC::CondCodes, llvm::ARMCC::CondCodes&gt;::first' data-ref="std::pair::first">first</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::HI" title='llvm::ARMCC::CondCodes::HI' data-ref="llvm::ARMCC::CondCodes::HI">HI</a>;</td></tr>
<tr><th id="415">415</th><td>    <b>break</b>;</td></tr>
<tr><th id="416">416</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OLT" title='llvm::CmpInst::Predicate::FCMP_OLT' data-ref="llvm::CmpInst::Predicate::FCMP_OLT">FCMP_OLT</a>:</td></tr>
<tr><th id="417">417</th><td>    <a class="local col3 ref" href="#93Preds" title='Preds' data-ref="93Preds">Preds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::ARMCC::CondCodes, llvm::ARMCC::CondCodes&gt;::first' data-ref="std::pair::first">first</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::MI" title='llvm::ARMCC::CondCodes::MI' data-ref="llvm::ARMCC::CondCodes::MI">MI</a>;</td></tr>
<tr><th id="418">418</th><td>    <b>break</b>;</td></tr>
<tr><th id="419">419</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_ULE" title='llvm::CmpInst::Predicate::ICMP_ULE' data-ref="llvm::CmpInst::Predicate::ICMP_ULE">ICMP_ULE</a>:</td></tr>
<tr><th id="420">420</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OLE" title='llvm::CmpInst::Predicate::FCMP_OLE' data-ref="llvm::CmpInst::Predicate::FCMP_OLE">FCMP_OLE</a>:</td></tr>
<tr><th id="421">421</th><td>    <a class="local col3 ref" href="#93Preds" title='Preds' data-ref="93Preds">Preds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::ARMCC::CondCodes, llvm::ARMCC::CondCodes&gt;::first' data-ref="std::pair::first">first</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LS" title='llvm::ARMCC::CondCodes::LS' data-ref="llvm::ARMCC::CondCodes::LS">LS</a>;</td></tr>
<tr><th id="422">422</th><td>    <b>break</b>;</td></tr>
<tr><th id="423">423</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ORD" title='llvm::CmpInst::Predicate::FCMP_ORD' data-ref="llvm::CmpInst::Predicate::FCMP_ORD">FCMP_ORD</a>:</td></tr>
<tr><th id="424">424</th><td>    <a class="local col3 ref" href="#93Preds" title='Preds' data-ref="93Preds">Preds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::ARMCC::CondCodes, llvm::ARMCC::CondCodes&gt;::first' data-ref="std::pair::first">first</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::VC" title='llvm::ARMCC::CondCodes::VC' data-ref="llvm::ARMCC::CondCodes::VC">VC</a>;</td></tr>
<tr><th id="425">425</th><td>    <b>break</b>;</td></tr>
<tr><th id="426">426</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UNO" title='llvm::CmpInst::Predicate::FCMP_UNO' data-ref="llvm::CmpInst::Predicate::FCMP_UNO">FCMP_UNO</a>:</td></tr>
<tr><th id="427">427</th><td>    <a class="local col3 ref" href="#93Preds" title='Preds' data-ref="93Preds">Preds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::ARMCC::CondCodes, llvm::ARMCC::CondCodes&gt;::first' data-ref="std::pair::first">first</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::VS" title='llvm::ARMCC::CondCodes::VS' data-ref="llvm::ARMCC::CondCodes::VS">VS</a>;</td></tr>
<tr><th id="428">428</th><td>    <b>break</b>;</td></tr>
<tr><th id="429">429</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UGE" title='llvm::CmpInst::Predicate::FCMP_UGE' data-ref="llvm::CmpInst::Predicate::FCMP_UGE">FCMP_UGE</a>:</td></tr>
<tr><th id="430">430</th><td>    <a class="local col3 ref" href="#93Preds" title='Preds' data-ref="93Preds">Preds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::ARMCC::CondCodes, llvm::ARMCC::CondCodes&gt;::first' data-ref="std::pair::first">first</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::PL" title='llvm::ARMCC::CondCodes::PL' data-ref="llvm::ARMCC::CondCodes::PL">PL</a>;</td></tr>
<tr><th id="431">431</th><td>    <b>break</b>;</td></tr>
<tr><th id="432">432</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SLT" title='llvm::CmpInst::Predicate::ICMP_SLT' data-ref="llvm::CmpInst::Predicate::ICMP_SLT">ICMP_SLT</a>:</td></tr>
<tr><th id="433">433</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ULT" title='llvm::CmpInst::Predicate::FCMP_ULT' data-ref="llvm::CmpInst::Predicate::FCMP_ULT">FCMP_ULT</a>:</td></tr>
<tr><th id="434">434</th><td>    <a class="local col3 ref" href="#93Preds" title='Preds' data-ref="93Preds">Preds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::ARMCC::CondCodes, llvm::ARMCC::CondCodes&gt;::first' data-ref="std::pair::first">first</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LT" title='llvm::ARMCC::CondCodes::LT' data-ref="llvm::ARMCC::CondCodes::LT">LT</a>;</td></tr>
<tr><th id="435">435</th><td>    <b>break</b>;</td></tr>
<tr><th id="436">436</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SLE" title='llvm::CmpInst::Predicate::ICMP_SLE' data-ref="llvm::CmpInst::Predicate::ICMP_SLE">ICMP_SLE</a>:</td></tr>
<tr><th id="437">437</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ULE" title='llvm::CmpInst::Predicate::FCMP_ULE' data-ref="llvm::CmpInst::Predicate::FCMP_ULE">FCMP_ULE</a>:</td></tr>
<tr><th id="438">438</th><td>    <a class="local col3 ref" href="#93Preds" title='Preds' data-ref="93Preds">Preds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::ARMCC::CondCodes, llvm::ARMCC::CondCodes&gt;::first' data-ref="std::pair::first">first</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LE" title='llvm::ARMCC::CondCodes::LE' data-ref="llvm::ARMCC::CondCodes::LE">LE</a>;</td></tr>
<tr><th id="439">439</th><td>    <b>break</b>;</td></tr>
<tr><th id="440">440</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UNE" title='llvm::CmpInst::Predicate::FCMP_UNE' data-ref="llvm::CmpInst::Predicate::FCMP_UNE">FCMP_UNE</a>:</td></tr>
<tr><th id="441">441</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_NE" title='llvm::CmpInst::Predicate::ICMP_NE' data-ref="llvm::CmpInst::Predicate::ICMP_NE">ICMP_NE</a>:</td></tr>
<tr><th id="442">442</th><td>    <a class="local col3 ref" href="#93Preds" title='Preds' data-ref="93Preds">Preds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::ARMCC::CondCodes, llvm::ARMCC::CondCodes&gt;::first' data-ref="std::pair::first">first</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::NE" title='llvm::ARMCC::CondCodes::NE' data-ref="llvm::ARMCC::CondCodes::NE">NE</a>;</td></tr>
<tr><th id="443">443</th><td>    <b>break</b>;</td></tr>
<tr><th id="444">444</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_UGE" title='llvm::CmpInst::Predicate::ICMP_UGE' data-ref="llvm::CmpInst::Predicate::ICMP_UGE">ICMP_UGE</a>:</td></tr>
<tr><th id="445">445</th><td>    <a class="local col3 ref" href="#93Preds" title='Preds' data-ref="93Preds">Preds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::ARMCC::CondCodes, llvm::ARMCC::CondCodes&gt;::first' data-ref="std::pair::first">first</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::HS" title='llvm::ARMCC::CondCodes::HS' data-ref="llvm::ARMCC::CondCodes::HS">HS</a>;</td></tr>
<tr><th id="446">446</th><td>    <b>break</b>;</td></tr>
<tr><th id="447">447</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_ULT" title='llvm::CmpInst::Predicate::ICMP_ULT' data-ref="llvm::CmpInst::Predicate::ICMP_ULT">ICMP_ULT</a>:</td></tr>
<tr><th id="448">448</th><td>    <a class="local col3 ref" href="#93Preds" title='Preds' data-ref="93Preds">Preds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::ARMCC::CondCodes, llvm::ARMCC::CondCodes&gt;::first' data-ref="std::pair::first">first</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LO" title='llvm::ARMCC::CondCodes::LO' data-ref="llvm::ARMCC::CondCodes::LO">LO</a>;</td></tr>
<tr><th id="449">449</th><td>    <b>break</b>;</td></tr>
<tr><th id="450">450</th><td>  <b>default</b>:</td></tr>
<tr><th id="451">451</th><td>    <b>break</b>;</td></tr>
<tr><th id="452">452</th><td>  }</td></tr>
<tr><th id="453">453</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Preds.first != ARMCC::AL &amp;&amp; &quot;No comparisons needed?&quot;) ? void (0) : __assert_fail (&quot;Preds.first != ARMCC::AL &amp;&amp; \&quot;No comparisons needed?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 453, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#93Preds" title='Preds' data-ref="93Preds">Preds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::ARMCC::CondCodes, llvm::ARMCC::CondCodes&gt;::first' data-ref="std::pair::first">first</a> != ARMCC::<a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a> &amp;&amp; <q>"No comparisons needed?"</q>);</td></tr>
<tr><th id="454">454</th><td>  <b>return</b> <a class="local col3 ref" href="#93Preds" title='Preds' data-ref="93Preds">Preds</a>;</td></tr>
<tr><th id="455">455</th><td>}</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><b>struct</b> <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector" title='(anonymous namespace)::ARMInstructionSelector' data-ref="(anonymousnamespace)::ARMInstructionSelector">ARMInstructionSelector</a>::<dfn class="tu type def" id="(anonymousnamespace)::ARMInstructionSelector::CmpConstants" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants' data-ref="(anonymousnamespace)::ARMInstructionSelector::CmpConstants">CmpConstants</dfn> {</td></tr>
<tr><th id="458">458</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_122ARMInstructionSelector12CmpConstantsC1Ejjjjj" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants::CmpConstants' data-type='void (anonymous namespace)::ARMInstructionSelector::CmpConstants::CmpConstants(unsigned int CmpOpcode, unsigned int FlagsOpcode, unsigned int SelectOpcode, unsigned int OpRegBank, unsigned int OpSize)' data-ref="_ZN12_GLOBAL__N_122ARMInstructionSelector12CmpConstantsC1Ejjjjj">CmpConstants</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="94CmpOpcode" title='CmpOpcode' data-type='unsigned int' data-ref="94CmpOpcode">CmpOpcode</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="95FlagsOpcode" title='FlagsOpcode' data-type='unsigned int' data-ref="95FlagsOpcode">FlagsOpcode</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="96SelectOpcode" title='SelectOpcode' data-type='unsigned int' data-ref="96SelectOpcode">SelectOpcode</dfn>,</td></tr>
<tr><th id="459">459</th><td>               <em>unsigned</em> <dfn class="local col7 decl" id="97OpRegBank" title='OpRegBank' data-type='unsigned int' data-ref="97OpRegBank">OpRegBank</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="98OpSize" title='OpSize' data-type='unsigned int' data-ref="98OpSize">OpSize</dfn>)</td></tr>
<tr><th id="460">460</th><td>      : <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::CmpConstants::ComparisonOpcode" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants::ComparisonOpcode' data-use='w' data-ref="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::ComparisonOpcode">ComparisonOpcode</a>(<a class="local col4 ref" href="#94CmpOpcode" title='CmpOpcode' data-ref="94CmpOpcode">CmpOpcode</a>), <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::CmpConstants::ReadFlagsOpcode" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants::ReadFlagsOpcode' data-use='w' data-ref="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::ReadFlagsOpcode">ReadFlagsOpcode</a>(<a class="local col5 ref" href="#95FlagsOpcode" title='FlagsOpcode' data-ref="95FlagsOpcode">FlagsOpcode</a>),</td></tr>
<tr><th id="461">461</th><td>        <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::CmpConstants::SelectResultOpcode" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants::SelectResultOpcode' data-use='w' data-ref="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::SelectResultOpcode">SelectResultOpcode</a>(<a class="local col6 ref" href="#96SelectOpcode" title='SelectOpcode' data-ref="96SelectOpcode">SelectOpcode</a>), <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::CmpConstants::OperandRegBankID" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants::OperandRegBankID' data-use='w' data-ref="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::OperandRegBankID">OperandRegBankID</a>(<a class="local col7 ref" href="#97OpRegBank" title='OpRegBank' data-ref="97OpRegBank">OpRegBank</a>),</td></tr>
<tr><th id="462">462</th><td>        <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::CmpConstants::OperandSize" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants::OperandSize' data-use='w' data-ref="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::OperandSize">OperandSize</a>(<a class="local col8 ref" href="#98OpSize" title='OpSize' data-ref="98OpSize">OpSize</a>) {}</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <i  data-doc="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::ComparisonOpcode">// The opcode used for performing the comparison.</i></td></tr>
<tr><th id="465">465</th><td>  <em>const</em> <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::ComparisonOpcode" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants::ComparisonOpcode' data-type='const unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::ComparisonOpcode">ComparisonOpcode</dfn>;</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <i  data-doc="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::ReadFlagsOpcode">// The opcode used for reading the flags set by the comparison. May be</i></td></tr>
<tr><th id="468">468</th><td><i  data-doc="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::ReadFlagsOpcode">  // ARM::INSTRUCTION_LIST_END if we don't need to read the flags.</i></td></tr>
<tr><th id="469">469</th><td>  <em>const</em> <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::ReadFlagsOpcode" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants::ReadFlagsOpcode' data-type='const unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::ReadFlagsOpcode">ReadFlagsOpcode</dfn>;</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <i  data-doc="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::SelectResultOpcode">// The opcode used for materializing the result of the comparison.</i></td></tr>
<tr><th id="472">472</th><td>  <em>const</em> <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::SelectResultOpcode" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants::SelectResultOpcode' data-type='const unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::SelectResultOpcode">SelectResultOpcode</dfn>;</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <i  data-doc="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::OperandRegBankID">// The assumed register bank ID for the operands.</i></td></tr>
<tr><th id="475">475</th><td>  <em>const</em> <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::OperandRegBankID" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants::OperandRegBankID' data-type='const unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::OperandRegBankID">OperandRegBankID</dfn>;</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>  <i  data-doc="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::OperandSize">// The assumed size in bits for the operands.</i></td></tr>
<tr><th id="478">478</th><td>  <em>const</em> <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::OperandSize" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants::OperandSize' data-type='const unsigned int' data-ref="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::OperandSize">OperandSize</dfn>;</td></tr>
<tr><th id="479">479</th><td>};</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td><b>struct</b> <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector" title='(anonymous namespace)::ARMInstructionSelector' data-ref="(anonymousnamespace)::ARMInstructionSelector">ARMInstructionSelector</a>::<dfn class="tu type def" id="(anonymousnamespace)::ARMInstructionSelector::InsertInfo" title='(anonymous namespace)::ARMInstructionSelector::InsertInfo' data-ref="(anonymousnamespace)::ARMInstructionSelector::InsertInfo">InsertInfo</dfn> {</td></tr>
<tr><th id="482">482</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_122ARMInstructionSelector10InsertInfoC1ERN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMInstructionSelector::InsertInfo::InsertInfo' data-type='void (anonymous namespace)::ARMInstructionSelector::InsertInfo::InsertInfo(llvm::MachineInstrBuilder &amp; MIB)' data-ref="_ZN12_GLOBAL__N_122ARMInstructionSelector10InsertInfoC1ERN4llvm19MachineInstrBuilderE">InsertInfo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="99MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="99MIB">MIB</dfn>)</td></tr>
<tr><th id="483">483</th><td>      : <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::InsertInfo::MBB" title='(anonymous namespace)::ARMInstructionSelector::InsertInfo::MBB' data-use='w' data-ref="(anonymousnamespace)::ARMInstructionSelector::InsertInfo::MBB">MBB</a>(*<a class="local col9 ref" href="#99MIB" title='MIB' data-ref="99MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()), <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::InsertInfo::InsertBefore" title='(anonymous namespace)::ARMInstructionSelector::InsertInfo::InsertBefore' data-use='w' data-ref="(anonymousnamespace)::ARMInstructionSelector::InsertInfo::InsertBefore">InsertBefore</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1EOS5_">(</a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col9 ref" href="#99MIB" title='MIB' data-ref="99MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>())),</td></tr>
<tr><th id="484">484</th><td>        <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::InsertInfo::DbgLoc" title='(anonymous namespace)::ARMInstructionSelector::InsertInfo::DbgLoc' data-use='w' data-ref="(anonymousnamespace)::ARMInstructionSelector::InsertInfo::DbgLoc">DbgLoc</a>(<a class="local col9 ref" href="#99MIB" title='MIB' data-ref="99MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>()) {}</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::InsertInfo::MBB" title='(anonymous namespace)::ARMInstructionSelector::InsertInfo::MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="(anonymousnamespace)::ARMInstructionSelector::InsertInfo::MBB">MBB</dfn>;</td></tr>
<tr><th id="487">487</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::InsertInfo::InsertBefore" title='(anonymous namespace)::ARMInstructionSelector::InsertInfo::InsertBefore' data-type='const MachineBasicBlock::instr_iterator' data-ref="(anonymousnamespace)::ARMInstructionSelector::InsertInfo::InsertBefore">InsertBefore</dfn>;</td></tr>
<tr><th id="488">488</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ARMInstructionSelector::InsertInfo::DbgLoc" title='(anonymous namespace)::ARMInstructionSelector::InsertInfo::DbgLoc' data-type='const llvm::DebugLoc &amp;' data-ref="(anonymousnamespace)::ARMInstructionSelector::InsertInfo::DbgLoc">DbgLoc</dfn>;</td></tr>
<tr><th id="489">489</th><td>};</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector" title='(anonymous namespace)::ARMInstructionSelector' data-ref="(anonymousnamespace)::ARMInstructionSelector">ARMInstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122ARMInstructionSelector11putConstantENS0_10InsertInfoEjj" title='(anonymous namespace)::ARMInstructionSelector::putConstant' data-type='void (anonymous namespace)::ARMInstructionSelector::putConstant((anonymous namespace)::ARMInstructionSelector::InsertInfo I, unsigned int DestReg, unsigned int Constant) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector11putConstantENS0_10InsertInfoEjj">putConstant</dfn>(<a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector::InsertInfo" title='(anonymous namespace)::ARMInstructionSelector::InsertInfo' data-ref="(anonymousnamespace)::ARMInstructionSelector::InsertInfo">InsertInfo</a> <dfn class="local col0 decl" id="100I" title='I' data-type='(anonymous namespace)::ARMInstructionSelector::InsertInfo' data-ref="100I">I</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="101DestReg" title='DestReg' data-type='unsigned int' data-ref="101DestReg">DestReg</dfn>,</td></tr>
<tr><th id="492">492</th><td>                                         <em>unsigned</em> <dfn class="local col2 decl" id="102Constant" title='Constant' data-type='unsigned int' data-ref="102Constant">Constant</dfn>) <em>const</em> {</td></tr>
<tr><th id="493">493</th><td>  (<em>void</em>)BuildMI(I.MBB, I.InsertBefore, I.DbgLoc, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opcodes.MOVi))</td></tr>
<tr><th id="494">494</th><td>      .addDef(DestReg)</td></tr>
<tr><th id="495">495</th><td>      .addImm(Constant)</td></tr>
<tr><th id="496">496</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="497">497</th><td>      .add(condCodeOp());</td></tr>
<tr><th id="498">498</th><td>}</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector" title='(anonymous namespace)::ARMInstructionSelector' data-ref="(anonymousnamespace)::ARMInstructionSelector">ARMInstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122ARMInstructionSelector14validOpRegPairERN4llvm19MachineRegisterInfoEjjjj" title='(anonymous namespace)::ARMInstructionSelector::validOpRegPair' data-type='bool (anonymous namespace)::ARMInstructionSelector::validOpRegPair(llvm::MachineRegisterInfo &amp; MRI, unsigned int LHSReg, unsigned int RHSReg, unsigned int ExpectedSize, unsigned int ExpectedRegBankID) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector14validOpRegPairERN4llvm19MachineRegisterInfoEjjjj">validOpRegPair</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="103MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="103MRI">MRI</dfn>,</td></tr>
<tr><th id="501">501</th><td>                                            <em>unsigned</em> <dfn class="local col4 decl" id="104LHSReg" title='LHSReg' data-type='unsigned int' data-ref="104LHSReg">LHSReg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="105RHSReg" title='RHSReg' data-type='unsigned int' data-ref="105RHSReg">RHSReg</dfn>,</td></tr>
<tr><th id="502">502</th><td>                                            <em>unsigned</em> <dfn class="local col6 decl" id="106ExpectedSize" title='ExpectedSize' data-type='unsigned int' data-ref="106ExpectedSize">ExpectedSize</dfn>,</td></tr>
<tr><th id="503">503</th><td>                                            <em>unsigned</em> <dfn class="local col7 decl" id="107ExpectedRegBankID" title='ExpectedRegBankID' data-type='unsigned int' data-ref="107ExpectedRegBankID">ExpectedRegBankID</dfn>) <em>const</em> {</td></tr>
<tr><th id="504">504</th><td>  <b>return</b> <a class="local col3 ref" href="#103MRI" title='MRI' data-ref="103MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col4 ref" href="#104LHSReg" title='LHSReg' data-ref="104LHSReg">LHSReg</a>) <a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col3 ref" href="#103MRI" title='MRI' data-ref="103MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col5 ref" href="#105RHSReg" title='RHSReg' data-ref="105RHSReg">RHSReg</a>) &amp;&amp;</td></tr>
<tr><th id="505">505</th><td>         <a class="tu member" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector8validRegERN4llvm19MachineRegisterInfoEjjj" title='(anonymous namespace)::ARMInstructionSelector::validReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector8validRegERN4llvm19MachineRegisterInfoEjjj">validReg</a>(<span class='refarg'><a class="local col3 ref" href="#103MRI" title='MRI' data-ref="103MRI">MRI</a></span>, <a class="local col4 ref" href="#104LHSReg" title='LHSReg' data-ref="104LHSReg">LHSReg</a>, <a class="local col6 ref" href="#106ExpectedSize" title='ExpectedSize' data-ref="106ExpectedSize">ExpectedSize</a>, <a class="local col7 ref" href="#107ExpectedRegBankID" title='ExpectedRegBankID' data-ref="107ExpectedRegBankID">ExpectedRegBankID</a>) &amp;&amp;</td></tr>
<tr><th id="506">506</th><td>         <a class="tu member" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector8validRegERN4llvm19MachineRegisterInfoEjjj" title='(anonymous namespace)::ARMInstructionSelector::validReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector8validRegERN4llvm19MachineRegisterInfoEjjj">validReg</a>(<span class='refarg'><a class="local col3 ref" href="#103MRI" title='MRI' data-ref="103MRI">MRI</a></span>, <a class="local col5 ref" href="#105RHSReg" title='RHSReg' data-ref="105RHSReg">RHSReg</a>, <a class="local col6 ref" href="#106ExpectedSize" title='ExpectedSize' data-ref="106ExpectedSize">ExpectedSize</a>, <a class="local col7 ref" href="#107ExpectedRegBankID" title='ExpectedRegBankID' data-ref="107ExpectedRegBankID">ExpectedRegBankID</a>);</td></tr>
<tr><th id="507">507</th><td>}</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector" title='(anonymous namespace)::ARMInstructionSelector' data-ref="(anonymousnamespace)::ARMInstructionSelector">ARMInstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122ARMInstructionSelector8validRegERN4llvm19MachineRegisterInfoEjjj" title='(anonymous namespace)::ARMInstructionSelector::validReg' data-type='bool (anonymous namespace)::ARMInstructionSelector::validReg(llvm::MachineRegisterInfo &amp; MRI, unsigned int Reg, unsigned int ExpectedSize, unsigned int ExpectedRegBankID) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector8validRegERN4llvm19MachineRegisterInfoEjjj">validReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="108MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="108MRI">MRI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="109Reg" title='Reg' data-type='unsigned int' data-ref="109Reg">Reg</dfn>,</td></tr>
<tr><th id="510">510</th><td>                                      <em>unsigned</em> <dfn class="local col0 decl" id="110ExpectedSize" title='ExpectedSize' data-type='unsigned int' data-ref="110ExpectedSize">ExpectedSize</dfn>,</td></tr>
<tr><th id="511">511</th><td>                                      <em>unsigned</em> <dfn class="local col1 decl" id="111ExpectedRegBankID" title='ExpectedRegBankID' data-type='unsigned int' data-ref="111ExpectedRegBankID">ExpectedRegBankID</dfn>) <em>const</em> {</td></tr>
<tr><th id="512">512</th><td>  <b>if</b> (<a class="local col8 ref" href="#108MRI" title='MRI' data-ref="108MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#109Reg" title='Reg' data-ref="109Reg">Reg</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <a class="local col0 ref" href="#110ExpectedSize" title='ExpectedSize' data-ref="110ExpectedSize">ExpectedSize</a>) {</td></tr>
<tr><th id="513">513</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-isel&quot;)) { dbgs() &lt;&lt; &quot;Unexpected size for register&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unexpected size for register"</q>);</td></tr>
<tr><th id="514">514</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="515">515</th><td>  }</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <b>if</b> (RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(Reg, MRI, TRI)-&gt;getID() != ExpectedRegBankID) {</td></tr>
<tr><th id="518">518</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-isel&quot;)) { dbgs() &lt;&lt; &quot;Unexpected register bank for register&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unexpected register bank for register"</q>);</td></tr>
<tr><th id="519">519</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="520">520</th><td>  }</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="523">523</th><td>}</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector" title='(anonymous namespace)::ARMInstructionSelector' data-ref="(anonymousnamespace)::ARMInstructionSelector">ARMInstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122ARMInstructionSelector9selectCmpENS0_12CmpConstantsERN4llvm19MachineInstrBuilderERNS2_19MachineRegisterInfoE" title='(anonymous namespace)::ARMInstructionSelector::selectCmp' data-type='bool (anonymous namespace)::ARMInstructionSelector::selectCmp((anonymous namespace)::ARMInstructionSelector::CmpConstants Helper, llvm::MachineInstrBuilder &amp; MIB, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector9selectCmpENS0_12CmpConstantsERN4llvm19MachineInstrBuilderERNS2_19MachineRegisterInfoE">selectCmp</dfn>(<a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector::CmpConstants" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants' data-ref="(anonymousnamespace)::ARMInstructionSelector::CmpConstants">CmpConstants</a> <dfn class="local col2 decl" id="112Helper" title='Helper' data-type='(anonymous namespace)::ARMInstructionSelector::CmpConstants' data-ref="112Helper">Helper</dfn>,</td></tr>
<tr><th id="526">526</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="113MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="113MIB">MIB</dfn>,</td></tr>
<tr><th id="527">527</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="114MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="114MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="528">528</th><td>  <em>const</em> <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector::InsertInfo" title='(anonymous namespace)::ARMInstructionSelector::InsertInfo' data-ref="(anonymousnamespace)::ARMInstructionSelector::InsertInfo">InsertInfo</a> <dfn class="local col5 decl" id="115I" title='I' data-type='const (anonymous namespace)::ARMInstructionSelector::InsertInfo' data-ref="115I">I</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_122ARMInstructionSelector10InsertInfoC1ERN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMInstructionSelector::InsertInfo::InsertInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_122ARMInstructionSelector10InsertInfoC1ERN4llvm19MachineInstrBuilderE">(</a><a class="local col3 ref" href="#113MIB" title='MIB' data-ref="113MIB">MIB</a>);</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <em>auto</em> <dfn class="local col6 decl" id="116ResReg" title='ResReg' data-type='unsigned int' data-ref="116ResReg">ResReg</dfn> = <a class="local col3 ref" href="#113MIB" title='MIB' data-ref="113MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="531">531</th><td>  <b>if</b> (!validReg(MRI, ResReg, <var>1</var>, ARM::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">GPRRegBankID</span>))</td></tr>
<tr><th id="532">532</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>  <em>auto</em> <dfn class="local col7 decl" id="117Cond" title='Cond' data-type='llvm::CmpInst::Predicate' data-ref="117Cond">Cond</dfn> =</td></tr>
<tr><th id="535">535</th><td>      <b>static_cast</b>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a>&gt;(<a class="local col3 ref" href="#113MIB" title='MIB' data-ref="113MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>());</td></tr>
<tr><th id="536">536</th><td>  <b>if</b> (<a class="local col7 ref" href="#117Cond" title='Cond' data-ref="117Cond">Cond</a> == <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_TRUE" title='llvm::CmpInst::Predicate::FCMP_TRUE' data-ref="llvm::CmpInst::Predicate::FCMP_TRUE">FCMP_TRUE</a> || <a class="local col7 ref" href="#117Cond" title='Cond' data-ref="117Cond">Cond</a> == <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_FALSE" title='llvm::CmpInst::Predicate::FCMP_FALSE' data-ref="llvm::CmpInst::Predicate::FCMP_FALSE">FCMP_FALSE</a>) {</td></tr>
<tr><th id="537">537</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector11putConstantENS0_10InsertInfoEjj" title='(anonymous namespace)::ARMInstructionSelector::putConstant' data-use='c' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector11putConstantENS0_10InsertInfoEjj">putConstant</a>(<a class="tu ref fake" href="#481" title='(anonymous namespace)::ARMInstructionSelector::InsertInfo::InsertInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_122ARMInstructionSelector10InsertInfoC1ERKS1_"></a><a class="local col5 ref" href="#115I" title='I' data-ref="115I">I</a>, <a class="local col6 ref" href="#116ResReg" title='ResReg' data-ref="116ResReg">ResReg</a>, <a class="local col7 ref" href="#117Cond" title='Cond' data-ref="117Cond">Cond</a> == <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_TRUE" title='llvm::CmpInst::Predicate::FCMP_TRUE' data-ref="llvm::CmpInst::Predicate::FCMP_TRUE">FCMP_TRUE</a> ? <var>1</var> : <var>0</var>);</td></tr>
<tr><th id="538">538</th><td>    <a class="local col3 ref" href="#113MIB" title='MIB' data-ref="113MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="539">539</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="540">540</th><td>  }</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>  <em>auto</em> <dfn class="local col8 decl" id="118LHSReg" title='LHSReg' data-type='unsigned int' data-ref="118LHSReg">LHSReg</dfn> = <a class="local col3 ref" href="#113MIB" title='MIB' data-ref="113MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="543">543</th><td>  <em>auto</em> <dfn class="local col9 decl" id="119RHSReg" title='RHSReg' data-type='unsigned int' data-ref="119RHSReg">RHSReg</dfn> = <a class="local col3 ref" href="#113MIB" title='MIB' data-ref="113MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="544">544</th><td>  <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector14validOpRegPairERN4llvm19MachineRegisterInfoEjjjj" title='(anonymous namespace)::ARMInstructionSelector::validOpRegPair' data-use='c' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector14validOpRegPairERN4llvm19MachineRegisterInfoEjjjj">validOpRegPair</a>(<span class='refarg'><a class="local col4 ref" href="#114MRI" title='MRI' data-ref="114MRI">MRI</a></span>, <a class="local col8 ref" href="#118LHSReg" title='LHSReg' data-ref="118LHSReg">LHSReg</a>, <a class="local col9 ref" href="#119RHSReg" title='RHSReg' data-ref="119RHSReg">RHSReg</a>, <a class="local col2 ref" href="#112Helper" title='Helper' data-ref="112Helper">Helper</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMInstructionSelector::CmpConstants::OperandSize" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants::OperandSize' data-use='r' data-ref="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::OperandSize">OperandSize</a>,</td></tr>
<tr><th id="545">545</th><td>                      <a class="local col2 ref" href="#112Helper" title='Helper' data-ref="112Helper">Helper</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMInstructionSelector::CmpConstants::OperandRegBankID" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants::OperandRegBankID' data-use='r' data-ref="(anonymousnamespace)::ARMInstructionSelector::CmpConstants::OperandRegBankID">OperandRegBankID</a>))</td></tr>
<tr><th id="546">546</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>  <em>auto</em> <dfn class="local col0 decl" id="120ARMConds" title='ARMConds' data-type='std::pair&lt;llvm::ARMCC::CondCodes, llvm::ARMCC::CondCodes&gt;' data-ref="120ARMConds">ARMConds</dfn> = <a class="tu ref" href="#_ZL15getComparePredsN4llvm7CmpInst9PredicateE" title='getComparePreds' data-use='c' data-ref="_ZL15getComparePredsN4llvm7CmpInst9PredicateE">getComparePreds</a>(<a class="local col7 ref" href="#117Cond" title='Cond' data-ref="117Cond">Cond</a>);</td></tr>
<tr><th id="549">549</th><td>  <em>auto</em> <dfn class="local col1 decl" id="121ZeroReg" title='ZeroReg' data-type='auto' data-ref="121ZeroReg">ZeroReg</dfn> = MRI.createVirtualRegister(&amp;ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>);</td></tr>
<tr><th id="550">550</th><td>  putConstant(I, ZeroReg, <var>0</var>);</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>  <b>if</b> (<a class="local col0 ref" href="#120ARMConds" title='ARMConds' data-ref="120ARMConds">ARMConds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::ARMCC::CondCodes, llvm::ARMCC::CondCodes&gt;::second' data-ref="std::pair::second">second</a> == <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>) {</td></tr>
<tr><th id="553">553</th><td>    <i>// Simple case, we only need one comparison and we're done.</i></td></tr>
<tr><th id="554">554</th><td>    <b>if</b> (!insertComparison(Helper, I, ResReg, ARMConds.first, LHSReg, RHSReg,</td></tr>
<tr><th id="555">555</th><td>                          ZeroReg))</td></tr>
<tr><th id="556">556</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="557">557</th><td>  } <b>else</b> {</td></tr>
<tr><th id="558">558</th><td>    <i>// Not so simple, we need two successive comparisons.</i></td></tr>
<tr><th id="559">559</th><td>    <em>auto</em> <dfn class="local col2 decl" id="122IntermediateRes" title='IntermediateRes' data-type='auto' data-ref="122IntermediateRes">IntermediateRes</dfn> = MRI.createVirtualRegister(&amp;ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>);</td></tr>
<tr><th id="560">560</th><td>    <b>if</b> (!insertComparison(Helper, I, IntermediateRes, ARMConds.first, LHSReg,</td></tr>
<tr><th id="561">561</th><td>                          RHSReg, ZeroReg))</td></tr>
<tr><th id="562">562</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="563">563</th><td>    <b>if</b> (!insertComparison(Helper, I, ResReg, ARMConds.second, LHSReg, RHSReg,</td></tr>
<tr><th id="564">564</th><td>                          IntermediateRes))</td></tr>
<tr><th id="565">565</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="566">566</th><td>  }</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>  <a class="local col3 ref" href="#113MIB" title='MIB' data-ref="113MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="569">569</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="570">570</th><td>}</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector" title='(anonymous namespace)::ARMInstructionSelector' data-ref="(anonymousnamespace)::ARMInstructionSelector">ARMInstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122ARMInstructionSelector16insertComparisonENS0_12CmpConstantsENS0_10InsertInfoEjN4llvm5ARMCC9CondCodesEjjj" title='(anonymous namespace)::ARMInstructionSelector::insertComparison' data-type='bool (anonymous namespace)::ARMInstructionSelector::insertComparison((anonymous namespace)::ARMInstructionSelector::CmpConstants Helper, (anonymous namespace)::ARMInstructionSelector::InsertInfo I, unsigned int ResReg, ARMCC::CondCodes Cond, unsigned int LHSReg, unsigned int RHSReg, unsigned int PrevRes) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector16insertComparisonENS0_12CmpConstantsENS0_10InsertInfoEjN4llvm5ARMCC9CondCodesEjjj">insertComparison</dfn>(<a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector::CmpConstants" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants' data-ref="(anonymousnamespace)::ARMInstructionSelector::CmpConstants">CmpConstants</a> <dfn class="local col3 decl" id="123Helper" title='Helper' data-type='(anonymous namespace)::ARMInstructionSelector::CmpConstants' data-ref="123Helper">Helper</dfn>, <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector::InsertInfo" title='(anonymous namespace)::ARMInstructionSelector::InsertInfo' data-ref="(anonymousnamespace)::ARMInstructionSelector::InsertInfo">InsertInfo</a> <dfn class="local col4 decl" id="124I" title='I' data-type='(anonymous namespace)::ARMInstructionSelector::InsertInfo' data-ref="124I">I</dfn>,</td></tr>
<tr><th id="573">573</th><td>                                              <em>unsigned</em> <dfn class="local col5 decl" id="125ResReg" title='ResReg' data-type='unsigned int' data-ref="125ResReg">ResReg</dfn>,</td></tr>
<tr><th id="574">574</th><td>                                              <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col6 decl" id="126Cond" title='Cond' data-type='ARMCC::CondCodes' data-ref="126Cond">Cond</dfn>,</td></tr>
<tr><th id="575">575</th><td>                                              <em>unsigned</em> <dfn class="local col7 decl" id="127LHSReg" title='LHSReg' data-type='unsigned int' data-ref="127LHSReg">LHSReg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="128RHSReg" title='RHSReg' data-type='unsigned int' data-ref="128RHSReg">RHSReg</dfn>,</td></tr>
<tr><th id="576">576</th><td>                                              <em>unsigned</em> <dfn class="local col9 decl" id="129PrevRes" title='PrevRes' data-type='unsigned int' data-ref="129PrevRes">PrevRes</dfn>) <em>const</em> {</td></tr>
<tr><th id="577">577</th><td>  <i>// Perform the comparison.</i></td></tr>
<tr><th id="578">578</th><td>  <em>auto</em> <dfn class="local col0 decl" id="130CmpI" title='CmpI' data-type='auto' data-ref="130CmpI">CmpI</dfn> =</td></tr>
<tr><th id="579">579</th><td>      BuildMI(I.MBB, I.InsertBefore, I.DbgLoc, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Helper.ComparisonOpcode))</td></tr>
<tr><th id="580">580</th><td>          .addUse(LHSReg)</td></tr>
<tr><th id="581">581</th><td>          .addUse(RHSReg)</td></tr>
<tr><th id="582">582</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="583">583</th><td>  <b>if</b> (!constrainSelectedInstRegOperands(*CmpI, TII, TRI, RBI))</td></tr>
<tr><th id="584">584</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>  <i>// Read the comparison flags (if necessary).</i></td></tr>
<tr><th id="587">587</th><td>  <b>if</b> (Helper.ReadFlagsOpcode != ARM::<span class='error' title="no member named &apos;INSTRUCTION_LIST_END&apos; in namespace &apos;llvm::ARM&apos;">INSTRUCTION_LIST_END</span>) {</td></tr>
<tr><th id="588">588</th><td>    <em>auto</em> <dfn class="local col1 decl" id="131ReadI" title='ReadI' data-type='auto' data-ref="131ReadI">ReadI</dfn> = BuildMI(I.MBB, I.InsertBefore, I.DbgLoc,</td></tr>
<tr><th id="589">589</th><td>                         TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Helper.ReadFlagsOpcode))</td></tr>
<tr><th id="590">590</th><td>                     .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="591">591</th><td>    <b>if</b> (!constrainSelectedInstRegOperands(*ReadI, TII, TRI, RBI))</td></tr>
<tr><th id="592">592</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="593">593</th><td>  }</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>  <i>// Select either 1 or the previous result based on the value of the flags.</i></td></tr>
<tr><th id="596">596</th><td>  <em>auto</em> <dfn class="local col2 decl" id="132Mov1I" title='Mov1I' data-type='auto' data-ref="132Mov1I">Mov1I</dfn> = BuildMI(I.MBB, I.InsertBefore, I.DbgLoc,</td></tr>
<tr><th id="597">597</th><td>                       TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Helper.SelectResultOpcode))</td></tr>
<tr><th id="598">598</th><td>                   .addDef(ResReg)</td></tr>
<tr><th id="599">599</th><td>                   .addUse(PrevRes)</td></tr>
<tr><th id="600">600</th><td>                   .addImm(<var>1</var>)</td></tr>
<tr><th id="601">601</th><td>                   .add(predOps(Cond, ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>));</td></tr>
<tr><th id="602">602</th><td>  <b>if</b> (!constrainSelectedInstRegOperands(*Mov1I, TII, TRI, RBI))</td></tr>
<tr><th id="603">603</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="606">606</th><td>}</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector" title='(anonymous namespace)::ARMInstructionSelector' data-ref="(anonymousnamespace)::ARMInstructionSelector">ARMInstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122ARMInstructionSelector12selectGlobalERN4llvm19MachineInstrBuilderERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::ARMInstructionSelector::selectGlobal' data-type='bool (anonymous namespace)::ARMInstructionSelector::selectGlobal(llvm::MachineInstrBuilder &amp; MIB, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector12selectGlobalERN4llvm19MachineInstrBuilderERNS1_19MachineRegisterInfoE">selectGlobal</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="133MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="133MIB">MIB</dfn>,</td></tr>
<tr><th id="609">609</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="134MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="134MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="610">610</th><td>  <b>if</b> ((<a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::STI" title='(anonymous namespace)::ARMInstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget6isROPIEv" title='llvm::ARMSubtarget::isROPI' data-ref="_ZNK4llvm12ARMSubtarget6isROPIEv">isROPI</a>() || <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::STI" title='(anonymous namespace)::ARMInstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget6isRWPIEv" title='llvm::ARMSubtarget::isRWPI' data-ref="_ZNK4llvm12ARMSubtarget6isRWPIEv">isRWPI</a>()) &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::STI" title='(anonymous namespace)::ARMInstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11isTargetELFEv" title='llvm::ARMSubtarget::isTargetELF' data-ref="_ZNK4llvm12ARMSubtarget11isTargetELFEv">isTargetELF</a>()) {</td></tr>
<tr><th id="611">611</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-isel&quot;)) { dbgs() &lt;&lt; &quot;ROPI and RWPI only supported for ELF\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ROPI and RWPI only supported for ELF\n"</q>);</td></tr>
<tr><th id="612">612</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="613">613</th><td>  }</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>  <em>auto</em> <dfn class="local col5 decl" id="135GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="135GV">GV</dfn> = <a class="local col3 ref" href="#133MIB" title='MIB' data-ref="133MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="616">616</th><td>  <b>if</b> (<a class="local col5 ref" href="#135GV" title='GV' data-ref="135GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue13isThreadLocalEv" title='llvm::GlobalValue::isThreadLocal' data-ref="_ZNK4llvm11GlobalValue13isThreadLocalEv">isThreadLocal</a>()) {</td></tr>
<tr><th id="617">617</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-isel&quot;)) { dbgs() &lt;&lt; &quot;TLS variables not supported yet\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"TLS variables not supported yet\n"</q>);</td></tr>
<tr><th id="618">618</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="619">619</th><td>  }</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>  <em>auto</em> &amp;<dfn class="local col6 decl" id="136MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="136MBB">MBB</dfn> = *<a class="local col3 ref" href="#133MIB" title='MIB' data-ref="133MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="622">622</th><td>  <em>auto</em> &amp;<dfn class="local col7 decl" id="137MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="137MF">MF</dfn> = *<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>  <em>bool</em> <dfn class="local col8 decl" id="138UseMovt" title='UseMovt' data-type='bool' data-ref="138UseMovt">UseMovt</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::STI" title='(anonymous namespace)::ARMInstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7useMovtEv" title='llvm::ARMSubtarget::useMovt' data-ref="_ZNK4llvm12ARMSubtarget7useMovtEv">useMovt</a>();</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="139Size" title='Size' data-type='unsigned int' data-ref="139Size">Size</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::TM" title='(anonymous namespace)::ARMInstructionSelector::TM' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine14getPointerSizeEj" title='llvm::TargetMachine::getPointerSize' data-ref="_ZNK4llvm13TargetMachine14getPointerSizeEj">getPointerSize</a>(<var>0</var>);</td></tr>
<tr><th id="627">627</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="140Alignment" title='Alignment' data-type='unsigned int' data-ref="140Alignment">Alignment</dfn> = <var>4</var>;</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td>  <em>auto</em> <dfn class="local col1 decl" id="141addOpsForConstantPoolLoad" title='addOpsForConstantPoolLoad' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp:629:36)' data-ref="141addOpsForConstantPoolLoad">addOpsForConstantPoolLoad</dfn> = [&amp;MF, Alignment,</td></tr>
<tr><th id="630">630</th><td>                                    Size](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="142MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="142MIB">MIB</dfn>,</td></tr>
<tr><th id="631">631</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col3 decl" id="143GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="143GV">GV</dfn>, <em>bool</em> <dfn class="local col4 decl" id="144IsSBREL" title='IsSBREL' data-type='bool' data-ref="144IsSBREL">IsSBREL</dfn>) {</td></tr>
<tr><th id="632">632</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MIB-&gt;getOpcode() == ARM::LDRi12 || MIB-&gt;getOpcode() == ARM::t2LDRpci) &amp;&amp; &quot;Unsupported instruction&quot;) ? void (0) : __assert_fail (&quot;(MIB-&gt;getOpcode() == ARM::LDRi12 || MIB-&gt;getOpcode() == ARM::t2LDRpci) &amp;&amp; \&quot;Unsupported instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 634, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((MIB-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span> ||</td></tr>
<tr><th id="633">633</th><td>            MIB-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;t2LDRpci&apos; in namespace &apos;llvm::ARM&apos;">t2LDRpci</span>) &amp;&amp;</td></tr>
<tr><th id="634">634</th><td>           <q>"Unsupported instruction"</q>);</td></tr>
<tr><th id="635">635</th><td>    <em>auto</em> <dfn class="local col5 decl" id="145ConstPool" title='ConstPool' data-type='llvm::MachineConstantPool *' data-ref="145ConstPool">ConstPool</dfn> = <a class="local col7 ref" href="#137MF" title='MF' data-ref="137MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZN4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>();</td></tr>
<tr><th id="636">636</th><td>    <em>auto</em> <dfn class="local col6 decl" id="146CPIndex" title='CPIndex' data-type='unsigned int' data-ref="146CPIndex">CPIndex</dfn> =</td></tr>
<tr><th id="637">637</th><td>        <i>// For SB relative entries we need a target-specific constant pool.</i></td></tr>
<tr><th id="638">638</th><td><i>        // Otherwise, just use a regular constant pool entry.</i></td></tr>
<tr><th id="639">639</th><td>        <a class="local col4 ref" href="#144IsSBREL" title='IsSBREL' data-ref="144IsSBREL">IsSBREL</a></td></tr>
<tr><th id="640">640</th><td>            ? <a class="local col5 ref" href="#145ConstPool" title='ConstPool' data-ref="145ConstPool">ConstPool</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPNS_24MachineConstantPoolValueEj" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPNS_24MachineConstantPoolValueEj">getConstantPoolIndex</a>(</td></tr>
<tr><th id="641">641</th><td>                  <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolConstant" title='llvm::ARMConstantPoolConstant' data-ref="llvm::ARMConstantPoolConstant">ARMConstantPoolConstant</a>::<a class="ref" href="ARMConstantPoolValue.h.html#_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_11GlobalValueENS_5ARMCP13ARMCPModifierE" title='llvm::ARMConstantPoolConstant::Create' data-ref="_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_11GlobalValueENS_5ARMCP13ARMCPModifierE">Create</a>(<a class="local col3 ref" href="#143GV" title='GV' data-ref="143GV">GV</a>, <span class="namespace">ARMCP::</span><a class="enum" href="ARMConstantPoolValue.h.html#llvm::ARMCP::ARMCPModifier::SBREL" title='llvm::ARMCP::ARMCPModifier::SBREL' data-ref="llvm::ARMCP::ARMCPModifier::SBREL">SBREL</a>), <a class="local col0 ref" href="#140Alignment" title='Alignment' data-ref="140Alignment">Alignment</a>)</td></tr>
<tr><th id="642">642</th><td>            : <a class="local col5 ref" href="#145ConstPool" title='ConstPool' data-ref="145ConstPool">ConstPool</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj">getConstantPoolIndex</a>(<a class="local col3 ref" href="#143GV" title='GV' data-ref="143GV">GV</a>, <a class="local col0 ref" href="#140Alignment" title='Alignment' data-ref="140Alignment">Alignment</a>);</td></tr>
<tr><th id="643">643</th><td>    <a class="local col2 ref" href="#142MIB" title='MIB' data-ref="142MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjih" title='llvm::MachineInstrBuilder::addConstantPoolIndex' data-ref="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjih">addConstantPoolIndex</a>(<a class="local col6 ref" href="#146CPIndex" title='CPIndex' data-ref="146CPIndex">CPIndex</a>, <i>/*Offset*/</i> <var>0</var>, <i>/*TargetFlags*/</i> <var>0</var>)</td></tr>
<tr><th id="644">644</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col7 ref" href="#137MF" title='MF' data-ref="137MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="645">645</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo15getConstantPoolERNS_15MachineFunctionE" title='llvm::MachinePointerInfo::getConstantPool' data-ref="_ZN4llvm18MachinePointerInfo15getConstantPoolERNS_15MachineFunctionE">getConstantPool</a>(<span class='refarg'><a class="local col7 ref" href="#137MF" title='MF' data-ref="137MF">MF</a></span>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>,</td></tr>
<tr><th id="646">646</th><td>            <a class="local col9 ref" href="#139Size" title='Size' data-ref="139Size">Size</a>, <a class="local col0 ref" href="#140Alignment" title='Alignment' data-ref="140Alignment">Alignment</a>));</td></tr>
<tr><th id="647">647</th><td>    <b>if</b> (MIB-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>)</td></tr>
<tr><th id="648">648</th><td>      <a class="local col2 ref" href="#142MIB" title='MIB' data-ref="142MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="649">649</th><td>    MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="650">650</th><td>  };</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td>  <em>auto</em> <dfn class="local col7 decl" id="147addGOTMemOperand" title='addGOTMemOperand' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp:652:27)' data-ref="147addGOTMemOperand">addGOTMemOperand</dfn> = [<b>this</b>, &amp;MF, Alignment](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="148MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="148MIB">MIB</dfn>) {</td></tr>
<tr><th id="653">653</th><td>    <a class="local col8 ref" href="#148MIB" title='MIB' data-ref="148MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col7 ref" href="#137MF" title='MF' data-ref="137MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="654">654</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo6getGOTERNS_15MachineFunctionE" title='llvm::MachinePointerInfo::getGOT' data-ref="_ZN4llvm18MachinePointerInfo6getGOTERNS_15MachineFunctionE">getGOT</a>(<span class='refarg'><a class="local col7 ref" href="#137MF" title='MF' data-ref="137MF">MF</a></span>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>,</td></tr>
<tr><th id="655">655</th><td>        <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::TM" title='(anonymous namespace)::ARMInstructionSelector::TM' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine21getProgramPointerSizeEv" title='llvm::TargetMachine::getProgramPointerSize' data-ref="_ZNK4llvm13TargetMachine21getProgramPointerSizeEv">getProgramPointerSize</a>(), <a class="local col0 ref" href="#140Alignment" title='Alignment' data-ref="140Alignment">Alignment</a>));</td></tr>
<tr><th id="656">656</th><td>  };</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::TM" title='(anonymous namespace)::ARMInstructionSelector::TM' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine21isPositionIndependentEv" title='llvm::TargetMachine::isPositionIndependent' data-ref="_ZNK4llvm13TargetMachine21isPositionIndependentEv">isPositionIndependent</a>()) {</td></tr>
<tr><th id="659">659</th><td>    <em>bool</em> <dfn class="local col9 decl" id="149Indirect" title='Indirect' data-type='bool' data-ref="149Indirect">Indirect</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::STI" title='(anonymous namespace)::ARMInstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget18isGVIndirectSymbolEPKNS_11GlobalValueE" title='llvm::ARMSubtarget::isGVIndirectSymbol' data-ref="_ZNK4llvm12ARMSubtarget18isGVIndirectSymbolEPKNS_11GlobalValueE">isGVIndirectSymbol</a>(<a class="local col5 ref" href="#135GV" title='GV' data-ref="135GV">GV</a>);</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>    <i>// For ARM mode, we have different pseudoinstructions for direct accesses</i></td></tr>
<tr><th id="662">662</th><td><i>    // and indirect accesses, and the ones for indirect accesses include the</i></td></tr>
<tr><th id="663">663</th><td><i>    // load from GOT. For Thumb mode, we use the same pseudoinstruction for both</i></td></tr>
<tr><th id="664">664</th><td><i>    // direct and indirect accesses, and we need to manually generate the load</i></td></tr>
<tr><th id="665">665</th><td><i>    // from GOT.</i></td></tr>
<tr><th id="666">666</th><td>    <em>bool</em> <dfn class="local col0 decl" id="150UseOpcodeThatLoads" title='UseOpcodeThatLoads' data-type='bool' data-ref="150UseOpcodeThatLoads">UseOpcodeThatLoads</dfn> = <a class="local col9 ref" href="#149Indirect" title='Indirect' data-ref="149Indirect">Indirect</a> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::STI" title='(anonymous namespace)::ARMInstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>();</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td>    <i>// FIXME: Taking advantage of MOVT for ELF is pretty involved, so we don't</i></td></tr>
<tr><th id="669">669</th><td><i>    // support it yet. See PR28229.</i></td></tr>
<tr><th id="670">670</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="151Opc" title='Opc' data-type='unsigned int' data-ref="151Opc">Opc</dfn> =</td></tr>
<tr><th id="671">671</th><td>        UseMovt &amp;&amp; !STI.isTargetELF()</td></tr>
<tr><th id="672">672</th><td>            ? (UseOpcodeThatLoads ? (<em>unsigned</em>)ARM::<span class='error' title="no member named &apos;MOV_ga_pcrel_ldr&apos; in namespace &apos;llvm::ARM&apos;">MOV_ga_pcrel_ldr</span></td></tr>
<tr><th id="673">673</th><td>                                  : Opcodes.MOV_ga_pcrel)</td></tr>
<tr><th id="674">674</th><td>            : (UseOpcodeThatLoads ? (<em>unsigned</em>)ARM::<span class='error' title="no member named &apos;LDRLIT_ga_pcrel_ldr&apos; in namespace &apos;llvm::ARM&apos;">LDRLIT_ga_pcrel_ldr</span></td></tr>
<tr><th id="675">675</th><td>                                  : Opcodes.LDRLIT_ga_pcrel);</td></tr>
<tr><th id="676">676</th><td>    MIB-&gt;setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opc));</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td>    <em>int</em> <dfn class="local col2 decl" id="152TargetFlags" title='TargetFlags' data-type='int' data-ref="152TargetFlags">TargetFlags</dfn> = <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::TOF::MO_NO_FLAG" title='llvm::ARMII::TOF::MO_NO_FLAG' data-ref="llvm::ARMII::TOF::MO_NO_FLAG">MO_NO_FLAG</a>;</td></tr>
<tr><th id="679">679</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::STI" title='(anonymous namespace)::ARMInstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget14isTargetDarwinEv" title='llvm::ARMSubtarget::isTargetDarwin' data-ref="_ZNK4llvm12ARMSubtarget14isTargetDarwinEv">isTargetDarwin</a>())</td></tr>
<tr><th id="680">680</th><td>      <a class="local col2 ref" href="#152TargetFlags" title='TargetFlags' data-ref="152TargetFlags">TargetFlags</a> |= <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::TOF::MO_NONLAZY" title='llvm::ARMII::TOF::MO_NONLAZY' data-ref="llvm::ARMII::TOF::MO_NONLAZY">MO_NONLAZY</a>;</td></tr>
<tr><th id="681">681</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::STI" title='(anonymous namespace)::ARMInstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget9isGVInGOTEPKNS_11GlobalValueE" title='llvm::ARMSubtarget::isGVInGOT' data-ref="_ZNK4llvm12ARMSubtarget9isGVInGOTEPKNS_11GlobalValueE">isGVInGOT</a>(<a class="local col5 ref" href="#135GV" title='GV' data-ref="135GV">GV</a>))</td></tr>
<tr><th id="682">682</th><td>      <a class="local col2 ref" href="#152TargetFlags" title='TargetFlags' data-ref="152TargetFlags">TargetFlags</a> |= <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::TOF::MO_GOT" title='llvm::ARMII::TOF::MO_GOT' data-ref="llvm::ARMII::TOF::MO_GOT">MO_GOT</a>;</td></tr>
<tr><th id="683">683</th><td>    <a class="local col3 ref" href="#133MIB" title='MIB' data-ref="133MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<a class="local col2 ref" href="#152TargetFlags" title='TargetFlags' data-ref="152TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>    <b>if</b> (<a class="local col9 ref" href="#149Indirect" title='Indirect' data-ref="149Indirect">Indirect</a>) {</td></tr>
<tr><th id="686">686</th><td>      <b>if</b> (!<a class="local col0 ref" href="#150UseOpcodeThatLoads" title='UseOpcodeThatLoads' data-ref="150UseOpcodeThatLoads">UseOpcodeThatLoads</a>) {</td></tr>
<tr><th id="687">687</th><td>        <em>auto</em> <dfn class="local col3 decl" id="153ResultReg" title='ResultReg' data-type='unsigned int' data-ref="153ResultReg">ResultReg</dfn> = <a class="local col3 ref" href="#133MIB" title='MIB' data-ref="133MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="688">688</th><td>        <em>auto</em> <dfn class="local col4 decl" id="154AddressReg" title='AddressReg' data-type='auto' data-ref="154AddressReg">AddressReg</dfn> = MRI.createVirtualRegister(&amp;ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>);</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>        MIB-&gt;getOperand(<var>0</var>).setReg(AddressReg);</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td>        <em>auto</em> <dfn class="local col5 decl" id="155InsertBefore" title='InsertBefore' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="155InsertBefore">InsertBefore</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col3 ref" href="#133MIB" title='MIB' data-ref="133MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="693">693</th><td>        <em>auto</em> <dfn class="local col6 decl" id="156MIBLoad" title='MIBLoad' data-type='auto' data-ref="156MIBLoad">MIBLoad</dfn> = BuildMI(MBB, InsertBefore, MIB-&gt;getDebugLoc(),</td></tr>
<tr><th id="694">694</th><td>                               TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opcodes.LOAD32))</td></tr>
<tr><th id="695">695</th><td>                           .addDef(ResultReg)</td></tr>
<tr><th id="696">696</th><td>                           .addReg(AddressReg)</td></tr>
<tr><th id="697">697</th><td>                           .addImm(<var>0</var>)</td></tr>
<tr><th id="698">698</th><td>                           .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="699">699</th><td>        addGOTMemOperand(MIBLoad);</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td>        <b>if</b> (!constrainSelectedInstRegOperands(*MIBLoad, TII, TRI, RBI))</td></tr>
<tr><th id="702">702</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="703">703</th><td>      } <b>else</b> {</td></tr>
<tr><th id="704">704</th><td>        <a class="local col7 ref" href="#147addGOTMemOperand" title='addGOTMemOperand' data-ref="147addGOTMemOperand">addGOTMemOperand</a>(<a class="local col3 ref" href="#133MIB" title='MIB' data-ref="133MIB">MIB</a>);</td></tr>
<tr><th id="705">705</th><td>      }</td></tr>
<tr><th id="706">706</th><td>    }</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*MIB, TII, TRI, RBI);</td></tr>
<tr><th id="709">709</th><td>  }</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>  <em>bool</em> <dfn class="local col7 decl" id="157isReadOnly" title='isReadOnly' data-type='bool' data-ref="157isReadOnly">isReadOnly</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::STI" title='(anonymous namespace)::ARMInstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget17getTargetLoweringEv" title='llvm::ARMSubtarget::getTargetLowering' data-ref="_ZNK4llvm12ARMSubtarget17getTargetLoweringEv">getTargetLowering</a>()-&gt;<a class="ref" href="ARMISelLowering.h.html#_ZNK4llvm17ARMTargetLowering10isReadOnlyEPKNS_11GlobalValueE" title='llvm::ARMTargetLowering::isReadOnly' data-ref="_ZNK4llvm17ARMTargetLowering10isReadOnlyEPKNS_11GlobalValueE">isReadOnly</a>(<a class="local col5 ref" href="#135GV" title='GV' data-ref="135GV">GV</a>);</td></tr>
<tr><th id="712">712</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::STI" title='(anonymous namespace)::ARMInstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget6isROPIEv" title='llvm::ARMSubtarget::isROPI' data-ref="_ZNK4llvm12ARMSubtarget6isROPIEv">isROPI</a>() &amp;&amp; <a class="local col7 ref" href="#157isReadOnly" title='isReadOnly' data-ref="157isReadOnly">isReadOnly</a>) {</td></tr>
<tr><th id="713">713</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="158Opc" title='Opc' data-type='unsigned int' data-ref="158Opc">Opc</dfn> = <a class="local col8 ref" href="#138UseMovt" title='UseMovt' data-ref="138UseMovt">UseMovt</a> ? <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::Opcodes" title='(anonymous namespace)::ARMInstructionSelector::Opcodes' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::Opcodes">Opcodes</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::MOV_ga_pcrel" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::MOV_ga_pcrel' data-use='r' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::MOV_ga_pcrel">MOV_ga_pcrel</a> : <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::Opcodes" title='(anonymous namespace)::ARMInstructionSelector::Opcodes' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::Opcodes">Opcodes</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::LDRLIT_ga_pcrel" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::LDRLIT_ga_pcrel' data-use='r' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::LDRLIT_ga_pcrel">LDRLIT_ga_pcrel</a>;</td></tr>
<tr><th id="714">714</th><td>    MIB-&gt;setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opc));</td></tr>
<tr><th id="715">715</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*MIB, TII, TRI, RBI);</td></tr>
<tr><th id="716">716</th><td>  }</td></tr>
<tr><th id="717">717</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::STI" title='(anonymous namespace)::ARMInstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget6isRWPIEv" title='llvm::ARMSubtarget::isRWPI' data-ref="_ZNK4llvm12ARMSubtarget6isRWPIEv">isRWPI</a>() &amp;&amp; !<a class="local col7 ref" href="#157isReadOnly" title='isReadOnly' data-ref="157isReadOnly">isReadOnly</a>) {</td></tr>
<tr><th id="718">718</th><td>    <em>auto</em> <dfn class="local col9 decl" id="159Offset" title='Offset' data-type='auto' data-ref="159Offset">Offset</dfn> = MRI.createVirtualRegister(&amp;ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>);</td></tr>
<tr><th id="719">719</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col0 decl" id="160OffsetMIB" title='OffsetMIB' data-type='llvm::MachineInstrBuilder' data-ref="160OffsetMIB">OffsetMIB</dfn>;</td></tr>
<tr><th id="720">720</th><td>    <b>if</b> (<a class="local col8 ref" href="#138UseMovt" title='UseMovt' data-ref="138UseMovt">UseMovt</a>) {</td></tr>
<tr><th id="721">721</th><td>      OffsetMIB = BuildMI(MBB, *MIB, MIB-&gt;getDebugLoc(),</td></tr>
<tr><th id="722">722</th><td>                          TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opcodes.MOVi32imm), Offset);</td></tr>
<tr><th id="723">723</th><td>      <a class="local col0 ref" href="#160OffsetMIB" title='OffsetMIB' data-ref="160OffsetMIB">OffsetMIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh">addGlobalAddress</a>(<a class="local col5 ref" href="#135GV" title='GV' data-ref="135GV">GV</a>, <i>/*Offset*/</i> <var>0</var>, <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::TOF::MO_SBREL" title='llvm::ARMII::TOF::MO_SBREL' data-ref="llvm::ARMII::TOF::MO_SBREL">MO_SBREL</a>);</td></tr>
<tr><th id="724">724</th><td>    } <b>else</b> {</td></tr>
<tr><th id="725">725</th><td>      <i>// Load the offset from the constant pool.</i></td></tr>
<tr><th id="726">726</th><td>      OffsetMIB = BuildMI(MBB, *MIB, MIB-&gt;getDebugLoc(),</td></tr>
<tr><th id="727">727</th><td>                          TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opcodes.ConstPoolLoad), Offset);</td></tr>
<tr><th id="728">728</th><td>      <a class="local col1 ref" href="#141addOpsForConstantPoolLoad" title='addOpsForConstantPoolLoad' data-ref="141addOpsForConstantPoolLoad">addOpsForConstantPoolLoad</a>(<a class="local col0 ref" href="#160OffsetMIB" title='OffsetMIB' data-ref="160OffsetMIB">OffsetMIB</a>, <a class="local col5 ref" href="#135GV" title='GV' data-ref="135GV">GV</a>, <i>/*IsSBREL*/</i> <b>true</b>);</td></tr>
<tr><th id="729">729</th><td>    }</td></tr>
<tr><th id="730">730</th><td>    <b>if</b> (!<span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*OffsetMIB, TII, TRI, RBI))</td></tr>
<tr><th id="731">731</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td>    <i>// Add the offset to the SB register.</i></td></tr>
<tr><th id="734">734</th><td>    MIB-&gt;setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opcodes.ADDrr));</td></tr>
<tr><th id="735">735</th><td>    <a class="local col3 ref" href="#133MIB" title='MIB' data-ref="133MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>);</td></tr>
<tr><th id="736">736</th><td>    MIB.addReg(ARM::<span class='error' title="no member named &apos;R9&apos; in namespace &apos;llvm::ARM&apos;">R9</span>) <i>// FIXME: don't hardcode R9</i></td></tr>
<tr><th id="737">737</th><td>        .addReg(Offset)</td></tr>
<tr><th id="738">738</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="739">739</th><td>        .add(condCodeOp());</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*MIB, TII, TRI, RBI);</td></tr>
<tr><th id="742">742</th><td>  }</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::STI" title='(anonymous namespace)::ARMInstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11isTargetELFEv" title='llvm::ARMSubtarget::isTargetELF' data-ref="_ZNK4llvm12ARMSubtarget11isTargetELFEv">isTargetELF</a>()) {</td></tr>
<tr><th id="745">745</th><td>    <b>if</b> (<a class="local col8 ref" href="#138UseMovt" title='UseMovt' data-ref="138UseMovt">UseMovt</a>) {</td></tr>
<tr><th id="746">746</th><td>      MIB-&gt;setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opcodes.MOVi32imm));</td></tr>
<tr><th id="747">747</th><td>    } <b>else</b> {</td></tr>
<tr><th id="748">748</th><td>      <i>// Load the global's address from the constant pool.</i></td></tr>
<tr><th id="749">749</th><td>      MIB-&gt;setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opcodes.ConstPoolLoad));</td></tr>
<tr><th id="750">750</th><td>      <a class="local col3 ref" href="#133MIB" title='MIB' data-ref="133MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>);</td></tr>
<tr><th id="751">751</th><td>      <a class="local col1 ref" href="#141addOpsForConstantPoolLoad" title='addOpsForConstantPoolLoad' data-ref="141addOpsForConstantPoolLoad">addOpsForConstantPoolLoad</a>(<a class="local col3 ref" href="#133MIB" title='MIB' data-ref="133MIB">MIB</a>, <a class="local col5 ref" href="#135GV" title='GV' data-ref="135GV">GV</a>, <i>/*IsSBREL*/</i> <b>false</b>);</td></tr>
<tr><th id="752">752</th><td>    }</td></tr>
<tr><th id="753">753</th><td>  } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::STI" title='(anonymous namespace)::ARMInstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget13isTargetMachOEv" title='llvm::ARMSubtarget::isTargetMachO' data-ref="_ZNK4llvm12ARMSubtarget13isTargetMachOEv">isTargetMachO</a>()) {</td></tr>
<tr><th id="754">754</th><td>    <b>if</b> (UseMovt)</td></tr>
<tr><th id="755">755</th><td>      MIB-&gt;setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opcodes.MOVi32imm));</td></tr>
<tr><th id="756">756</th><td>    <b>else</b></td></tr>
<tr><th id="757">757</th><td>      MIB-&gt;setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opcodes.LDRLIT_ga_abs));</td></tr>
<tr><th id="758">758</th><td>  } <b>else</b> {</td></tr>
<tr><th id="759">759</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-isel&quot;)) { dbgs() &lt;&lt; &quot;Object format not supported yet\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Object format not supported yet\n"</q>);</td></tr>
<tr><th id="760">760</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="761">761</th><td>  }</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td>  <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*MIB, TII, TRI, RBI);</td></tr>
<tr><th id="764">764</th><td>}</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector" title='(anonymous namespace)::ARMInstructionSelector' data-ref="(anonymousnamespace)::ARMInstructionSelector">ARMInstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122ARMInstructionSelector12selectSelectERN4llvm19MachineInstrBuilderERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::ARMInstructionSelector::selectSelect' data-type='bool (anonymous namespace)::ARMInstructionSelector::selectSelect(llvm::MachineInstrBuilder &amp; MIB, llvm::MachineRegisterInfo &amp; MRI) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector12selectSelectERN4llvm19MachineInstrBuilderERNS1_19MachineRegisterInfoE">selectSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="161MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="161MIB">MIB</dfn>,</td></tr>
<tr><th id="767">767</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="162MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="162MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="768">768</th><td>  <em>auto</em> &amp;<dfn class="local col3 decl" id="163MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="163MBB">MBB</dfn> = *<a class="local col1 ref" href="#161MIB" title='MIB' data-ref="161MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="769">769</th><td>  <em>auto</em> <dfn class="local col4 decl" id="164InsertBefore" title='InsertBefore' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="164InsertBefore">InsertBefore</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col1 ref" href="#161MIB" title='MIB' data-ref="161MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="770">770</th><td>  <em>auto</em> &amp;<dfn class="local col5 decl" id="165DbgLoc" title='DbgLoc' data-type='const llvm::DebugLoc &amp;' data-ref="165DbgLoc">DbgLoc</dfn> = <a class="local col1 ref" href="#161MIB" title='MIB' data-ref="161MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>  <i>// Compare the condition to 1.</i></td></tr>
<tr><th id="773">773</th><td>  <em>auto</em> <dfn class="local col6 decl" id="166CondReg" title='CondReg' data-type='unsigned int' data-ref="166CondReg">CondReg</dfn> = <a class="local col1 ref" href="#161MIB" title='MIB' data-ref="161MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="774">774</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (validReg(MRI, CondReg, 1, ARM::GPRRegBankID) &amp;&amp; &quot;Unsupported types for select operation&quot;) ? void (0) : __assert_fail (&quot;validReg(MRI, CondReg, 1, ARM::GPRRegBankID) &amp;&amp; \&quot;Unsupported types for select operation\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 775, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(validReg(MRI, CondReg, <var>1</var>, ARM::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">GPRRegBankID</span>) &amp;&amp;</td></tr>
<tr><th id="775">775</th><td>         <q>"Unsupported types for select operation"</q>);</td></tr>
<tr><th id="776">776</th><td>  <em>auto</em> <dfn class="local col7 decl" id="167CmpI" title='CmpI' data-type='auto' data-ref="167CmpI">CmpI</dfn> = BuildMI(MBB, InsertBefore, DbgLoc, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opcodes.TSTri))</td></tr>
<tr><th id="777">777</th><td>                  .addUse(CondReg)</td></tr>
<tr><th id="778">778</th><td>                  .addImm(<var>1</var>)</td></tr>
<tr><th id="779">779</th><td>                  .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="780">780</th><td>  <b>if</b> (!constrainSelectedInstRegOperands(*CmpI, TII, TRI, RBI))</td></tr>
<tr><th id="781">781</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td>  <i>// Move a value into the result register based on the result of the</i></td></tr>
<tr><th id="784">784</th><td><i>  // comparison.</i></td></tr>
<tr><th id="785">785</th><td>  <em>auto</em> <dfn class="local col8 decl" id="168ResReg" title='ResReg' data-type='unsigned int' data-ref="168ResReg">ResReg</dfn> = <a class="local col1 ref" href="#161MIB" title='MIB' data-ref="161MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="786">786</th><td>  <em>auto</em> <dfn class="local col9 decl" id="169TrueReg" title='TrueReg' data-type='unsigned int' data-ref="169TrueReg">TrueReg</dfn> = <a class="local col1 ref" href="#161MIB" title='MIB' data-ref="161MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="787">787</th><td>  <em>auto</em> <dfn class="local col0 decl" id="170FalseReg" title='FalseReg' data-type='unsigned int' data-ref="170FalseReg">FalseReg</dfn> = <a class="local col1 ref" href="#161MIB" title='MIB' data-ref="161MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="788">788</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (validOpRegPair(MRI, ResReg, TrueReg, 32, ARM::GPRRegBankID) &amp;&amp; validOpRegPair(MRI, TrueReg, FalseReg, 32, ARM::GPRRegBankID) &amp;&amp; &quot;Unsupported types for select operation&quot;) ? void (0) : __assert_fail (&quot;validOpRegPair(MRI, ResReg, TrueReg, 32, ARM::GPRRegBankID) &amp;&amp; validOpRegPair(MRI, TrueReg, FalseReg, 32, ARM::GPRRegBankID) &amp;&amp; \&quot;Unsupported types for select operation\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 790, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(validOpRegPair(MRI, ResReg, TrueReg, <var>32</var>, ARM::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">GPRRegBankID</span>) &amp;&amp;</td></tr>
<tr><th id="789">789</th><td>         validOpRegPair(MRI, TrueReg, FalseReg, <var>32</var>, ARM::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">GPRRegBankID</span>) &amp;&amp;</td></tr>
<tr><th id="790">790</th><td>         <q>"Unsupported types for select operation"</q>);</td></tr>
<tr><th id="791">791</th><td>  <em>auto</em> <dfn class="local col1 decl" id="171Mov1I" title='Mov1I' data-type='auto' data-ref="171Mov1I">Mov1I</dfn> = BuildMI(MBB, InsertBefore, DbgLoc, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opcodes.MOVCCr))</td></tr>
<tr><th id="792">792</th><td>                   .addDef(ResReg)</td></tr>
<tr><th id="793">793</th><td>                   .addUse(TrueReg)</td></tr>
<tr><th id="794">794</th><td>                   .addUse(FalseReg)</td></tr>
<tr><th id="795">795</th><td>                   .add(predOps(ARMCC::EQ, ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>));</td></tr>
<tr><th id="796">796</th><td>  <b>if</b> (!constrainSelectedInstRegOperands(*Mov1I, TII, TRI, RBI))</td></tr>
<tr><th id="797">797</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td>  <a class="local col1 ref" href="#161MIB" title='MIB' data-ref="161MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="800">800</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="801">801</th><td>}</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector" title='(anonymous namespace)::ARMInstructionSelector' data-ref="(anonymousnamespace)::ARMInstructionSelector">ARMInstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122ARMInstructionSelector11selectShiftEjRN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMInstructionSelector::selectShift' data-type='bool (anonymous namespace)::ARMInstructionSelector::selectShift(unsigned int ShiftOpc, llvm::MachineInstrBuilder &amp; MIB) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector11selectShiftEjRN4llvm19MachineInstrBuilderE">selectShift</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="172ShiftOpc" title='ShiftOpc' data-type='unsigned int' data-ref="172ShiftOpc">ShiftOpc</dfn>,</td></tr>
<tr><th id="804">804</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="173MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="173MIB">MIB</dfn>) <em>const</em> {</td></tr>
<tr><th id="805">805</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!STI.isThumb() &amp;&amp; &quot;Unsupported subtarget&quot;) ? void (0) : __assert_fail (&quot;!STI.isThumb() &amp;&amp; \&quot;Unsupported subtarget\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 805, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::STI" title='(anonymous namespace)::ARMInstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>() &amp;&amp; <q>"Unsupported subtarget"</q>);</td></tr>
<tr><th id="806">806</th><td>  MIB-&gt;setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;MOVsr&apos; in namespace &apos;llvm::ARM&apos;">MOVsr</span>));</td></tr>
<tr><th id="807">807</th><td>  <a class="local col3 ref" href="#173MIB" title='MIB' data-ref="173MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#172ShiftOpc" title='ShiftOpc' data-ref="172ShiftOpc">ShiftOpc</a>);</td></tr>
<tr><th id="808">808</th><td>  MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL)).add(condCodeOp());</td></tr>
<tr><th id="809">809</th><td>  <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*MIB, TII, TRI, RBI);</td></tr>
<tr><th id="810">810</th><td>}</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector" title='(anonymous namespace)::ARMInstructionSelector' data-ref="(anonymousnamespace)::ARMInstructionSelector">ARMInstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122ARMInstructionSelector15renderVFPF32ImmERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrE" title='(anonymous namespace)::ARMInstructionSelector::renderVFPF32Imm' data-type='void (anonymous namespace)::ARMInstructionSelector::renderVFPF32Imm(llvm::MachineInstrBuilder &amp; NewInstBuilder, const llvm::MachineInstr &amp; OldInst) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector15renderVFPF32ImmERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrE">renderVFPF32Imm</dfn>(</td></tr>
<tr><th id="813">813</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="174NewInstBuilder" title='NewInstBuilder' data-type='llvm::MachineInstrBuilder &amp;' data-ref="174NewInstBuilder">NewInstBuilder</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="175OldInst" title='OldInst' data-type='const llvm::MachineInstr &amp;' data-ref="175OldInst">OldInst</dfn>) <em>const</em> {</td></tr>
<tr><th id="814">814</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OldInst.getOpcode() == TargetOpcode::G_FCONSTANT &amp;&amp; &quot;Expected G_FCONSTANT&quot;) ? void (0) : __assert_fail (&quot;OldInst.getOpcode() == TargetOpcode::G_FCONSTANT &amp;&amp; \&quot;Expected G_FCONSTANT\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 815, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#175OldInst" title='OldInst' data-ref="175OldInst">OldInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#344" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT">G_FCONSTANT</a> &amp;&amp;</td></tr>
<tr><th id="815">815</th><td>         <q>"Expected G_FCONSTANT"</q>);</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>  <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> <dfn class="local col6 decl" id="176FPImmValue" title='FPImmValue' data-type='llvm::APFloat' data-ref="176FPImmValue">FPImmValue</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloatC1ERKS0_" title='llvm::APFloat::APFloat' data-ref="_ZN4llvm7APFloatC1ERKS0_"></a><a class="local col5 ref" href="#175OldInst" title='OldInst' data-ref="175OldInst">OldInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP11getValueAPFEv" title='llvm::ConstantFP::getValueAPF' data-ref="_ZNK4llvm10ConstantFP11getValueAPFEv">getValueAPF</a>();</td></tr>
<tr><th id="818">818</th><td>  <em>int</em> <dfn class="local col7 decl" id="177FPImmEncoding" title='FPImmEncoding' data-type='int' data-ref="177FPImmEncoding">FPImmEncoding</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM10getFP32ImmERKNS_7APFloatE" title='llvm::ARM_AM::getFP32Imm' data-ref="_ZN4llvm6ARM_AM10getFP32ImmERKNS_7APFloatE">getFP32Imm</a>(<a class="local col6 ref" href="#176FPImmValue" title='FPImmValue' data-ref="176FPImmValue">FPImmValue</a>);</td></tr>
<tr><th id="819">819</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FPImmEncoding != -1 &amp;&amp; &quot;Invalid immediate value&quot;) ? void (0) : __assert_fail (&quot;FPImmEncoding != -1 &amp;&amp; \&quot;Invalid immediate value\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 819, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#177FPImmEncoding" title='FPImmEncoding' data-ref="177FPImmEncoding">FPImmEncoding</a> != -<var>1</var> &amp;&amp; <q>"Invalid immediate value"</q>);</td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td>  <a class="local col4 ref" href="#174NewInstBuilder" title='NewInstBuilder' data-ref="174NewInstBuilder">NewInstBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#177FPImmEncoding" title='FPImmEncoding' data-ref="177FPImmEncoding">FPImmEncoding</a>);</td></tr>
<tr><th id="822">822</th><td>}</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector" title='(anonymous namespace)::ARMInstructionSelector' data-ref="(anonymousnamespace)::ARMInstructionSelector">ARMInstructionSelector</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122ARMInstructionSelector15renderVFPF64ImmERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrE" title='(anonymous namespace)::ARMInstructionSelector::renderVFPF64Imm' data-type='void (anonymous namespace)::ARMInstructionSelector::renderVFPF64Imm(llvm::MachineInstrBuilder &amp; NewInstBuilder, const llvm::MachineInstr &amp; OldInst) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector15renderVFPF64ImmERN4llvm19MachineInstrBuilderERKNS1_12MachineInstrE">renderVFPF64Imm</dfn>(</td></tr>
<tr><th id="825">825</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="178NewInstBuilder" title='NewInstBuilder' data-type='llvm::MachineInstrBuilder &amp;' data-ref="178NewInstBuilder">NewInstBuilder</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="179OldInst" title='OldInst' data-type='const llvm::MachineInstr &amp;' data-ref="179OldInst">OldInst</dfn>) <em>const</em> {</td></tr>
<tr><th id="826">826</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OldInst.getOpcode() == TargetOpcode::G_FCONSTANT &amp;&amp; &quot;Expected G_FCONSTANT&quot;) ? void (0) : __assert_fail (&quot;OldInst.getOpcode() == TargetOpcode::G_FCONSTANT &amp;&amp; \&quot;Expected G_FCONSTANT\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 827, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#179OldInst" title='OldInst' data-ref="179OldInst">OldInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#344" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT">G_FCONSTANT</a> &amp;&amp;</td></tr>
<tr><th id="827">827</th><td>         <q>"Expected G_FCONSTANT"</q>);</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td>  <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> <dfn class="local col0 decl" id="180FPImmValue" title='FPImmValue' data-type='llvm::APFloat' data-ref="180FPImmValue">FPImmValue</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloatC1ERKS0_" title='llvm::APFloat::APFloat' data-ref="_ZN4llvm7APFloatC1ERKS0_"></a><a class="local col9 ref" href="#179OldInst" title='OldInst' data-ref="179OldInst">OldInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP11getValueAPFEv" title='llvm::ConstantFP::getValueAPF' data-ref="_ZNK4llvm10ConstantFP11getValueAPFEv">getValueAPF</a>();</td></tr>
<tr><th id="830">830</th><td>  <em>int</em> <dfn class="local col1 decl" id="181FPImmEncoding" title='FPImmEncoding' data-type='int' data-ref="181FPImmEncoding">FPImmEncoding</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM10getFP64ImmERKNS_7APFloatE" title='llvm::ARM_AM::getFP64Imm' data-ref="_ZN4llvm6ARM_AM10getFP64ImmERKNS_7APFloatE">getFP64Imm</a>(<a class="local col0 ref" href="#180FPImmValue" title='FPImmValue' data-ref="180FPImmValue">FPImmValue</a>);</td></tr>
<tr><th id="831">831</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FPImmEncoding != -1 &amp;&amp; &quot;Invalid immediate value&quot;) ? void (0) : __assert_fail (&quot;FPImmEncoding != -1 &amp;&amp; \&quot;Invalid immediate value\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 831, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#181FPImmEncoding" title='FPImmEncoding' data-ref="181FPImmEncoding">FPImmEncoding</a> != -<var>1</var> &amp;&amp; <q>"Invalid immediate value"</q>);</td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td>  <a class="local col8 ref" href="#178NewInstBuilder" title='NewInstBuilder' data-ref="178NewInstBuilder">NewInstBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#181FPImmEncoding" title='FPImmEncoding' data-ref="181FPImmEncoding">FPImmEncoding</a>);</td></tr>
<tr><th id="834">834</th><td>}</td></tr>
<tr><th id="835">835</th><td></td></tr>
<tr><th id="836">836</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector" title='(anonymous namespace)::ARMInstructionSelector' data-ref="(anonymousnamespace)::ARMInstructionSelector">ARMInstructionSelector</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" title='(anonymous namespace)::ARMInstructionSelector::select' data-type='bool (anonymous namespace)::ARMInstructionSelector::select(llvm::MachineInstr &amp; I, llvm::CodeGenCoverage &amp; CoverageInfo) const' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">select</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="182I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="182I">I</dfn>,</td></tr>
<tr><th id="837">837</th><td>                                    <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col3 decl" id="183CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="183CoverageInfo">CoverageInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="838">838</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getParent() &amp;&amp; &quot;Instruction should be in a basic block!&quot;) ? void (0) : __assert_fail (&quot;I.getParent() &amp;&amp; \&quot;Instruction should be in a basic block!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 838, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() &amp;&amp; <q>"Instruction should be in a basic block!"</q>);</td></tr>
<tr><th id="839">839</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getParent()-&gt;getParent() &amp;&amp; &quot;Instruction should be in a function!&quot;) ? void (0) : __assert_fail (&quot;I.getParent()-&gt;getParent() &amp;&amp; \&quot;Instruction should be in a function!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 839, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>() &amp;&amp; <q>"Instruction should be in a function!"</q>);</td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td>  <em>auto</em> &amp;<dfn class="local col4 decl" id="184MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="184MBB">MBB</dfn> = *<a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="842">842</th><td>  <em>auto</em> &amp;<dfn class="local col5 decl" id="185MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="185MF">MF</dfn> = *<a class="local col4 ref" href="#184MBB" title='MBB' data-ref="184MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="843">843</th><td>  <em>auto</em> &amp;<dfn class="local col6 decl" id="186MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="186MRI">MRI</dfn> = <a class="local col5 ref" href="#185MF" title='MF' data-ref="185MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/CodeGen/TargetOpcodes.h.html#_ZN4llvm22isPreISelGenericOpcodeEj" title='llvm::isPreISelGenericOpcode' data-ref="_ZN4llvm22isPreISelGenericOpcodeEj">isPreISelGenericOpcode</a>(<a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="846">846</th><td>    <b>if</b> (I.isCopy())</td></tr>
<tr><th id="847">847</th><td>      <b>return</b> <span class='error' title="no matching function for call to &apos;selectCopy&apos;">selectCopy</span>(I, TII, MRI, TRI, RBI);</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="850">850</th><td>  }</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">TargetOpcode</span>;</td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE" title='(anonymous namespace)::ARMInstructionSelector::selectImpl' data-use='c' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a></span>, <span class='refarg'><a class="local col3 ref" href="#183CoverageInfo" title='CoverageInfo' data-ref="183CoverageInfo">CoverageInfo</a></span>))</td></tr>
<tr><th id="855">855</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="187MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="187MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">{</a><a class="local col5 ref" href="#185MF" title='MF' data-ref="185MF">MF</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>};</td></tr>
<tr><th id="858">858</th><td>  <em>bool</em> <dfn class="local col8 decl" id="188isSExt" title='isSExt' data-type='bool' data-ref="188isSExt">isSExt</dfn> = <b>false</b>;</td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td>  <b>switch</b> (<a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="861">861</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#353" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT">G_SEXT</a>:</td></tr>
<tr><th id="862">862</th><td>    <a class="local col8 ref" href="#188isSExt" title='isSExt' data-ref="188isSExt">isSExt</a> = <b>true</b>;</td></tr>
<tr><th id="863">863</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="864">864</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#356" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT">G_ZEXT</a>: {</td></tr>
<tr><th id="865">865</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.getType(I.getOperand(0).getReg()).getSizeInBits() &lt;= 32 &amp;&amp; &quot;Unsupported destination size for extension&quot;) ? void (0) : __assert_fail (&quot;MRI.getType(I.getOperand(0).getReg()).getSizeInBits() &lt;= 32 &amp;&amp; \&quot;Unsupported destination size for extension\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 866, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#186MRI" title='MRI' data-ref="186MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <var>32</var> &amp;&amp;</td></tr>
<tr><th id="866">866</th><td>           <q>"Unsupported destination size for extension"</q>);</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="189SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="189SrcTy">SrcTy</dfn> = <a class="local col6 ref" href="#186MRI" title='MRI' data-ref="186MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="869">869</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="190SrcSize" title='SrcSize' data-type='unsigned int' data-ref="190SrcSize">SrcSize</dfn> = <a class="local col9 ref" href="#189SrcTy" title='SrcTy' data-ref="189SrcTy">SrcTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="870">870</th><td>    <b>switch</b> (<a class="local col0 ref" href="#190SrcSize" title='SrcSize' data-ref="190SrcSize">SrcSize</a>) {</td></tr>
<tr><th id="871">871</th><td>    <b>case</b> <var>1</var>: {</td></tr>
<tr><th id="872">872</th><td>      <i>// ZExt boils down to &amp; 0x1; for SExt we also subtract that from 0</i></td></tr>
<tr><th id="873">873</th><td>      I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opcodes.AND));</td></tr>
<tr><th id="874">874</th><td>      MIB.addImm(<var>1</var>).add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL)).add(condCodeOp());</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td>      <b>if</b> (<a class="local col8 ref" href="#188isSExt" title='isSExt' data-ref="188isSExt">isSExt</a>) {</td></tr>
<tr><th id="877">877</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="191SExtResult" title='SExtResult' data-type='unsigned int' data-ref="191SExtResult">SExtResult</dfn> = <a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td>        <i>// Use a new virtual register for the result of the AND</i></td></tr>
<tr><th id="880">880</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="192AndResult" title='AndResult' data-type='unsigned int' data-ref="192AndResult">AndResult</dfn> = MRI.createVirtualRegister(&amp;ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>);</td></tr>
<tr><th id="881">881</th><td>        <a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col2 ref" href="#192AndResult" title='AndResult' data-ref="192AndResult">AndResult</a>);</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td>        <em>auto</em> <dfn class="local col3 decl" id="193InsertBefore" title='InsertBefore' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="193InsertBefore">InsertBefore</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="884">884</th><td>        <em>auto</em> <dfn class="local col4 decl" id="194SubI" title='SubI' data-type='auto' data-ref="194SubI">SubI</dfn> =</td></tr>
<tr><th id="885">885</th><td>            BuildMI(MBB, InsertBefore, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opcodes.RSB))</td></tr>
<tr><th id="886">886</th><td>                .addDef(SExtResult)</td></tr>
<tr><th id="887">887</th><td>                .addUse(AndResult)</td></tr>
<tr><th id="888">888</th><td>                .addImm(<var>0</var>)</td></tr>
<tr><th id="889">889</th><td>                .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="890">890</th><td>                .add(condCodeOp());</td></tr>
<tr><th id="891">891</th><td>        <b>if</b> (!constrainSelectedInstRegOperands(*SubI, TII, TRI, RBI))</td></tr>
<tr><th id="892">892</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="893">893</th><td>      }</td></tr>
<tr><th id="894">894</th><td>      <b>break</b>;</td></tr>
<tr><th id="895">895</th><td>    }</td></tr>
<tr><th id="896">896</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="897">897</th><td>    <b>case</b> <var>16</var>: {</td></tr>
<tr><th id="898">898</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="195NewOpc" title='NewOpc' data-type='unsigned int' data-ref="195NewOpc">NewOpc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector18selectSimpleExtOpcEjj" title='(anonymous namespace)::ARMInstructionSelector::selectSimpleExtOpc' data-use='c' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector18selectSimpleExtOpcEjj">selectSimpleExtOpc</a>(<a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col0 ref" href="#190SrcSize" title='SrcSize' data-ref="190SrcSize">SrcSize</a>);</td></tr>
<tr><th id="899">899</th><td>      <b>if</b> (<a class="local col5 ref" href="#195NewOpc" title='NewOpc' data-ref="195NewOpc">NewOpc</a> == <a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</td></tr>
<tr><th id="900">900</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="901">901</th><td>      I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="902">902</th><td>      MIB.addImm(<var>0</var>).add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="903">903</th><td>      <b>break</b>;</td></tr>
<tr><th id="904">904</th><td>    }</td></tr>
<tr><th id="905">905</th><td>    <b>default</b>:</td></tr>
<tr><th id="906">906</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-isel&quot;)) { dbgs() &lt;&lt; &quot;Unsupported source size for extension&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unsupported source size for extension"</q>);</td></tr>
<tr><th id="907">907</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="908">908</th><td>    }</td></tr>
<tr><th id="909">909</th><td>    <b>break</b>;</td></tr>
<tr><th id="910">910</th><td>  }</td></tr>
<tr><th id="911">911</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT">G_ANYEXT</a>:</td></tr>
<tr><th id="912">912</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#338" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC">G_TRUNC</a>: {</td></tr>
<tr><th id="913">913</th><td>    <i>// The high bits are undefined, so there's nothing special to do, just</i></td></tr>
<tr><th id="914">914</th><td><i>    // treat it as a copy.</i></td></tr>
<tr><th id="915">915</th><td>    <em>auto</em> <dfn class="local col6 decl" id="196SrcReg" title='SrcReg' data-type='unsigned int' data-ref="196SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="916">916</th><td>    <em>auto</em> <dfn class="local col7 decl" id="197DstReg" title='DstReg' data-type='unsigned int' data-ref="197DstReg">DstReg</dfn> = <a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="198SrcRegBank" title='SrcRegBank' data-type='const auto &amp;' data-ref="198SrcRegBank">SrcRegBank</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(SrcReg, MRI, TRI);</td></tr>
<tr><th id="919">919</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="199DstRegBank" title='DstRegBank' data-type='const auto &amp;' data-ref="199DstRegBank">DstRegBank</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DstReg, MRI, TRI);</td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td>    <b>if</b> (SrcRegBank.getID() == ARM::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">FPRRegBankID</span>) {</td></tr>
<tr><th id="922">922</th><td>      <i>// This should only happen in the obscure case where we have put a 64-bit</i></td></tr>
<tr><th id="923">923</th><td><i>      // integer into a D register. Get it out of there and keep only the</i></td></tr>
<tr><th id="924">924</th><td><i>      // interesting part.</i></td></tr>
<tr><th id="925">925</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getOpcode() == G_TRUNC &amp;&amp; &quot;Unsupported operand for G_ANYEXT&quot;) ? void (0) : __assert_fail (&quot;I.getOpcode() == G_TRUNC &amp;&amp; \&quot;Unsupported operand for G_ANYEXT\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 925, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#338" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC">G_TRUNC</a> &amp;&amp; <q>"Unsupported operand for G_ANYEXT"</q>);</td></tr>
<tr><th id="926">926</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstRegBank.getID() == ARM::GPRRegBankID &amp;&amp; &quot;Unsupported combination of register banks&quot;) ? void (0) : __assert_fail (&quot;DstRegBank.getID() == ARM::GPRRegBankID &amp;&amp; \&quot;Unsupported combination of register banks\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 927, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(DstRegBank.getID() == ARM::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">GPRRegBankID</span> &amp;&amp;</td></tr>
<tr><th id="927">927</th><td>             <q>"Unsupported combination of register banks"</q>);</td></tr>
<tr><th id="928">928</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.getType(SrcReg).getSizeInBits() == 64 &amp;&amp; &quot;Unsupported size&quot;) ? void (0) : __assert_fail (&quot;MRI.getType(SrcReg).getSizeInBits() == 64 &amp;&amp; \&quot;Unsupported size\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 928, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#186MRI" title='MRI' data-ref="186MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#196SrcReg" title='SrcReg' data-ref="196SrcReg">SrcReg</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var> &amp;&amp; <q>"Unsupported size"</q>);</td></tr>
<tr><th id="929">929</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.getType(DstReg).getSizeInBits() &lt;= 32 &amp;&amp; &quot;Unsupported size&quot;) ? void (0) : __assert_fail (&quot;MRI.getType(DstReg).getSizeInBits() &lt;= 32 &amp;&amp; \&quot;Unsupported size\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 929, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#186MRI" title='MRI' data-ref="186MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col7 ref" href="#197DstReg" title='DstReg' data-ref="197DstReg">DstReg</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <var>32</var> &amp;&amp; <q>"Unsupported size"</q>);</td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="200IgnoredBits" title='IgnoredBits' data-type='unsigned int' data-ref="200IgnoredBits">IgnoredBits</dfn> = MRI.createVirtualRegister(&amp;ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>);</td></tr>
<tr><th id="932">932</th><td>      <em>auto</em> <dfn class="local col1 decl" id="201InsertBefore" title='InsertBefore' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="201InsertBefore">InsertBefore</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="933">933</th><td>      <em>auto</em> <dfn class="local col2 decl" id="202MovI" title='MovI' data-type='auto' data-ref="202MovI">MovI</dfn> =</td></tr>
<tr><th id="934">934</th><td>          BuildMI(MBB, InsertBefore, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;VMOVRRD&apos; in namespace &apos;llvm::ARM&apos;">VMOVRRD</span>))</td></tr>
<tr><th id="935">935</th><td>              .addDef(DstReg)</td></tr>
<tr><th id="936">936</th><td>              .addDef(IgnoredBits)</td></tr>
<tr><th id="937">937</th><td>              .addUse(SrcReg)</td></tr>
<tr><th id="938">938</th><td>              .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="939">939</th><td>      <b>if</b> (!constrainSelectedInstRegOperands(*MovI, TII, TRI, RBI))</td></tr>
<tr><th id="940">940</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td>      <a class="local col7 ref" href="#187MIB" title='MIB' data-ref="187MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="943">943</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="944">944</th><td>    }</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td>    <b>if</b> (SrcRegBank.getID() != DstRegBank.getID()) {</td></tr>
<tr><th id="947">947</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-isel&quot;)) { dbgs() &lt;&lt; &quot;G_TRUNC/G_ANYEXT operands on different register banks\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="948">948</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"G_TRUNC/G_ANYEXT operands on different register banks\n"</q>);</td></tr>
<tr><th id="949">949</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="950">950</th><td>    }</td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td>    <b>if</b> (SrcRegBank.getID() != ARM::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">GPRRegBankID</span>) {</td></tr>
<tr><th id="953">953</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-isel&quot;)) { dbgs() &lt;&lt; &quot;G_TRUNC/G_ANYEXT on non-GPR not supported yet\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"G_TRUNC/G_ANYEXT on non-GPR not supported yet\n"</q>);</td></tr>
<tr><th id="954">954</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="955">955</th><td>    }</td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(COPY));</td></tr>
<tr><th id="958">958</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;selectCopy&apos;">selectCopy</span>(I, TII, MRI, TRI, RBI);</td></tr>
<tr><th id="959">959</th><td>  }</td></tr>
<tr><th id="960">960</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#341" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT">G_CONSTANT</a>: {</td></tr>
<tr><th id="961">961</th><td>    <b>if</b> (!<a class="local col6 ref" href="#186MRI" title='MRI' data-ref="186MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>()) {</td></tr>
<tr><th id="962">962</th><td>      <i>// Non-pointer constants should be handled by TableGen.</i></td></tr>
<tr><th id="963">963</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-isel&quot;)) { dbgs() &lt;&lt; &quot;Unsupported constant type\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unsupported constant type\n"</q>);</td></tr>
<tr><th id="964">964</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="965">965</th><td>    }</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td>    <em>auto</em> &amp;<dfn class="local col3 decl" id="203Val" title='Val' data-type='llvm::MachineOperand &amp;' data-ref="203Val">Val</dfn> = <a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="968">968</th><td>    <b>if</b> (<a class="local col3 ref" href="#203Val" title='Val' data-ref="203Val">Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isCImmEv" title='llvm::MachineOperand::isCImm' data-ref="_ZNK4llvm14MachineOperand6isCImmEv">isCImm</a>()) {</td></tr>
<tr><th id="969">969</th><td>      <b>if</b> (!<a class="local col3 ref" href="#203Val" title='Val' data-ref="203Val">Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt6isZeroEv" title='llvm::ConstantInt::isZero' data-ref="_ZNK4llvm11ConstantInt6isZeroEv">isZero</a>()) {</td></tr>
<tr><th id="970">970</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-isel&quot;)) { dbgs() &lt;&lt; &quot;Unsupported pointer constant value\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unsupported pointer constant value\n"</q>);</td></tr>
<tr><th id="971">971</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="972">972</th><td>      }</td></tr>
<tr><th id="973">973</th><td>      <a class="local col3 ref" href="#203Val" title='Val' data-ref="203Val">Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<var>0</var>);</td></tr>
<tr><th id="974">974</th><td>    } <b>else</b> {</td></tr>
<tr><th id="975">975</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Val.isImm() &amp;&amp; &quot;Unexpected operand for G_CONSTANT&quot;) ? void (0) : __assert_fail (&quot;Val.isImm() &amp;&amp; \&quot;Unexpected operand for G_CONSTANT\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 975, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#203Val" title='Val' data-ref="203Val">Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Unexpected operand for G_CONSTANT"</q>);</td></tr>
<tr><th id="976">976</th><td>      <b>if</b> (<a class="local col3 ref" href="#203Val" title='Val' data-ref="203Val">Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>) {</td></tr>
<tr><th id="977">977</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-isel&quot;)) { dbgs() &lt;&lt; &quot;Unsupported pointer constant value\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unsupported pointer constant value\n"</q>);</td></tr>
<tr><th id="978">978</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="979">979</th><td>      }</td></tr>
<tr><th id="980">980</th><td>    }</td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!STI.isThumb() &amp;&amp; &quot;Unsupported subtarget&quot;) ? void (0) : __assert_fail (&quot;!STI.isThumb() &amp;&amp; \&quot;Unsupported subtarget\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 982, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::STI" title='(anonymous namespace)::ARMInstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>() &amp;&amp; <q>"Unsupported subtarget"</q>);</td></tr>
<tr><th id="983">983</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;MOVi&apos; in namespace &apos;llvm::ARM&apos;">MOVi</span>));</td></tr>
<tr><th id="984">984</th><td>    MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL)).add(condCodeOp());</td></tr>
<tr><th id="985">985</th><td>    <b>break</b>;</td></tr>
<tr><th id="986">986</th><td>  }</td></tr>
<tr><th id="987">987</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#344" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT">G_FCONSTANT</a>: {</td></tr>
<tr><th id="988">988</th><td>    <i>// Load from constant pool</i></td></tr>
<tr><th id="989">989</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="204Size" title='Size' data-type='unsigned int' data-ref="204Size">Size</dfn> = <a class="local col6 ref" href="#186MRI" title='MRI' data-ref="186MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() / <var>8</var>;</td></tr>
<tr><th id="990">990</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="205Alignment" title='Alignment' data-type='unsigned int' data-ref="205Alignment">Alignment</dfn> = <a class="local col4 ref" href="#204Size" title='Size' data-ref="204Size">Size</a>;</td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Size == 4 || Size == 8) &amp;&amp; &quot;Unsupported FP constant type&quot;) ? void (0) : __assert_fail (&quot;(Size == 4 || Size == 8) &amp;&amp; \&quot;Unsupported FP constant type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 992, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col4 ref" href="#204Size" title='Size' data-ref="204Size">Size</a> == <var>4</var> || <a class="local col4 ref" href="#204Size" title='Size' data-ref="204Size">Size</a> == <var>8</var>) &amp;&amp; <q>"Unsupported FP constant type"</q>);</td></tr>
<tr><th id="993">993</th><td>    <em>auto</em> <dfn class="local col6 decl" id="206LoadOpcode" title='LoadOpcode' data-type='auto' data-ref="206LoadOpcode">LoadOpcode</dfn> = Size == <var>4</var> ? ARM::<span class='error' title="no member named &apos;VLDRS&apos; in namespace &apos;llvm::ARM&apos;">VLDRS</span> : ARM::<span class='error' title="no member named &apos;VLDRD&apos; in namespace &apos;llvm::ARM&apos;">VLDRD</span>;</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td>    <em>auto</em> <dfn class="local col7 decl" id="207ConstPool" title='ConstPool' data-type='llvm::MachineConstantPool *' data-ref="207ConstPool">ConstPool</dfn> = <a class="local col5 ref" href="#185MF" title='MF' data-ref="185MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZN4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>();</td></tr>
<tr><th id="996">996</th><td>    <em>auto</em> <dfn class="local col8 decl" id="208CPIndex" title='CPIndex' data-type='unsigned int' data-ref="208CPIndex">CPIndex</dfn> =</td></tr>
<tr><th id="997">997</th><td>        <a class="local col7 ref" href="#207ConstPool" title='ConstPool' data-ref="207ConstPool">ConstPool</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj">getConstantPoolIndex</a>(<a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>(), <a class="local col5 ref" href="#205Alignment" title='Alignment' data-ref="205Alignment">Alignment</a>);</td></tr>
<tr><th id="998">998</th><td>    MIB-&gt;setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(LoadOpcode));</td></tr>
<tr><th id="999">999</th><td>    <a class="local col7 ref" href="#187MIB" title='MIB' data-ref="187MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1000">1000</th><td>    MIB.addConstantPoolIndex(CPIndex, <i>/*Offset*/</i> <var>0</var>, <i>/*TargetFlags*/</i> <var>0</var>)</td></tr>
<tr><th id="1001">1001</th><td>        .addMemOperand(</td></tr>
<tr><th id="1002">1002</th><td>            MF.getMachineMemOperand(MachinePointerInfo::getConstantPool(MF),</td></tr>
<tr><th id="1003">1003</th><td>                                    MachineMemOperand::MOLoad, Size, Alignment))</td></tr>
<tr><th id="1004">1004</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="1005">1005</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1006">1006</th><td>    <b>break</b>;</td></tr>
<tr><th id="1007">1007</th><td>  }</td></tr>
<tr><th id="1008">1008</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#276" title='llvm::TargetOpcode::G_INTTOPTR' data-ref="llvm::TargetOpcode::G_INTTOPTR">G_INTTOPTR</a>:</td></tr>
<tr><th id="1009">1009</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#273" title='llvm::TargetOpcode::G_PTRTOINT' data-ref="llvm::TargetOpcode::G_PTRTOINT">G_PTRTOINT</a>: {</td></tr>
<tr><th id="1010">1010</th><td>    <em>auto</em> <dfn class="local col9 decl" id="209SrcReg" title='SrcReg' data-type='unsigned int' data-ref="209SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1011">1011</th><td>    <em>auto</em> <dfn class="local col0 decl" id="210DstReg" title='DstReg' data-type='unsigned int' data-ref="210DstReg">DstReg</dfn> = <a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="211SrcRegBank" title='SrcRegBank' data-type='const auto &amp;' data-ref="211SrcRegBank">SrcRegBank</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(SrcReg, MRI, TRI);</td></tr>
<tr><th id="1014">1014</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="212DstRegBank" title='DstRegBank' data-type='const auto &amp;' data-ref="212DstRegBank">DstRegBank</dfn> = *RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(DstReg, MRI, TRI);</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td>    <b>if</b> (SrcRegBank.getID() != DstRegBank.getID()) {</td></tr>
<tr><th id="1017">1017</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-isel&quot;)) { dbgs() &lt;&lt; &quot;G_INTTOPTR/G_PTRTOINT operands on different register banks\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1018">1018</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="1019">1019</th><td>          <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"G_INTTOPTR/G_PTRTOINT operands on different register banks\n"</q>);</td></tr>
<tr><th id="1020">1020</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1021">1021</th><td>    }</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td>    <b>if</b> (SrcRegBank.getID() != ARM::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">GPRRegBankID</span>) {</td></tr>
<tr><th id="1024">1024</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-isel&quot;)) { dbgs() &lt;&lt; &quot;G_INTTOPTR/G_PTRTOINT on non-GPR not supported yet\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1025">1025</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"G_INTTOPTR/G_PTRTOINT on non-GPR not supported yet\n"</q>);</td></tr>
<tr><th id="1026">1026</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1027">1027</th><td>    }</td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(COPY));</td></tr>
<tr><th id="1030">1030</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;selectCopy&apos;">selectCopy</span>(I, TII, MRI, TRI, RBI);</td></tr>
<tr><th id="1031">1031</th><td>  }</td></tr>
<tr><th id="1032">1032</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#374" title='llvm::TargetOpcode::G_SELECT' data-ref="llvm::TargetOpcode::G_SELECT">G_SELECT</a>:</td></tr>
<tr><th id="1033">1033</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector12selectSelectERN4llvm19MachineInstrBuilderERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::ARMInstructionSelector::selectSelect' data-use='c' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector12selectSelectERN4llvm19MachineInstrBuilderERNS1_19MachineRegisterInfoE">selectSelect</a>(<span class='refarg'><a class="local col7 ref" href="#187MIB" title='MIB' data-ref="187MIB">MIB</a></span>, <span class='refarg'><a class="local col6 ref" href="#186MRI" title='MRI' data-ref="186MRI">MRI</a></span>);</td></tr>
<tr><th id="1034">1034</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#368" title='llvm::TargetOpcode::G_ICMP' data-ref="llvm::TargetOpcode::G_ICMP">G_ICMP</a>: {</td></tr>
<tr><th id="1035">1035</th><td>    <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector::CmpConstants" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants' data-ref="(anonymousnamespace)::ARMInstructionSelector::CmpConstants">CmpConstants</a> <dfn class="local col3 decl" id="213Helper" title='Helper' data-type='(anonymous namespace)::ARMInstructionSelector::CmpConstants' data-ref="213Helper">Helper</dfn>(Opcodes.CMPrr, ARM::<span class='error' title="no member named &apos;INSTRUCTION_LIST_END&apos; in namespace &apos;llvm::ARM&apos;">INSTRUCTION_LIST_END</span>,</td></tr>
<tr><th id="1036">1036</th><td>                        Opcodes.MOVCCi, ARM::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">GPRRegBankID</span>, <var>32</var>);</td></tr>
<tr><th id="1037">1037</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector9selectCmpENS0_12CmpConstantsERN4llvm19MachineInstrBuilderERNS2_19MachineRegisterInfoE" title='(anonymous namespace)::ARMInstructionSelector::selectCmp' data-use='c' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector9selectCmpENS0_12CmpConstantsERN4llvm19MachineInstrBuilderERNS2_19MachineRegisterInfoE">selectCmp</a>(<a class="tu ref fake" href="#457" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants::CmpConstants' data-use='c' data-ref="_ZN12_GLOBAL__N_122ARMInstructionSelector12CmpConstantsC1ERKS1_"></a><a class="local col3 ref" href="#213Helper" title='Helper' data-ref="213Helper">Helper</a>, <span class='refarg'><a class="local col7 ref" href="#187MIB" title='MIB' data-ref="187MIB">MIB</a></span>, <span class='refarg'><a class="local col6 ref" href="#186MRI" title='MRI' data-ref="186MRI">MRI</a></span>);</td></tr>
<tr><th id="1038">1038</th><td>  }</td></tr>
<tr><th id="1039">1039</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#371" title='llvm::TargetOpcode::G_FCMP' data-ref="llvm::TargetOpcode::G_FCMP">G_FCMP</a>: {</td></tr>
<tr><th id="1040">1040</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (STI.hasVFP2Base() &amp;&amp; &quot;Can&apos;t select fcmp without VFP&quot;) ? void (0) : __assert_fail (&quot;STI.hasVFP2Base() &amp;&amp; \&quot;Can&apos;t select fcmp without VFP\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 1040, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::STI" title='(anonymous namespace)::ARMInstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>() &amp;&amp; <q>"Can't select fcmp without VFP"</q>);</td></tr>
<tr><th id="1041">1041</th><td></td></tr>
<tr><th id="1042">1042</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="214OpReg" title='OpReg' data-type='unsigned int' data-ref="214OpReg">OpReg</dfn> = <a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1043">1043</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="215Size" title='Size' data-type='unsigned int' data-ref="215Size">Size</dfn> = <a class="local col6 ref" href="#186MRI" title='MRI' data-ref="186MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col4 ref" href="#214OpReg" title='OpReg' data-ref="214OpReg">OpReg</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td>    <b>if</b> (<a class="local col5 ref" href="#215Size" title='Size' data-ref="215Size">Size</a> == <var>64</var> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::STI" title='(anonymous namespace)::ARMInstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasFP64Ev" title='llvm::ARMSubtarget::hasFP64' data-ref="_ZNK4llvm12ARMSubtarget7hasFP64Ev">hasFP64</a>()) {</td></tr>
<tr><th id="1046">1046</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-isel&quot;)) { dbgs() &lt;&lt; &quot;Subtarget only supports single precision&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Subtarget only supports single precision"</q>);</td></tr>
<tr><th id="1047">1047</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1048">1048</th><td>    }</td></tr>
<tr><th id="1049">1049</th><td>    <b>if</b> (<a class="local col5 ref" href="#215Size" title='Size' data-ref="215Size">Size</a> != <var>32</var> &amp;&amp; <a class="local col5 ref" href="#215Size" title='Size' data-ref="215Size">Size</a> != <var>64</var>) {</td></tr>
<tr><th id="1050">1050</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-isel&quot;)) { dbgs() &lt;&lt; &quot;Unsupported size for G_FCMP operand&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unsupported size for G_FCMP operand"</q>);</td></tr>
<tr><th id="1051">1051</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1052">1052</th><td>    }</td></tr>
<tr><th id="1053">1053</th><td></td></tr>
<tr><th id="1054">1054</th><td>    <a class="tu type" href="#(anonymousnamespace)::ARMInstructionSelector::CmpConstants" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants' data-ref="(anonymousnamespace)::ARMInstructionSelector::CmpConstants">CmpConstants</a> <dfn class="local col6 decl" id="216Helper" title='Helper' data-type='(anonymous namespace)::ARMInstructionSelector::CmpConstants' data-ref="216Helper">Helper</dfn>(Size == <var>32</var> ? ARM::<span class='error' title="no member named &apos;VCMPS&apos; in namespace &apos;llvm::ARM&apos;">VCMPS</span> : ARM::<span class='error' title="no member named &apos;VCMPD&apos; in namespace &apos;llvm::ARM&apos;">VCMPD</span>, ARM::<span class='error' title="no member named &apos;FMSTAT&apos; in namespace &apos;llvm::ARM&apos;">FMSTAT</span>,</td></tr>
<tr><th id="1055">1055</th><td>                        Opcodes.MOVCCi, ARM::<span class='error' title="no member named &apos;FPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">FPRRegBankID</span>, Size);</td></tr>
<tr><th id="1056">1056</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector9selectCmpENS0_12CmpConstantsERN4llvm19MachineInstrBuilderERNS2_19MachineRegisterInfoE" title='(anonymous namespace)::ARMInstructionSelector::selectCmp' data-use='c' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector9selectCmpENS0_12CmpConstantsERN4llvm19MachineInstrBuilderERNS2_19MachineRegisterInfoE">selectCmp</a>(<a class="tu ref fake" href="#457" title='(anonymous namespace)::ARMInstructionSelector::CmpConstants::CmpConstants' data-use='c' data-ref="_ZN12_GLOBAL__N_122ARMInstructionSelector12CmpConstantsC1ERKS1_"></a><a class="local col6 ref" href="#216Helper" title='Helper' data-ref="216Helper">Helper</a>, <span class='refarg'><a class="local col7 ref" href="#187MIB" title='MIB' data-ref="187MIB">MIB</a></span>, <span class='refarg'><a class="local col6 ref" href="#186MRI" title='MRI' data-ref="186MRI">MRI</a></span>);</td></tr>
<tr><th id="1057">1057</th><td>  }</td></tr>
<tr><th id="1058">1058</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#362" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR">G_LSHR</a>:</td></tr>
<tr><th id="1059">1059</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector11selectShiftEjRN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMInstructionSelector::selectShift' data-use='c' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector11selectShiftEjRN4llvm19MachineInstrBuilderE">selectShift</a>(<span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a>::<a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsr" title='llvm::ARM_AM::ShiftOpc::lsr' data-ref="llvm::ARM_AM::ShiftOpc::lsr">lsr</a>, <span class='refarg'><a class="local col7 ref" href="#187MIB" title='MIB' data-ref="187MIB">MIB</a></span>);</td></tr>
<tr><th id="1060">1060</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#365" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR">G_ASHR</a>:</td></tr>
<tr><th id="1061">1061</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector11selectShiftEjRN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMInstructionSelector::selectShift' data-use='c' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector11selectShiftEjRN4llvm19MachineInstrBuilderE">selectShift</a>(<span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a>::<a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::asr" title='llvm::ARM_AM::ShiftOpc::asr' data-ref="llvm::ARM_AM::ShiftOpc::asr">asr</a>, <span class='refarg'><a class="local col7 ref" href="#187MIB" title='MIB' data-ref="187MIB">MIB</a></span>);</td></tr>
<tr><th id="1062">1062</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#359" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL">G_SHL</a>: {</td></tr>
<tr><th id="1063">1063</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector11selectShiftEjRN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMInstructionSelector::selectShift' data-use='c' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector11selectShiftEjRN4llvm19MachineInstrBuilderE">selectShift</a>(<span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a>::<a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsl" title='llvm::ARM_AM::ShiftOpc::lsl' data-ref="llvm::ARM_AM::ShiftOpc::lsl">lsl</a>, <span class='refarg'><a class="local col7 ref" href="#187MIB" title='MIB' data-ref="187MIB">MIB</a></span>);</td></tr>
<tr><th id="1064">1064</th><td>  }</td></tr>
<tr><th id="1065">1065</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#494" title='llvm::TargetOpcode::G_GEP' data-ref="llvm::TargetOpcode::G_GEP">G_GEP</a>:</td></tr>
<tr><th id="1066">1066</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opcodes.ADDrr));</td></tr>
<tr><th id="1067">1067</th><td>    MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL)).add(condCodeOp());</td></tr>
<tr><th id="1068">1068</th><td>    <b>break</b>;</td></tr>
<tr><th id="1069">1069</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#242" title='llvm::TargetOpcode::G_FRAME_INDEX' data-ref="llvm::TargetOpcode::G_FRAME_INDEX">G_FRAME_INDEX</a>:</td></tr>
<tr><th id="1070">1070</th><td>    <i>// Add 0 to the given frame index and hope it will eventually be folded into</i></td></tr>
<tr><th id="1071">1071</th><td><i>    // the user(s).</i></td></tr>
<tr><th id="1072">1072</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opcodes.ADDri));</td></tr>
<tr><th id="1073">1073</th><td>    MIB.addImm(<var>0</var>).add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL)).add(condCodeOp());</td></tr>
<tr><th id="1074">1074</th><td>    <b>break</b>;</td></tr>
<tr><th id="1075">1075</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#245" title='llvm::TargetOpcode::G_GLOBAL_VALUE' data-ref="llvm::TargetOpcode::G_GLOBAL_VALUE">G_GLOBAL_VALUE</a>:</td></tr>
<tr><th id="1076">1076</th><td>    <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector12selectGlobalERN4llvm19MachineInstrBuilderERNS1_19MachineRegisterInfoE" title='(anonymous namespace)::ARMInstructionSelector::selectGlobal' data-use='c' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector12selectGlobalERN4llvm19MachineInstrBuilderERNS1_19MachineRegisterInfoE">selectGlobal</a>(<span class='refarg'><a class="local col7 ref" href="#187MIB" title='MIB' data-ref="187MIB">MIB</a></span>, <span class='refarg'><a class="local col6 ref" href="#186MRI" title='MRI' data-ref="186MRI">MRI</a></span>);</td></tr>
<tr><th id="1077">1077</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#298" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE">G_STORE</a>:</td></tr>
<tr><th id="1078">1078</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD">G_LOAD</a>: {</td></tr>
<tr><th id="1079">1079</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="217MemOp" title='MemOp' data-type='const llvm::MachineMemOperand &amp;' data-ref="217MemOp">MemOp</dfn> = **<a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="1080">1080</th><td>    <b>if</b> (<a class="local col7 ref" href="#217MemOp" title='MemOp' data-ref="217MemOp">MemOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand11getOrderingEv" title='llvm::MachineMemOperand::getOrdering' data-ref="_ZNK4llvm17MachineMemOperand11getOrderingEv">getOrdering</a>() != <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::NotAtomic" title='llvm::AtomicOrdering::NotAtomic' data-ref="llvm::AtomicOrdering::NotAtomic">NotAtomic</a>) {</td></tr>
<tr><th id="1081">1081</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-isel&quot;)) { dbgs() &lt;&lt; &quot;Atomic load/store not supported yet\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Atomic load/store not supported yet\n"</q>);</td></tr>
<tr><th id="1082">1082</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1083">1083</th><td>    }</td></tr>
<tr><th id="1084">1084</th><td></td></tr>
<tr><th id="1085">1085</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="218Reg" title='Reg' data-type='unsigned int' data-ref="218Reg">Reg</dfn> = <a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1086">1086</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="219RegBank" title='RegBank' data-type='unsigned int' data-ref="219RegBank">RegBank</dfn> = RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(Reg, MRI, TRI)-&gt;getID();</td></tr>
<tr><th id="1087">1087</th><td></td></tr>
<tr><th id="1088">1088</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="220ValTy" title='ValTy' data-type='llvm::LLT' data-ref="220ValTy">ValTy</dfn> = <a class="local col6 ref" href="#186MRI" title='MRI' data-ref="186MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#218Reg" title='Reg' data-ref="218Reg">Reg</a>);</td></tr>
<tr><th id="1089">1089</th><td>    <em>const</em> <em>auto</em> <dfn class="local col1 decl" id="221ValSize" title='ValSize' data-type='const unsigned int' data-ref="221ValSize">ValSize</dfn> = <a class="local col0 ref" href="#220ValTy" title='ValTy' data-ref="220ValTy">ValTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1090">1090</th><td></td></tr>
<tr><th id="1091">1091</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((ValSize != 64 || STI.hasVFP2Base()) &amp;&amp; &quot;Don&apos;t know how to load/store 64-bit value without VFP&quot;) ? void (0) : __assert_fail (&quot;(ValSize != 64 || STI.hasVFP2Base()) &amp;&amp; \&quot;Don&apos;t know how to load/store 64-bit value without VFP\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMInstructionSelector.cpp&quot;, 1092, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col1 ref" href="#221ValSize" title='ValSize' data-ref="221ValSize">ValSize</a> != <var>64</var> || <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::STI" title='(anonymous namespace)::ARMInstructionSelector::STI' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::STI">STI</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>()) &amp;&amp;</td></tr>
<tr><th id="1092">1092</th><td>           <q>"Don't know how to load/store 64-bit value without VFP"</q>);</td></tr>
<tr><th id="1093">1093</th><td></td></tr>
<tr><th id="1094">1094</th><td>    <em>const</em> <em>auto</em> <dfn class="local col2 decl" id="222NewOpc" title='NewOpc' data-type='const unsigned int' data-ref="222NewOpc">NewOpc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_122ARMInstructionSelector21selectLoadStoreOpCodeEjjj" title='(anonymous namespace)::ARMInstructionSelector::selectLoadStoreOpCode' data-use='c' data-ref="_ZNK12_GLOBAL__N_122ARMInstructionSelector21selectLoadStoreOpCodeEjjj">selectLoadStoreOpCode</a>(<a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col9 ref" href="#219RegBank" title='RegBank' data-ref="219RegBank">RegBank</a>, <a class="local col1 ref" href="#221ValSize" title='ValSize' data-ref="221ValSize">ValSize</a>);</td></tr>
<tr><th id="1095">1095</th><td>    <b>if</b> (<a class="local col2 ref" href="#222NewOpc" title='NewOpc' data-ref="222NewOpc">NewOpc</a> == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD">G_LOAD</a> || <a class="local col2 ref" href="#222NewOpc" title='NewOpc' data-ref="222NewOpc">NewOpc</a> == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#298" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE">G_STORE</a>)</td></tr>
<tr><th id="1096">1096</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1097">1097</th><td></td></tr>
<tr><th id="1098">1098</th><td>    <b>if</b> (<a class="local col1 ref" href="#221ValSize" title='ValSize' data-ref="221ValSize">ValSize</a> == <var>1</var> &amp;&amp; <a class="local col2 ref" href="#222NewOpc" title='NewOpc' data-ref="222NewOpc">NewOpc</a> == <a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::Opcodes" title='(anonymous namespace)::ARMInstructionSelector::Opcodes' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::Opcodes">Opcodes</a>.<a class="tu ref" href="#(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::STORE8" title='(anonymous namespace)::ARMInstructionSelector::OpcodeCache::STORE8' data-use='r' data-ref="(anonymousnamespace)::ARMInstructionSelector::OpcodeCache::STORE8">STORE8</a>) {</td></tr>
<tr><th id="1099">1099</th><td>      <i>// Before storing a 1-bit value, make sure to clear out any unneeded bits.</i></td></tr>
<tr><th id="1100">1100</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="223OriginalValue" title='OriginalValue' data-type='unsigned int' data-ref="223OriginalValue">OriginalValue</dfn> = <a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1101">1101</th><td></td></tr>
<tr><th id="1102">1102</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="224ValueToStore" title='ValueToStore' data-type='unsigned int' data-ref="224ValueToStore">ValueToStore</dfn> = MRI.createVirtualRegister(&amp;ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>);</td></tr>
<tr><th id="1103">1103</th><td>      <a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col4 ref" href="#224ValueToStore" title='ValueToStore' data-ref="224ValueToStore">ValueToStore</a>);</td></tr>
<tr><th id="1104">1104</th><td></td></tr>
<tr><th id="1105">1105</th><td>      <em>auto</em> <dfn class="local col5 decl" id="225InsertBefore" title='InsertBefore' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="225InsertBefore">InsertBefore</dfn> = <a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="1106">1106</th><td>      <em>auto</em> <dfn class="local col6 decl" id="226AndI" title='AndI' data-type='auto' data-ref="226AndI">AndI</dfn> = BuildMI(MBB, InsertBefore, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opcodes.AND))</td></tr>
<tr><th id="1107">1107</th><td>        .addDef(ValueToStore)</td></tr>
<tr><th id="1108">1108</th><td>        .addUse(OriginalValue)</td></tr>
<tr><th id="1109">1109</th><td>        .addImm(<var>1</var>)</td></tr>
<tr><th id="1110">1110</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="1111">1111</th><td>        .add(condCodeOp());</td></tr>
<tr><th id="1112">1112</th><td>      <b>if</b> (!constrainSelectedInstRegOperands(*AndI, TII, TRI, RBI))</td></tr>
<tr><th id="1113">1113</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1114">1114</th><td>    }</td></tr>
<tr><th id="1115">1115</th><td></td></tr>
<tr><th id="1116">1116</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td>    <b>if</b> (NewOpc == ARM::<span class='error' title="no member named &apos;LDRH&apos; in namespace &apos;llvm::ARM&apos;">LDRH</span> || NewOpc == ARM::<span class='error' title="no member named &apos;STRH&apos; in namespace &apos;llvm::ARM&apos;">STRH</span>)</td></tr>
<tr><th id="1119">1119</th><td>      <i>// LDRH has a funny addressing mode (there's already a FIXME for it).</i></td></tr>
<tr><th id="1120">1120</th><td>      <a class="local col7 ref" href="#187MIB" title='MIB' data-ref="187MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0</var>);</td></tr>
<tr><th id="1121">1121</th><td>    MIB.addImm(<var>0</var>).add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1122">1122</th><td>    <b>break</b>;</td></tr>
<tr><th id="1123">1123</th><td>  }</td></tr>
<tr><th id="1124">1124</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#259" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES">G_MERGE_VALUES</a>: {</td></tr>
<tr><th id="1125">1125</th><td>    <b>if</b> (!<span class='error' title="no matching function for call to &apos;selectMergeValues&apos;">selectMergeValues</span>(MIB, TII, MRI, TRI, RBI))</td></tr>
<tr><th id="1126">1126</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1127">1127</th><td>    <b>break</b>;</td></tr>
<tr><th id="1128">1128</th><td>  }</td></tr>
<tr><th id="1129">1129</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>: {</td></tr>
<tr><th id="1130">1130</th><td>    <b>if</b> (!<span class='error' title="no matching function for call to &apos;selectUnmergeValues&apos;">selectUnmergeValues</span>(MIB, TII, MRI, TRI, RBI))</td></tr>
<tr><th id="1131">1131</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1132">1132</th><td>    <b>break</b>;</td></tr>
<tr><th id="1133">1133</th><td>  }</td></tr>
<tr><th id="1134">1134</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#320" title='llvm::TargetOpcode::G_BRCOND' data-ref="llvm::TargetOpcode::G_BRCOND">G_BRCOND</a>: {</td></tr>
<tr><th id="1135">1135</th><td>    <b>if</b> (!validReg(MRI, I.getOperand(<var>0</var>).getReg(), <var>1</var>, ARM::<span class='error' title="no member named &apos;GPRRegBankID&apos; in namespace &apos;llvm::ARM&apos;">GPRRegBankID</span>)) {</td></tr>
<tr><th id="1136">1136</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-isel&quot;)) { dbgs() &lt;&lt; &quot;Unsupported condition register for G_BRCOND&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unsupported condition register for G_BRCOND"</q>);</td></tr>
<tr><th id="1137">1137</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1138">1138</th><td>    }</td></tr>
<tr><th id="1139">1139</th><td></td></tr>
<tr><th id="1140">1140</th><td>    <i>// Set the flags.</i></td></tr>
<tr><th id="1141">1141</th><td>    <em>auto</em> <dfn class="local col7 decl" id="227Test" title='Test' data-type='auto' data-ref="227Test">Test</dfn> =</td></tr>
<tr><th id="1142">1142</th><td>        BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opcodes.TSTri))</td></tr>
<tr><th id="1143">1143</th><td>            .addReg(I.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="1144">1144</th><td>            .addImm(<var>1</var>)</td></tr>
<tr><th id="1145">1145</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1146">1146</th><td>    <b>if</b> (!constrainSelectedInstRegOperands(*Test, TII, TRI, RBI))</td></tr>
<tr><th id="1147">1147</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1148">1148</th><td></td></tr>
<tr><th id="1149">1149</th><td>    <i>// Branch conditionally.</i></td></tr>
<tr><th id="1150">1150</th><td>    <em>auto</em> <dfn class="local col8 decl" id="228Branch" title='Branch' data-type='auto' data-ref="228Branch">Branch</dfn> =</td></tr>
<tr><th id="1151">1151</th><td>        BuildMI(*I.getParent(), I, I.getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opcodes.Bcc))</td></tr>
<tr><th id="1152">1152</th><td>            .add(I.getOperand(<var>1</var>))</td></tr>
<tr><th id="1153">1153</th><td>            .add(predOps(ARMCC::NE, ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>));</td></tr>
<tr><th id="1154">1154</th><td>    <b>if</b> (!constrainSelectedInstRegOperands(*Branch, TII, TRI, RBI))</td></tr>
<tr><th id="1155">1155</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1156">1156</th><td>    <a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1157">1157</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1158">1158</th><td>  }</td></tr>
<tr><th id="1159">1159</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#238" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI">G_PHI</a>: {</td></tr>
<tr><th id="1160">1160</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(PHI));</td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="229DstReg" title='DstReg' data-type='unsigned int' data-ref="229DstReg">DstReg</dfn> = <a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1163">1163</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="230RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="230RC">RC</dfn> = <span class='error' title="no matching function for call to &apos;guessRegClass&apos;">guessRegClass</span>(DstReg, MRI, TRI, RBI);</td></tr>
<tr><th id="1164">1164</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMInstructionSelector::RBI" title='(anonymous namespace)::ARMInstructionSelector::RBI' data-use='m' data-ref="(anonymousnamespace)::ARMInstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col9 ref" href="#229DstReg" title='DstReg' data-ref="229DstReg">DstReg</a>, *<a class="local col0 ref" href="#230RC" title='RC' data-ref="230RC">RC</a>, <span class='refarg'><a class="local col6 ref" href="#186MRI" title='MRI' data-ref="186MRI">MRI</a></span>)) {</td></tr>
<tr><th id="1165">1165</th><td>      <b>break</b>;</td></tr>
<tr><th id="1166">1166</th><td>    }</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1169">1169</th><td>  }</td></tr>
<tr><th id="1170">1170</th><td>  <b>default</b>:</td></tr>
<tr><th id="1171">1171</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1172">1172</th><td>  }</td></tr>
<tr><th id="1173">1173</th><td></td></tr>
<tr><th id="1174">1174</th><td>  <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="1175">1175</th><td>}</td></tr>
<tr><th id="1176">1176</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
