// Seed: 509091847
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output tri id_2,
    input wire id_3,
    output wand id_4,
    output tri0 id_5,
    input uwire id_6,
    output uwire id_7,
    input tri id_8,
    output uwire id_9,
    output supply1 id_10,
    output supply1 id_11,
    output tri1 id_12
);
  timeunit 1ps;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input tri1 id_2,
    input tri1 id_3,
    output tri0 id_4,
    output supply1 id_5,
    input wor id_6,
    output tri id_7,
    input supply1 id_8
    , id_11,
    input wire id_9
);
  assign id_7 = 1;
  and primCall (id_0, id_13, id_3, id_9, id_12, id_1, id_8, id_11);
  logic id_12 = 1'd0, id_13 = -1'd0;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      id_3,
      id_7,
      id_4,
      id_9,
      id_7,
      id_6,
      id_5,
      id_5,
      id_0,
      id_0
  );
  wire id_14;
endmodule
