

================================================================
== Vivado HLS Report for 'k2c_dense_3'
================================================================
* Date:           Thu Apr 18 00:48:33 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vlsiModel
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |                              |                   |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module      | min | max | min | max |   Type  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_k2c_dot_fu_173            |k2c_dot            |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_affine_matmul_fu_198  |k2c_affine_matmul  |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_relu_func_fu_214      |k2c_relu_func      |    ?|    ?|    ?|    ?|   none  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         8|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	13  / (tmp)
2 --> 
	3  / true
3 --> 
	12  / (!tmp_i)
	4  / (tmp_i)
4 --> 
	5  / (!exitcond_i)
	3  / (exitcond_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	4  / true
12 --> 
	17  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.99>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bias_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %bias_numel_read)"   --->   Operation 18 'read' 'bias_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_numel_read)"   --->   Operation 19 'read' 'kernel_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_ndim_read)"   --->   Operation 20 'read' 'kernel_ndim_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 21 'read' 'input_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)"   --->   Operation 22 'read' 'input_ndim_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)"   --->   Operation 23 'read' 'output_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.34ns)   --->   "%tmp = icmp ult i64 %input_ndim_read_1, 3" [vlsiModel.c:118]   --->   Operation 24 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %1" [vlsiModel.c:118]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.99ns)   --->   "%tmp_5 = add i64 %input_ndim_read_1, -1" [vlsiModel.c:138]   --->   Operation 26 'add' 'tmp_5' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot(i64 %input_ndim_read_1, i64 %input_numel_read_1, [5 x i64]* %input_shape, i64 %kernel_ndim_read_1, i64 %kernel_numel_read_1, [5 x i64]* %kernel_shape, i64 %tmp_5, [50 x float]* @dense_1_output_array, [100 x float]* @dense_output_array)" [vlsiModel.c:143]   --->   Operation 27 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_84 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_1, i32 1, i32 63)" [vlsiModel.c:121]   --->   Operation 28 'partselect' 'tmp_84' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.34ns)   --->   "%icmp = icmp ne i63 %tmp_84, 0" [vlsiModel.c:121]   --->   Operation 29 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0" [vlsiModel.c:122]   --->   Operation 30 'getelementptr' 'input_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [vlsiModel.c:122]   --->   Operation 31 'load' 'outrows' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1" [vlsiModel.c:127]   --->   Operation 32 'getelementptr' 'kernel_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [vlsiModel.c:127]   --->   Operation 33 'load' 'outcols' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot(i64 %input_ndim_read_1, i64 %input_numel_read_1, [5 x i64]* %input_shape, i64 %kernel_ndim_read_1, i64 %kernel_numel_read_1, [5 x i64]* %kernel_shape, i64 %tmp_5, [50 x float]* @dense_1_output_array, [100 x float]* @dense_output_array)" [vlsiModel.c:143]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [1/1] (1.35ns)   --->   "br label %2" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%i_i = phi i64 [ 0, %1 ], [ %i, %4 ]"   --->   Operation 36 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.34ns)   --->   "%tmp_i = icmp ult i64 %i_i, %output_numel_read_1" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 37 'icmp' 'tmp_i' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.preheader, label %k2c_bias_add.exit" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.35ns)   --->   "br label %.preheader.i" [vlsiModel.c:284->vlsiModel.c:144]   --->   Operation 39 'br' <Predicate = (tmp_i)> <Delay = 1.35>
ST_3 : Operation 40 [2/2] (1.35ns)   --->   "call fastcc void @k2c_relu_func([50 x float]* @dense_1_output_array, i64 %output_numel_read_1)" [vlsiModel.c:146]   --->   Operation 40 'call' <Predicate = (!tmp_i)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.43>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%j_i = phi i64 [ %j, %3 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 41 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_85 = trunc i64 %j_i to i7" [vlsiModel.c:284->vlsiModel.c:144]   --->   Operation 42 'trunc' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.34ns)   --->   "%exitcond_i = icmp eq i64 %j_i, %bias_numel_read_1" [vlsiModel.c:284->vlsiModel.c:144]   --->   Operation 43 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (2.99ns)   --->   "%j = add i64 1, %j_i" [vlsiModel.c:284->vlsiModel.c:144]   --->   Operation 44 'add' 'j' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %4, label %3" [vlsiModel.c:284->vlsiModel.c:144]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%dense_1_bias_array_a = getelementptr [50 x float]* @dense_1_bias_array, i64 0, i64 %j_i" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 46 'getelementptr' 'dense_1_bias_array_a' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (2.77ns)   --->   "%dense_1_bias_array_l = load float* %dense_1_bias_array_a, align 4" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 47 'load' 'dense_1_bias_array_l' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i64 %i_i to i7" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 48 'trunc' 'tmp_86' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.66ns)   --->   "%sum_i = add i7 %tmp_86, %tmp_85" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 49 'add' 'sum_i' <Predicate = (!exitcond_i)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i7 %sum_i to i64" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 50 'zext' 'sum_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%dense_1_output_array_1 = getelementptr [50 x float]* @dense_1_output_array, i64 0, i64 %sum_i_cast" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 51 'getelementptr' 'dense_1_output_array_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (2.77ns)   --->   "%dense_1_output_array_2 = load float* %dense_1_output_array_1, align 4" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 52 'load' 'dense_1_output_array_2' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 53 [1/1] (2.99ns)   --->   "%i = add i64 %i_i, %bias_numel_read_1" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 53 'add' 'i' <Predicate = (exitcond_i)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %2" [vlsiModel.c:283->vlsiModel.c:144]   --->   Operation 54 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 55 [1/2] (2.77ns)   --->   "%dense_1_bias_array_l = load float* %dense_1_bias_array_a, align 4" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 55 'load' 'dense_1_bias_array_l' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_5 : Operation 56 [1/2] (2.77ns)   --->   "%dense_1_output_array_2 = load float* %dense_1_output_array_1, align 4" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 56 'load' 'dense_1_output_array_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 6 <SV = 5> <Delay = 6.51>
ST_6 : Operation 57 [5/5] (6.51ns)   --->   "%tmp_i_13 = fadd float %dense_1_output_array_2, %dense_1_bias_array_l" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 57 'fadd' 'tmp_i_13' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.51>
ST_7 : Operation 58 [4/5] (6.51ns)   --->   "%tmp_i_13 = fadd float %dense_1_output_array_2, %dense_1_bias_array_l" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 58 'fadd' 'tmp_i_13' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.51>
ST_8 : Operation 59 [3/5] (6.51ns)   --->   "%tmp_i_13 = fadd float %dense_1_output_array_2, %dense_1_bias_array_l" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 59 'fadd' 'tmp_i_13' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.51>
ST_9 : Operation 60 [2/5] (6.51ns)   --->   "%tmp_i_13 = fadd float %dense_1_output_array_2, %dense_1_bias_array_l" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 60 'fadd' 'tmp_i_13' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.51>
ST_10 : Operation 61 [1/5] (6.51ns)   --->   "%tmp_i_13 = fadd float %dense_1_output_array_2, %dense_1_bias_array_l" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 61 'fadd' 'tmp_i_13' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 62 [1/1] (2.77ns)   --->   "store float %tmp_i_13, float* %dense_1_output_array_1, align 4" [vlsiModel.c:285->vlsiModel.c:144]   --->   Operation 62 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader.i" [vlsiModel.c:284->vlsiModel.c:144]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 64 [1/2] (0.00ns)   --->   "call fastcc void @k2c_relu_func([50 x float]* @dense_1_output_array, i64 %output_numel_read_1)" [vlsiModel.c:146]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 1> <Delay = 2.58>
ST_13 : Operation 66 [1/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [vlsiModel.c:122]   --->   Operation 66 'load' 'outrows' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 67 [1/1] (0.83ns)   --->   "%outrows1 = select i1 %icmp, i64 %outrows, i64 1" [vlsiModel.c:121]   --->   Operation 67 'select' 'outrows1' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 68 [1/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [vlsiModel.c:127]   --->   Operation 68 'load' 'outcols' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0" [vlsiModel.c:128]   --->   Operation 69 'getelementptr' 'kernel_shape_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [2/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [vlsiModel.c:128]   --->   Operation 70 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 14 <SV = 2> <Delay = 8.60>
ST_14 : Operation 71 [1/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [vlsiModel.c:128]   --->   Operation 71 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 72 [2/2] (8.60ns)   --->   "%outsize = mul i64 %outcols, %outrows1" [vlsiModel.c:129]   --->   Operation 72 'mul' 'outsize' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 73 [2/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([50 x float]* @dense_1_output_array, [100 x float]* @dense_output_array, [5000 x float]* @dense_1_kernel_array, [50 x float]* @dense_1_bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)" [vlsiModel.c:130]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 3> <Delay = 8.60>
ST_15 : Operation 74 [1/2] (8.60ns)   --->   "%outsize = mul i64 %outcols, %outrows1" [vlsiModel.c:129]   --->   Operation 74 'mul' 'outsize' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 75 [1/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([50 x float]* @dense_1_output_array, [100 x float]* @dense_output_array, [5000 x float]* @dense_1_kernel_array, [50 x float]* @dense_1_bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)" [vlsiModel.c:130]   --->   Operation 75 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 4> <Delay = 1.35>
ST_16 : Operation 76 [2/2] (1.35ns)   --->   "call fastcc void @k2c_relu_func([50 x float]* @dense_1_output_array, i64 %outsize)" [vlsiModel.c:133]   --->   Operation 76 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 5> <Delay = 0.00>
ST_17 : Operation 77 [1/2] (0.00ns)   --->   "call fastcc void @k2c_relu_func([50 x float]* @dense_1_output_array, i64 %outsize)" [vlsiModel.c:133]   --->   Operation 77 'call' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 78 [1/1] (0.00ns)   --->   "br label %5" [vlsiModel.c:136]   --->   Operation 78 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_17 : Operation 79 [1/1] (0.00ns)   --->   "ret void" [vlsiModel.c:150]   --->   Operation 79 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_1_output_array]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_output_array]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_1_kernel_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_1_bias_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_1_fwork]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_numel_read_1      (read         ) [ 001111111111000000]
kernel_numel_read_1    (read         ) [ 001000000000000000]
kernel_ndim_read_1     (read         ) [ 001000000000000000]
input_numel_read_1     (read         ) [ 001000000000000000]
input_ndim_read_1      (read         ) [ 001000000000000000]
output_numel_read_1    (read         ) [ 001111111111100000]
tmp                    (icmp         ) [ 011111111111111111]
StgValue_25            (br           ) [ 000000000000000000]
tmp_5                  (add          ) [ 001000000000000000]
tmp_84                 (partselect   ) [ 000000000000000000]
icmp                   (icmp         ) [ 000000000000010000]
input_shape_addr       (getelementptr) [ 000000000000010000]
kernel_shape_addr      (getelementptr) [ 000000000000010000]
StgValue_34            (call         ) [ 000000000000000000]
StgValue_35            (br           ) [ 001111111111000000]
i_i                    (phi          ) [ 000111111111000000]
tmp_i                  (icmp         ) [ 000111111111000000]
StgValue_38            (br           ) [ 000000000000000000]
StgValue_39            (br           ) [ 000111111111000000]
j_i                    (phi          ) [ 000010000000000000]
tmp_85                 (trunc        ) [ 000000000000000000]
exitcond_i             (icmp         ) [ 000111111111000000]
j                      (add          ) [ 000111111111000000]
StgValue_45            (br           ) [ 000000000000000000]
dense_1_bias_array_a   (getelementptr) [ 000001000000000000]
tmp_86                 (trunc        ) [ 000000000000000000]
sum_i                  (add          ) [ 000000000000000000]
sum_i_cast             (zext         ) [ 000000000000000000]
dense_1_output_array_1 (getelementptr) [ 000001111111000000]
i                      (add          ) [ 001111111111000000]
StgValue_54            (br           ) [ 001111111111000000]
dense_1_bias_array_l   (load         ) [ 000000111110000000]
dense_1_output_array_2 (load         ) [ 000000111110000000]
tmp_i_13               (fadd         ) [ 000000000001000000]
StgValue_62            (store        ) [ 000000000000000000]
StgValue_63            (br           ) [ 000111111111000000]
StgValue_64            (call         ) [ 000000000000000000]
StgValue_65            (br           ) [ 000000000000000000]
outrows                (load         ) [ 000000000000000000]
outrows1               (select       ) [ 000000000000001100]
outcols                (load         ) [ 000000000000001100]
kernel_shape_addr_1    (getelementptr) [ 000000000000001000]
innerdim               (load         ) [ 000000000000000100]
outsize                (mul          ) [ 000000000000000011]
StgValue_75            (call         ) [ 000000000000000000]
StgValue_77            (call         ) [ 000000000000000000]
StgValue_78            (br           ) [ 000000000000000000]
StgValue_79            (ret          ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_numel_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_numel_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ndim_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_numel_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_numel_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_shape">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_ndim_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_numel_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_numel_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_shape">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bias_numel_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_numel_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dense_1_output_array">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_output_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dense_output_array">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_output_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_1_kernel_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_kernel_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dense_1_bias_array">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dense_1_fwork">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dot"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_relu_func"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_affine_matmul"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="bias_numel_read_1_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_numel_read_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="kernel_numel_read_1_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_numel_read_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="kernel_ndim_read_1_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_ndim_read_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="input_numel_read_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_numel_read_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_ndim_read_1_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ndim_read_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="output_numel_read_1_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_numel_read_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="input_shape_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_shape_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outrows/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="kernel_shape_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outcols/1 innerdim/13 "/>
</bind>
</comp>

<comp id="114" class="1004" name="dense_1_bias_array_a_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="64" slack="0"/>
<pin id="118" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_bias_array_a/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_bias_array_l/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="dense_1_output_array_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="7" slack="0"/>
<pin id="131" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_output_array_1/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="1"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_1_output_array_2/4 StgValue_62/11 "/>
</bind>
</comp>

<comp id="140" class="1004" name="kernel_shape_addr_1_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr_1/13 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_i_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="64" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="161" class="1005" name="j_i_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="1"/>
<pin id="163" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="j_i_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="1" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_k2c_dot_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="0" index="2" bw="64" slack="0"/>
<pin id="177" dir="0" index="3" bw="64" slack="0"/>
<pin id="178" dir="0" index="4" bw="64" slack="0"/>
<pin id="179" dir="0" index="5" bw="64" slack="0"/>
<pin id="180" dir="0" index="6" bw="64" slack="0"/>
<pin id="181" dir="0" index="7" bw="64" slack="0"/>
<pin id="182" dir="0" index="8" bw="32" slack="0"/>
<pin id="183" dir="0" index="9" bw="32" slack="0"/>
<pin id="184" dir="0" index="10" bw="32" slack="0"/>
<pin id="185" dir="0" index="11" bw="32" slack="0"/>
<pin id="186" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_27/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_k2c_affine_matmul_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="0" index="3" bw="32" slack="0"/>
<pin id="203" dir="0" index="4" bw="32" slack="0"/>
<pin id="204" dir="0" index="5" bw="64" slack="1"/>
<pin id="205" dir="0" index="6" bw="64" slack="1"/>
<pin id="206" dir="0" index="7" bw="64" slack="0"/>
<pin id="207" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_73/14 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_k2c_relu_func_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="64" slack="1"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_40/3 StgValue_76/16 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="0" index="1" bw="32" slack="1"/>
<pin id="224" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_i_13/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="0" index="1" bw="3" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_5_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_84_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="63" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="0" index="3" bw="7" slack="0"/>
<pin id="243" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_84/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="63" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_i_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="2"/>
<pin id="257" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_85_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_85/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="exitcond_i_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="3"/>
<pin id="266" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="j_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_86_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="1"/>
<pin id="276" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_86/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sum_i_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="7" slack="0"/>
<pin id="281" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sum_i_cast_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="i_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="1"/>
<pin id="291" dir="0" index="1" bw="64" slack="3"/>
<pin id="292" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="outrows1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrows1/13 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="1"/>
<pin id="303" dir="0" index="1" bw="64" slack="1"/>
<pin id="304" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="outsize/14 "/>
</bind>
</comp>

<comp id="305" class="1005" name="bias_numel_read_1_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="3"/>
<pin id="307" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="bias_numel_read_1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="kernel_numel_read_1_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_numel_read_1 "/>
</bind>
</comp>

<comp id="316" class="1005" name="kernel_ndim_read_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_ndim_read_1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="input_numel_read_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="1"/>
<pin id="323" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_numel_read_1 "/>
</bind>
</comp>

<comp id="326" class="1005" name="input_ndim_read_1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ndim_read_1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="output_numel_read_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="2"/>
<pin id="333" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_numel_read_1 "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="5"/>
<pin id="339" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_5_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="1"/>
<pin id="343" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="346" class="1005" name="icmp_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="351" class="1005" name="input_shape_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="1"/>
<pin id="353" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_shape_addr "/>
</bind>
</comp>

<comp id="356" class="1005" name="kernel_shape_addr_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="1"/>
<pin id="358" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr "/>
</bind>
</comp>

<comp id="367" class="1005" name="j_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="372" class="1005" name="dense_1_bias_array_a_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="1"/>
<pin id="374" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_array_a "/>
</bind>
</comp>

<comp id="377" class="1005" name="dense_1_output_array_1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="1"/>
<pin id="379" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_output_array_1 "/>
</bind>
</comp>

<comp id="382" class="1005" name="i_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="1"/>
<pin id="384" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="387" class="1005" name="dense_1_bias_array_l_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_array_l "/>
</bind>
</comp>

<comp id="392" class="1005" name="dense_1_output_array_2_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_output_array_2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_i_13_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_13 "/>
</bind>
</comp>

<comp id="402" class="1005" name="outrows1_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="1"/>
<pin id="404" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outrows1 "/>
</bind>
</comp>

<comp id="408" class="1005" name="outcols_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="1"/>
<pin id="410" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outcols "/>
</bind>
</comp>

<comp id="414" class="1005" name="kernel_shape_addr_1_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="1"/>
<pin id="416" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr_1 "/>
</bind>
</comp>

<comp id="419" class="1005" name="innerdim_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="1"/>
<pin id="421" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="innerdim "/>
</bind>
</comp>

<comp id="424" class="1005" name="outsize_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="1"/>
<pin id="426" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outsize "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="26" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="26" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="42" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="86" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="44" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="100" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="148"><net_src comp="140" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="153" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="164"><net_src comp="42" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="114" pin=2"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="188"><net_src comp="74" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="189"><net_src comp="68" pin="2"/><net_sink comp="173" pin=2"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="191"><net_src comp="62" pin="2"/><net_sink comp="173" pin=4"/></net>

<net id="192"><net_src comp="56" pin="2"/><net_sink comp="173" pin=5"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="173" pin=6"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="173" pin=8"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="173" pin=9"/></net>

<net id="196"><net_src comp="24" pin="0"/><net_sink comp="173" pin=10"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="173" pin=11"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="198" pin=4"/></net>

<net id="213"><net_src comp="108" pin="3"/><net_sink comp="198" pin=7"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="229"><net_src comp="74" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="74" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="231" pin="2"/><net_sink comp="173" pin=7"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="74" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="252"><net_src comp="238" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="40" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="153" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="165" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="165" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="44" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="165" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="149" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="259" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="293"><net_src comp="149" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="94" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="300"><net_src comp="44" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="308"><net_src comp="50" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="314"><net_src comp="56" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="173" pin=5"/></net>

<net id="319"><net_src comp="62" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="173" pin=4"/></net>

<net id="324"><net_src comp="68" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="329"><net_src comp="74" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="334"><net_src comp="80" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="340"><net_src comp="225" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="231" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="173" pin=7"/></net>

<net id="349"><net_src comp="248" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="354"><net_src comp="86" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="359"><net_src comp="100" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="370"><net_src comp="268" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="375"><net_src comp="114" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="380"><net_src comp="127" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="385"><net_src comp="289" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="390"><net_src comp="121" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="395"><net_src comp="134" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="400"><net_src comp="221" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="405"><net_src comp="294" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="198" pin=5"/></net>

<net id="411"><net_src comp="108" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="198" pin=6"/></net>

<net id="417"><net_src comp="140" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="422"><net_src comp="108" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="198" pin=7"/></net>

<net id="427"><net_src comp="301" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="214" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_1_output_array | {1 2 3 11 12 14 15 16 17 }
	Port: dense_1_fwork | {1 2 }
 - Input state : 
	Port: k2c_dense.3 : output_numel_read | {1 }
	Port: k2c_dense.3 : input_ndim_read | {1 }
	Port: k2c_dense.3 : input_numel_read | {1 }
	Port: k2c_dense.3 : input_shape | {1 2 13 }
	Port: k2c_dense.3 : kernel_ndim_read | {1 }
	Port: k2c_dense.3 : kernel_numel_read | {1 }
	Port: k2c_dense.3 : kernel_shape | {1 2 13 14 }
	Port: k2c_dense.3 : bias_numel_read | {1 }
	Port: k2c_dense.3 : dense_1_output_array | {1 2 3 4 5 12 14 15 16 17 }
	Port: k2c_dense.3 : dense_output_array | {1 2 14 15 }
	Port: k2c_dense.3 : dense_1_kernel_array | {1 2 14 15 }
	Port: k2c_dense.3 : dense_1_bias_array | {4 5 14 15 }
	Port: k2c_dense.3 : dense_1_fwork | {1 2 }
  - Chain level:
	State 1
		StgValue_25 : 1
		StgValue_27 : 1
		icmp : 1
		outrows : 1
		outcols : 1
	State 2
	State 3
		tmp_i : 1
		StgValue_38 : 2
	State 4
		tmp_85 : 1
		exitcond_i : 1
		j : 1
		StgValue_45 : 2
		dense_1_bias_array_a : 1
		dense_1_bias_array_l : 2
		sum_i : 2
		sum_i_cast : 3
		dense_1_output_array_1 : 4
		dense_1_output_array_2 : 5
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		outrows1 : 1
		innerdim : 1
	State 14
		StgValue_73 : 1
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |       grp_k2c_dot_fu_173       |    0    |    39   | 44.0885 |  10954  |   5753  |
|   call   |  grp_k2c_affine_matmul_fu_198  |    0    |    22   |   13.5  |   1628  |   1065  |
|          |    grp_k2c_relu_func_fu_214    |    0    |    0    |   1.35  |   267   |   209   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|    mul   |           grp_fu_301           |    0    |    16   |    0    |   361   |   195   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   fadd   |           grp_fu_221           |    0    |    2    |    0    |   205   |   203   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_5_fu_231          |    0    |    0    |    0    |    0    |    71   |
|    add   |            j_fu_268            |    0    |    0    |    0    |    0    |    71   |
|          |          sum_i_fu_278          |    0    |    0    |    0    |    0    |    15   |
|          |            i_fu_289            |    0    |    0    |    0    |    0    |    71   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_fu_225           |    0    |    0    |    0    |    0    |    29   |
|   icmp   |           icmp_fu_248          |    0    |    0    |    0    |    0    |    29   |
|          |          tmp_i_fu_254          |    0    |    0    |    0    |    0    |    29   |
|          |        exitcond_i_fu_263       |    0    |    0    |    0    |    0    |    29   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|  select  |         outrows1_fu_294        |    0    |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |  bias_numel_read_1_read_fu_50  |    0    |    0    |    0    |    0    |    0    |
|          | kernel_numel_read_1_read_fu_56 |    0    |    0    |    0    |    0    |    0    |
|   read   |  kernel_ndim_read_1_read_fu_62 |    0    |    0    |    0    |    0    |    0    |
|          |  input_numel_read_1_read_fu_68 |    0    |    0    |    0    |    0    |    0    |
|          |  input_ndim_read_1_read_fu_74  |    0    |    0    |    0    |    0    |    0    |
|          | output_numel_read_1_read_fu_80 |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|partselect|          tmp_84_fu_238         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   trunc  |          tmp_85_fu_259         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_86_fu_274         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   zext   |        sum_i_cast_fu_284       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    0    |    79   | 58.9385 |  13415  |   7833  |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   bias_numel_read_1_reg_305  |   64   |
| dense_1_bias_array_a_reg_372 |    6   |
| dense_1_bias_array_l_reg_387 |   32   |
|dense_1_output_array_1_reg_377|    6   |
|dense_1_output_array_2_reg_392|   32   |
|          i_i_reg_149         |   64   |
|           i_reg_382          |   64   |
|         icmp_reg_346         |    1   |
|       innerdim_reg_419       |   64   |
|   input_ndim_read_1_reg_326  |   64   |
|  input_numel_read_1_reg_321  |   64   |
|   input_shape_addr_reg_351   |    3   |
|          j_i_reg_161         |   64   |
|           j_reg_367          |   64   |
|  kernel_ndim_read_1_reg_316  |   64   |
|  kernel_numel_read_1_reg_311 |   64   |
|  kernel_shape_addr_1_reg_414 |    3   |
|   kernel_shape_addr_reg_356  |    3   |
|        outcols_reg_408       |   64   |
|  output_numel_read_1_reg_331 |   64   |
|       outrows1_reg_402       |   64   |
|        outsize_reg_424       |   64   |
|         tmp_5_reg_341        |   64   |
|       tmp_i_13_reg_397       |   32   |
|          tmp_reg_337         |    1   |
+------------------------------+--------+
|             Total            |  1079  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_94       |  p0  |   2  |   3  |    6   ||    9    |
|       grp_access_fu_108      |  p0  |   4  |   3  |   12   ||    21   |
|       grp_access_fu_121      |  p0  |   2  |   6  |   12   ||    9    |
|       grp_access_fu_134      |  p0  |   2  |   6  |   12   ||    9    |
|          i_i_reg_149         |  p0  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_fu_173      |  p1  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_fu_173      |  p2  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_fu_173      |  p4  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_fu_173      |  p5  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_fu_173      |  p7  |   2  |  64  |   128  ||    9    |
| grp_k2c_affine_matmul_fu_198 |  p7  |   2  |  64  |   128  ||    9    |
|   grp_k2c_relu_func_fu_214   |  p2  |   2  |  64  |   128  ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |  1066  || 16.4035 ||   120   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   79   |   58   |  13415 |  7833  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   16   |    -   |   120  |
|  Register |    -   |    -   |    -   |  1079  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   79   |   75   |  14494 |  7953  |
+-----------+--------+--------+--------+--------+--------+
