 
# Yosys synthesis script for ram_true_dp_dc_4096x36
# Read source files
verific -vlog-libext .v
verific -vlog-libext .sv
verific -vlog-define 
verific -vlog2k ${ROOT_PATH}/RTL_Benchmark/Verilog/yosys_validation/EDA-869/ram_true_dp_dc_4096x36.sv
verific -import ram_true_dp_dc_4096x36


# Technology mapping
hierarchy -top ram_true_dp_dc_4096x36



plugin -i synth-rs

synth_rs -tech ${ARCHITECTURE} ${SYNTH_SETTING}
write_blif ram_true_dp_dc_4096x36_post_synth.blif

  write_verilog -noexpr -nohex ${TOP}_post_synth.v
