# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../../Downloads/single_cycle_core/single_cycle_core/VHDL/adder_16b.vhd" \
"../../../../../../../../Downloads/single_cycle_core/single_cycle_core/VHDL/adder_4b.vhd" \
"../../../../../../../../Downloads/single_cycle_core/single_cycle_core/VHDL/control_unit.vhd" \
"../../../../../../../../Downloads/single_cycle_core/single_cycle_core/VHDL/data_memory.vhd" \
"../../../../../../../../Downloads/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd" \
"../../../../../../../../Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_16b.vhd" \
"../../../../../../../../Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_1b.vhd" \
"../../../../../../../../Downloads/single_cycle_core/single_cycle_core/VHDL/mux_2to1_4b.vhd" \
"../../../../../../../../Downloads/single_cycle_core/single_cycle_core/VHDL/program_counter.vhd" \
"../../../../../../../../Downloads/single_cycle_core/single_cycle_core/VHDL/register_file.vhd" \
"../../../../single_cycle_cpu.srcs/sources_1/new/set_write_addr.vhd" \
"../../../../../../../../Downloads/single_cycle_core/single_cycle_core/VHDL/sign_extend_4to16.vhd" \
"../../../../../../../../Downloads/single_cycle_core/single_cycle_core/VHDL/single_cycle_core.vhd" \
"../../../../../../../../Downloads/single_cycle_core/single_cycle_core/VHDL/single_cycle_core_TB_VHDL.vhd" \

# Do not sort compile order
nosort
