// Seed: 2386185688
module module_0 (
    output tri0 id_0,
    input wire id_1,
    output supply0 id_2,
    input tri0 id_3,
    input wor id_4,
    output supply0 id_5,
    input wire id_6,
    input wor id_7,
    output tri1 id_8,
    input tri1 id_9,
    input wand id_10,
    input supply1 id_11,
    input tri1 id_12,
    output wor id_13,
    output supply1 id_14,
    input supply0 id_15
    , id_22,
    output tri0 id_16,
    output supply1 id_17,
    input supply0 id_18,
    input supply1 id_19,
    output tri id_20
);
  logic id_23;
  wire  id_24;
endmodule
module module_1 (
    input  wand id_0,
    output wor  id_1
);
  wire [1 : -1 'b0] id_3, id_4;
  logic id_5;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_13 = 0;
  assign id_1 = -1'b0;
endmodule
