# fir-filter-fpga-core - build / lint / sim / synth
#
# Targets:
#   make lint            verilator --lint-only on RTL + TB
#   make sim             build the FIR-core simulator
#   make test            build + run sim, check for "+PASS"
#   make synth           Yosys: ice40 + ecp5 + xilinx generic for fir_core
#   make synth_report    run all available toolchains and emit SYNTH_REPORT.md
#   make vhdl-test       GHDL+Verilator co-sim of the VHDL wrapper (if installed)
#   make clean           remove build artifacts
#   make regen_vectors   regenerate tb/random_vectors.h from scipy/numpy

VERILATOR ?= verilator
YOSYS     ?= yosys
GHDL      ?= ghdl
VIVADO    ?= vivado
QUARTUS   ?= quartus_sh

RTL := \
    rtl/fir_saturate.sv \
    rtl/fir_core.sv

TB_TOP := tb/fir_tb.sv
TB_AUX := tb/fir_assertions.sv tb/fir_cov.sv
TB_CPP := tb/sim_main.cpp

VFLAGS := -Wall -Wno-UNUSEDPARAM -Wno-UNUSEDSIGNAL -Wno-MULTIDRIVEN

.PHONY: lint sim test synth synth_report vhdl-test clean regen_vectors

lint:
	$(VERILATOR) --lint-only $(VFLAGS) --top-module fir_tb \
	    $(RTL) $(TB_TOP) $(TB_AUX)

sim: obj_dir/Vfir_tb

obj_dir/Vfir_tb: $(RTL) $(TB_TOP) $(TB_AUX) $(TB_CPP) tb/random_vectors.h
	$(VERILATOR) --cc --exe --build $(VFLAGS) --assert --public-flat-rw \
	    --top-module fir_tb \
	    $(RTL) $(TB_TOP) $(TB_AUX) $(TB_CPP) \
	    -o Vfir_tb

test: sim
	./obj_dir/Vfir_tb | tee test.log
	@grep -q "+PASS" test.log && echo "TESTS PASSED" || (echo "TESTS FAILED" && exit 1)

# ---------- Open synthesis (Yosys) ------------------------------------------
synth:
	$(YOSYS) -p "read_verilog -sv $(RTL); hierarchy -top fir_core; synth_ice40 -top fir_core; stat" \
	    | tee synth_ice40.log
	$(YOSYS) -p "read_verilog -sv $(RTL); hierarchy -top fir_core; synth_ecp5 -top fir_core -abc9; stat" \
	    | tee synth_ecp5.log
	$(YOSYS) -p "read_verilog -sv $(RTL); hierarchy -top fir_core; synth_xilinx -top fir_core; stat" \
	    | tee synth_xilinx.log

# ---------- Cross-toolchain synthesis report --------------------------------
synth_report:
	@bash scripts/synth_report.sh

# ---------- VHDL co-sim (optional) ------------------------------------------
vhdl-test:
	@which $(GHDL) >/dev/null 2>&1 || { echo "ghdl not installed - skipping vhdl-test"; exit 0; }
	@which $(VERILATOR) >/dev/null 2>&1 || { echo "verilator not installed"; exit 1; }
	@bash scripts/vhdl_cosim.sh

clean:
	rm -rf obj_dir \
	    test.log \
	    synth_ice40.log synth_ecp5.log synth_xilinx.log \
	    synth_report/*.log SYNTH_REPORT.md

regen_vectors:
	python3 tb/gen_random_vectors.py > tb/random_vectors.h
# ---------- ECG (48-tap) regression ------------------------------------------

ECG_TB_TOP    := tb/ecg_tb.sv
ECG_TB_CPP    := tb/ecg_sim_main.cpp
ECG_VECTORS := data/ecg_input.txt \
               data/ecg_golden_output.txt \
               data/ecg_golden_saturation.txt \
               data/ecg_fir_48tap_q15.txt

lint_ecg:
	$(VERILATOR) --lint-only $(VFLAGS) \
	    --top-module ecg_tb \
	    $(RTL) $(ECG_TB_TOP)

sim_ecg: obj_dir/Vecg_tb

obj_dir/Vecg_tb: $(RTL) $(ECG_TB_TOP) $(ECG_TB_CPP) $(ECG_VECTORS)
	$(VERILATOR) --cc --exe --build $(VFLAGS) \
	    --top-module ecg_tb \
	    $(RTL) $(ECG_TB_TOP) $(ECG_TB_CPP) \
	    -o Vecg_tb

test_ecg: sim_ecg
	./obj_dir/Vecg_tb | tee test_ecg.log
	@grep -q "+PASS" test_ecg.log && \
	    echo "ECG TESTS PASSED" || \
	    (echo "ECG TESTS FAILED" && exit 1)

test_all: test test_ecg
