Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Mar 15 05:38:01 2019
| Host         : H370HD3 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_zedboard_timing_summary_routed.rpt -pb top_zedboard_timing_summary_routed.pb -rpx top_zedboard_timing_summary_routed.rpx -warn_on_violation
| Design       : top_zedboard
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.775     -241.944                    130                 8888        0.069        0.000                      0                 8888        3.000        0.000                       0                  1944  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                     ------------       ----------      --------------
U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0                                      {0.000 25.000}     50.000          20.000          
  pixelclk_clk_wiz_0                                      {0.000 21.053}     42.105          23.750          
clk                                                       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                                                       47.845        0.000                       0                     3  
  pixelclk_clk_wiz_0                                           31.597        0.000                      0                 1544        0.124        0.000                      0                 1544       20.553        0.000                       0                   158  
clk                                                            -0.305       -8.499                     89                 5662        0.069        0.000                      0                 5662        4.020        0.000                       0                  1782  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk                 clk                       2.511        0.000                      0                 1641        0.757        0.000                      0                 1641  
**async_default**   clk                 pixelclk_clk_wiz_0       -5.775     -233.444                     41                   41        0.809        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
  To Clock:  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixelclk_clk_wiz_0
  To Clock:  pixelclk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.597ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_clk_wiz_0 rise@42.105ns - pixelclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.932ns  (logic 0.642ns (6.464%)  route 9.290ns (93.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.741ns = ( 43.846 - 42.105 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.803     1.803    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.714     1.714    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y30         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.518     2.232 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[17]/Q
                         net (fo=87, routed)          7.334     9.566    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/addrb[17]
    SLICE_X54Y93         LUT5 (Prop_lut5_I3_O)        0.124     9.690 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__50/O
                         net (fo=1, routed)           1.957    11.646    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/enb_array[57]
    RAMB36_X3Y25         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    42.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.609    43.715    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    40.289 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    42.014    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.105 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.741    43.846    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/clkb
    RAMB36_X3Y25         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    43.846    
                         clock uncertainty           -0.159    43.687    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    43.244    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         43.244    
                         arrival time                         -11.646    
  -------------------------------------------------------------------
                         slack                                 31.597    

Slack (MET) :             31.793ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_clk_wiz_0 rise@42.105ns - pixelclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.753ns  (logic 0.642ns (6.583%)  route 9.111ns (93.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.756ns = ( 43.861 - 42.105 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.803     1.803    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.713     1.713    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y29         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518     2.231 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/Q
                         net (fo=107, routed)         7.564     9.795    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/addrb[12]
    SLICE_X90Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.919 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__65/O
                         net (fo=1, routed)           1.547    11.466    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/enb_array[55]
    RAMB36_X3Y21         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    42.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.609    43.715    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    40.289 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    42.014    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.105 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.756    43.861    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    43.861    
                         clock uncertainty           -0.159    43.702    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    43.259    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         43.259    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                 31.793    

Slack (MET) :             31.858ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_clk_wiz_0 rise@42.105ns - pixelclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.575ns  (logic 0.766ns (8.000%)  route 8.809ns (92.000%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 43.747 - 42.105 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.803     1.803    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.713     1.713    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y29         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518     2.231 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[12]/Q
                         net (fo=47, routed)          1.558     3.789    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/addrb[12]
    SLICE_X52Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.913 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=9, routed)           6.315    10.228    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5
    SLICE_X90Y72         LUT5 (Prop_lut5_I4_O)        0.124    10.352 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__13/O
                         net (fo=1, routed)           0.936    11.288    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/enb_array[34]
    RAMB36_X5Y14         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    42.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.609    43.715    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    40.289 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    42.014    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.105 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.642    43.747    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/clkb
    RAMB36_X5Y14         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    43.747    
                         clock uncertainty           -0.159    43.588    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    43.145    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         43.145    
                         arrival time                         -11.288    
  -------------------------------------------------------------------
                         slack                                 31.858    

Slack (MET) :             31.961ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_clk_wiz_0 rise@42.105ns - pixelclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.402ns  (logic 0.518ns (5.510%)  route 8.884ns (94.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 43.797 - 42.105 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.803     1.803    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.709     1.709    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.518     2.227 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[5]/Q
                         net (fo=105, routed)         8.884    11.111    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y23         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    42.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.609    43.715    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    40.289 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    42.014    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.105 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.692    43.797    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    43.797    
                         clock uncertainty           -0.159    43.638    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    43.072    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         43.072    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                 31.961    

Slack (MET) :             32.071ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_clk_wiz_0 rise@42.105ns - pixelclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.369ns  (logic 0.642ns (6.853%)  route 8.727ns (93.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 43.754 - 42.105 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.803     1.803    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.713     1.713    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y29         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518     2.231 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/Q
                         net (fo=107, routed)         7.934    10.165    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/addrb[12]
    SLICE_X100Y87        LUT5 (Prop_lut5_I0_O)        0.124    10.289 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__42/O
                         net (fo=1, routed)           0.792    11.082    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/enb_array[45]
    RAMB36_X5Y17         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    42.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.609    43.715    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    40.289 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    42.014    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.105 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.649    43.754    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/clkb
    RAMB36_X5Y17         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    43.754    
                         clock uncertainty           -0.159    43.595    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    43.152    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         43.152    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                 32.071    

Slack (MET) :             32.183ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_clk_wiz_0 rise@42.105ns - pixelclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 0.766ns (8.271%)  route 8.495ns (91.729%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 43.759 - 42.105 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.803     1.803    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.713     1.713    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y29         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518     2.231 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[12]/Q
                         net (fo=47, routed)          1.754     3.985    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/addrb[12]
    SLICE_X52Y43         LUT3 (Prop_lut3_I1_O)        0.124     4.109 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=9, routed)           6.191    10.301    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5
    SLICE_X102Y57        LUT5 (Prop_lut5_I4_O)        0.124    10.425 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.550    10.974    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/enb_array[40]
    RAMB36_X5Y11         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    42.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.609    43.715    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    40.289 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    42.014    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.105 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.654    43.759    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/clkb
    RAMB36_X5Y11         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    43.759    
                         clock uncertainty           -0.159    43.600    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    43.157    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         43.157    
                         arrival time                         -10.974    
  -------------------------------------------------------------------
                         slack                                 32.183    

Slack (MET) :             32.263ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_clk_wiz_0 rise@42.105ns - pixelclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 0.766ns (8.352%)  route 8.406ns (91.648%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 43.749 - 42.105 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.803     1.803    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.713     1.713    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y29         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518     2.231 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[12]/Q
                         net (fo=47, routed)          1.558     3.789    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/addrb[12]
    SLICE_X52Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.913 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=9, routed)           5.913     9.826    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5
    SLICE_X90Y82         LUT5 (Prop_lut5_I4_O)        0.124     9.950 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__14/O
                         net (fo=1, routed)           0.934    10.885    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/enb_array[42]
    RAMB36_X5Y16         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    42.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.609    43.715    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    40.289 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    42.014    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.105 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.644    43.749    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/clkb
    RAMB36_X5Y16         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    43.749    
                         clock uncertainty           -0.159    43.590    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    43.147    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         43.147    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                 32.263    

Slack (MET) :             32.303ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_clk_wiz_0 rise@42.105ns - pixelclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 0.518ns (5.715%)  route 8.546ns (94.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 43.801 - 42.105 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.803     1.803    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.709     1.709    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.518     2.227 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[5]/Q
                         net (fo=105, routed)         8.546    10.773    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y22         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    42.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.609    43.715    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    40.289 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    42.014    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.105 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.696    43.801    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/clkb
    RAMB36_X2Y22         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    43.801    
                         clock uncertainty           -0.159    43.642    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    43.076    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         43.076    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                 32.303    

Slack (MET) :             32.345ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_clk_wiz_0 rise@42.105ns - pixelclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.104ns  (logic 0.518ns (5.690%)  route 8.586ns (94.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 43.768 - 42.105 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.803     1.803    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.709     1.709    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.518     2.227 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[6]/Q
                         net (fo=105, routed)         8.586    10.813    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[6]
    RAMB36_X4Y0          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    42.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.609    43.715    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    40.289 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    42.014    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.105 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.663    43.768    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.115    43.883    
                         clock uncertainty           -0.159    43.724    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    43.158    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         43.158    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                 32.345    

Slack (MET) :             32.348ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.105ns  (pixelclk_clk_wiz_0 rise@42.105ns - pixelclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.091ns  (logic 0.642ns (7.062%)  route 8.449ns (92.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 43.754 - 42.105 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.803     1.803    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.713     1.713    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y29         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518     2.231 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[15]/Q
                         net (fo=107, routed)         7.959    10.190    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/addrb[12]
    SLICE_X90Y92         LUT5 (Prop_lut5_I0_O)        0.124    10.314 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__68/O
                         net (fo=1, routed)           0.490    10.804    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/enb_array[44]
    RAMB36_X4Y18         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                     42.105    42.105 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    42.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.609    43.715    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    40.289 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    42.014    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    42.105 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.649    43.754    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/clkb
    RAMB36_X4Y18         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    43.754    
                         clock uncertainty           -0.159    43.595    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    43.152    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         43.152    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                 32.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_clk_wiz_0 rise@0.000ns - pixelclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.164ns (26.082%)  route 0.465ns (73.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.595     0.595    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.569     0.569    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y26         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.164     0.733 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[3]/Q
                         net (fo=105, routed)         0.465     1.197    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[3]
    RAMB18_X3Y20         RAMB18E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.862     0.862    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.890     0.890    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB18_X3Y20         RAMB18E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     0.890    
    RAMB18_X3Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.073    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_clk_wiz_0 rise@0.000ns - pixelclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.150%)  route 0.255ns (60.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.595     0.595    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.571     0.571    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.164     0.735 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[7]/Q
                         net (fo=105, routed)         0.255     0.990    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y5          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.862     0.862    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.875     0.875    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.233     0.642    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.825    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_clk_wiz_0 rise@0.000ns - pixelclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.101%)  route 0.255ns (60.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.595     0.595    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.571     0.571    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.164     0.735 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[5]/Q
                         net (fo=105, routed)         0.255     0.990    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[5]
    RAMB36_X3Y5          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.862     0.862    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.875     0.875    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.233     0.642    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.825    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_clk_wiz_0 rise@0.000ns - pixelclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.581%)  route 0.261ns (61.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.595     0.595    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.569     0.569    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y26         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.164     0.733 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[0]/Q
                         net (fo=105, routed)         0.261     0.994    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[0]
    RAMB36_X3Y5          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.862     0.862    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.875     0.875    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.233     0.642    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.825    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_clk_wiz_0 rise@0.000ns - pixelclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.525%)  route 0.262ns (61.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.595     0.595    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.571     0.571    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.164     0.735 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[6]/Q
                         net (fo=105, routed)         0.262     0.996    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[6]
    RAMB36_X3Y5          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.862     0.862    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.875     0.875    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.233     0.642    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.825    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_clk_wiz_0 rise@0.000ns - pixelclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.135%)  route 0.266ns (61.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.595     0.595    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.569     0.569    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y26         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.164     0.733 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[2]/Q
                         net (fo=105, routed)         0.266     0.999    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y5          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.862     0.862    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.875     0.875    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.233     0.642    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.825    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_clk_wiz_0 rise@0.000ns - pixelclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.574%)  route 0.272ns (62.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.595     0.595    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.571     0.571    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y28         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.164     0.735 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[8]/Q
                         net (fo=105, routed)         0.272     1.007    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[8]
    RAMB36_X3Y6          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.862     0.862    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.881     0.881    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.233     0.648    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.831    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_clk_wiz_0 rise@0.000ns - pixelclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.807%)  route 0.282ns (63.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.595     0.595    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.572     0.572    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y29         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.164     0.736 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[14]/Q
                         net (fo=46, routed)          0.282     1.017    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[14]
    RAMB36_X3Y6          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.862     0.862    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.881     0.881    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X3Y6          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.233     0.648    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.831    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_clk_wiz_0 rise@0.000ns - pixelclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.511%)  route 0.137ns (42.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.595     0.595    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.571     0.571    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X59Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[2]/Q
                         net (fo=10, routed)          0.137     0.849    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount[2]
    SLICE_X57Y27         LUT6 (Prop_lut6_I3_O)        0.045     0.894 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.894    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount[4]_i_1_n_0
    SLICE_X57Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.862     0.862    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.837     0.837    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X57Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[4]/C
                         clock pessimism             -0.253     0.584    
    SLICE_X57Y27         FDCE (Hold_fdce_C_D)         0.092     0.676    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             pixelclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_clk_wiz_0 rise@0.000ns - pixelclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.982%)  route 0.140ns (43.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.595     0.595    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.571     0.571    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X59Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[2]/Q
                         net (fo=10, routed)          0.140     0.852    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount[2]
    SLICE_X57Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.897 r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.897    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount[7]_i_1_n_0
    SLICE_X57Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.862     0.862    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.837     0.837    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X57Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[7]/C
                         clock pessimism             -0.253     0.584    
    SLICE_X57Y27         FDCE (Hold_fdce_C_D)         0.092     0.676    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixelclk_clk_wiz_0
Waveform(ns):       { 0.000 21.053 }
Period(ns):         42.105
Sources:            { U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X5Y2      U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X5Y5      U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X4Y5      U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X5Y3      U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X4Y0      U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X3Y0      U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X4Y1      U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X3Y1      U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X5Y6      U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         42.105      39.213     RAMB36_X3Y5      U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       42.105      171.255    MMCME2_ADV_X1Y0  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X66Y16     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_8_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X66Y16     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_36_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X84Y19     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_50_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X103Y21    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_22_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X54Y40     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X54Y40     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X54Y47     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X54Y47     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X54Y47     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.053      20.553     SLICE_X54Y47     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X66Y16     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_8_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X66Y16     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_8_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X66Y16     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_36_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X66Y16     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_36_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X84Y19     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_50_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X84Y19     U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_50_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X103Y21    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_22_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X58Y26     U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X58Y26     U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.053      20.553     SLICE_X58Y28     U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           89  Failing Endpoints,  Worst Slack       -0.305ns,  Total Violation       -8.499ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.305ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x22/data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.964ns  (logic 3.983ns (39.974%)  route 5.981ns (60.026%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.787     5.550    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     8.004 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.867     9.870    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_14_5[6]
    SLICE_X22Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.994 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     9.994    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_30_n_0
    SLICE_X22Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    10.208 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    10.208    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_14_n_0
    SLICE_X22Y20         MUXF8 (Prop_muxf8_I1_O)      0.088    10.296 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           2.094    12.390    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I3_O)        0.319    12.709 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.709    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X64Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    12.947 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.496    13.443    U_localbus/U_top_vgacontroller/vga_qout_sel[9]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.298    13.741 r  U_localbus/U_top_vgacontroller/data[9]_i_3/O
                         net (fo=1, routed)           0.403    14.145    u_top_core/u_top_memoryaccess/data_reg[12][1]
    SLICE_X65Y50         LUT6 (Prop_lut6_I1_O)        0.124    14.269 r  u_top_core/u_top_memoryaccess/data[9]_i_2/O
                         net (fo=1, routed)           0.151    14.420    u_top_core/u_top_memoryaccess/mem_out_mw[9]
    SLICE_X65Y50         LUT5 (Prop_lut5_I2_O)        0.124    14.544 r  u_top_core/u_top_memoryaccess/data[9]_i_1/O
                         net (fo=31, routed)          0.970    15.514    u_top_core/u_register_file/x22/D[9]
    SLICE_X59Y54         FDCE                                         r  u_top_core/u_register_file/x22/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.540    15.022    u_top_core/u_register_file/x22/clk
    SLICE_X59Y54         FDCE                                         r  u_top_core/u_register_file/x22/data_reg[9]/C
                         clock pessimism              0.280    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X59Y54         FDCE (Setup_fdce_C_D)       -0.058    15.209    u_top_core/u_register_file/x22/data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -15.514    
  -------------------------------------------------------------------
                         slack                                 -0.305    

Slack (VIOLATED) :        -0.296ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x12/data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.959ns  (logic 3.983ns (39.993%)  route 5.976ns (60.007%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.787     5.550    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     8.004 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.867     9.870    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_14_5[6]
    SLICE_X22Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.994 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     9.994    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_30_n_0
    SLICE_X22Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    10.208 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    10.208    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_14_n_0
    SLICE_X22Y20         MUXF8 (Prop_muxf8_I1_O)      0.088    10.296 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           2.094    12.390    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I3_O)        0.319    12.709 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.709    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X64Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    12.947 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.496    13.443    U_localbus/U_top_vgacontroller/vga_qout_sel[9]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.298    13.741 r  U_localbus/U_top_vgacontroller/data[9]_i_3/O
                         net (fo=1, routed)           0.403    14.145    u_top_core/u_top_memoryaccess/data_reg[12][1]
    SLICE_X65Y50         LUT6 (Prop_lut6_I1_O)        0.124    14.269 r  u_top_core/u_top_memoryaccess/data[9]_i_2/O
                         net (fo=1, routed)           0.151    14.420    u_top_core/u_top_memoryaccess/mem_out_mw[9]
    SLICE_X65Y50         LUT5 (Prop_lut5_I2_O)        0.124    14.544 r  u_top_core/u_top_memoryaccess/data[9]_i_1/O
                         net (fo=31, routed)          0.965    15.509    u_top_core/u_register_file/x12/D[9]
    SLICE_X67Y56         FDCE                                         r  u_top_core/u_register_file/x12/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.544    15.026    u_top_core/u_register_file/x12/clk
    SLICE_X67Y56         FDCE                                         r  u_top_core/u_register_file/x12/data_reg[9]/C
                         clock pessimism              0.280    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X67Y56         FDCE (Setup_fdce_C_D)       -0.058    15.213    u_top_core/u_register_file/x12/data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -15.509    
  -------------------------------------------------------------------
                         slack                                 -0.296    

Slack (VIOLATED) :        -0.267ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x19/data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.943ns  (logic 3.983ns (40.060%)  route 5.960ns (59.940%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.787     5.550    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     8.004 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.867     9.870    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_14_5[6]
    SLICE_X22Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.994 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     9.994    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_30_n_0
    SLICE_X22Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    10.208 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    10.208    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_14_n_0
    SLICE_X22Y20         MUXF8 (Prop_muxf8_I1_O)      0.088    10.296 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           2.094    12.390    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I3_O)        0.319    12.709 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.709    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X64Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    12.947 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.496    13.443    U_localbus/U_top_vgacontroller/vga_qout_sel[9]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.298    13.741 r  U_localbus/U_top_vgacontroller/data[9]_i_3/O
                         net (fo=1, routed)           0.403    14.145    u_top_core/u_top_memoryaccess/data_reg[12][1]
    SLICE_X65Y50         LUT6 (Prop_lut6_I1_O)        0.124    14.269 r  u_top_core/u_top_memoryaccess/data[9]_i_2/O
                         net (fo=1, routed)           0.151    14.420    u_top_core/u_top_memoryaccess/mem_out_mw[9]
    SLICE_X65Y50         LUT5 (Prop_lut5_I2_O)        0.124    14.544 r  u_top_core/u_top_memoryaccess/data[9]_i_1/O
                         net (fo=31, routed)          0.949    15.493    u_top_core/u_register_file/x19/D[9]
    SLICE_X60Y57         FDCE                                         r  u_top_core/u_register_file/x19/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.542    15.024    u_top_core/u_register_file/x19/clk
    SLICE_X60Y57         FDCE                                         r  u_top_core/u_register_file/x19/data_reg[9]/C
                         clock pessimism              0.280    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X60Y57         FDCE (Setup_fdce_C_D)       -0.043    15.226    u_top_core/u_register_file/x19/data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                         -15.493    
  -------------------------------------------------------------------
                         slack                                 -0.267    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x9/data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 3.983ns (40.657%)  route 5.814ns (59.343%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 15.037 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.878     5.641    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     8.095 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.786     9.881    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_10_7[0]
    SLICE_X66Y103        LUT6 (Prop_lut6_I5_O)        0.124    10.005 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    10.005    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_22_n_0
    SLICE_X66Y103        MUXF7 (Prop_muxf7_I1_O)      0.214    10.219 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.219    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_10_n_0
    SLICE_X66Y103        MUXF8 (Prop_muxf8_I1_O)      0.088    10.307 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           2.017    12.324    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X64Y51         LUT6 (Prop_lut6_I0_O)        0.319    12.643 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.643    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X64Y51         MUXF7 (Prop_muxf7_I0_O)      0.238    12.881 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           0.786    13.668    U_localbus/U_top_vgacontroller/vga_qout_sel[11]
    SLICE_X67Y42         LUT5 (Prop_lut5_I0_O)        0.298    13.966 r  U_localbus/U_top_vgacontroller/data[11]_i_3/O
                         net (fo=1, routed)           0.263    14.229    u_top_core/u_top_memoryaccess/data_reg[12][3]
    SLICE_X67Y42         LUT6 (Prop_lut6_I1_O)        0.124    14.353 r  u_top_core/u_top_memoryaccess/data[11]_i_2/O
                         net (fo=1, routed)           0.154    14.507    u_top_core/u_top_memoryaccess/mem_out_mw[11]
    SLICE_X67Y42         LUT5 (Prop_lut5_I2_O)        0.124    14.631 r  u_top_core/u_top_memoryaccess/data[11]_i_1/O
                         net (fo=31, routed)          0.807    15.438    u_top_core/u_register_file/x9/D[11]
    SLICE_X65Y46         FDCE                                         r  u_top_core/u_register_file/x9/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.554    15.037    u_top_core/u_register_file/x9/clk
    SLICE_X65Y46         FDCE                                         r  u_top_core/u_register_file/x9/data_reg[11]/C
                         clock pessimism              0.280    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X65Y46         FDCE (Setup_fdce_C_D)       -0.095    15.186    u_top_core/u_register_file/x9/data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -15.438    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.244ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x2/data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.906ns  (logic 3.983ns (40.209%)  route 5.923ns (59.791%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.787     5.550    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     8.004 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.867     9.870    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_14_5[6]
    SLICE_X22Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.994 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     9.994    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_30_n_0
    SLICE_X22Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    10.208 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    10.208    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_14_n_0
    SLICE_X22Y20         MUXF8 (Prop_muxf8_I1_O)      0.088    10.296 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           2.094    12.390    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I3_O)        0.319    12.709 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.709    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X64Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    12.947 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.496    13.443    U_localbus/U_top_vgacontroller/vga_qout_sel[9]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.298    13.741 r  U_localbus/U_top_vgacontroller/data[9]_i_3/O
                         net (fo=1, routed)           0.403    14.145    u_top_core/u_top_memoryaccess/data_reg[12][1]
    SLICE_X65Y50         LUT6 (Prop_lut6_I1_O)        0.124    14.269 r  u_top_core/u_top_memoryaccess/data[9]_i_2/O
                         net (fo=1, routed)           0.151    14.420    u_top_core/u_top_memoryaccess/mem_out_mw[9]
    SLICE_X65Y50         LUT5 (Prop_lut5_I2_O)        0.124    14.544 r  u_top_core/u_top_memoryaccess/data[9]_i_1/O
                         net (fo=31, routed)          0.912    15.456    u_top_core/u_register_file/x2/D[9]
    SLICE_X67Y58         FDCE                                         r  u_top_core/u_register_file/x2/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.543    15.025    u_top_core/u_register_file/x2/clk
    SLICE_X67Y58         FDCE                                         r  u_top_core/u_register_file/x2/data_reg[9]/C
                         clock pessimism              0.280    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X67Y58         FDCE (Setup_fdce_C_D)       -0.058    15.212    u_top_core/u_register_file/x2/data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -15.456    
  -------------------------------------------------------------------
                         slack                                 -0.244    

Slack (VIOLATED) :        -0.243ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x16/data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.923ns  (logic 3.983ns (40.138%)  route 5.940ns (59.862%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.787     5.550    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     8.004 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.867     9.870    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_14_5[6]
    SLICE_X22Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.994 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     9.994    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_30_n_0
    SLICE_X22Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    10.208 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    10.208    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_14_n_0
    SLICE_X22Y20         MUXF8 (Prop_muxf8_I1_O)      0.088    10.296 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           2.094    12.390    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I3_O)        0.319    12.709 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.709    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X64Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    12.947 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.496    13.443    U_localbus/U_top_vgacontroller/vga_qout_sel[9]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.298    13.741 r  U_localbus/U_top_vgacontroller/data[9]_i_3/O
                         net (fo=1, routed)           0.403    14.145    u_top_core/u_top_memoryaccess/data_reg[12][1]
    SLICE_X65Y50         LUT6 (Prop_lut6_I1_O)        0.124    14.269 r  u_top_core/u_top_memoryaccess/data[9]_i_2/O
                         net (fo=1, routed)           0.151    14.420    u_top_core/u_top_memoryaccess/mem_out_mw[9]
    SLICE_X65Y50         LUT5 (Prop_lut5_I2_O)        0.124    14.544 r  u_top_core/u_top_memoryaccess/data[9]_i_1/O
                         net (fo=31, routed)          0.929    15.473    u_top_core/u_register_file/x16/D[9]
    SLICE_X60Y56         FDCE                                         r  u_top_core/u_register_file/x16/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.543    15.025    u_top_core/u_register_file/x16/clk
    SLICE_X60Y56         FDCE                                         r  u_top_core/u_register_file/x16/data_reg[9]/C
                         clock pessimism              0.280    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X60Y56         FDCE (Setup_fdce_C_D)       -0.040    15.230    u_top_core/u_register_file/x16/data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -15.473    
  -------------------------------------------------------------------
                         slack                                 -0.243    

Slack (VIOLATED) :        -0.236ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x29/data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.807ns  (logic 3.983ns (40.615%)  route 5.824ns (59.385%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.878     5.641    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     8.095 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.786     9.881    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_10_7[0]
    SLICE_X66Y103        LUT6 (Prop_lut6_I5_O)        0.124    10.005 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    10.005    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_22_n_0
    SLICE_X66Y103        MUXF7 (Prop_muxf7_I1_O)      0.214    10.219 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.219    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_10_n_0
    SLICE_X66Y103        MUXF8 (Prop_muxf8_I1_O)      0.088    10.307 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           2.017    12.324    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X64Y51         LUT6 (Prop_lut6_I0_O)        0.319    12.643 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.643    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X64Y51         MUXF7 (Prop_muxf7_I0_O)      0.238    12.881 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           0.786    13.668    U_localbus/U_top_vgacontroller/vga_qout_sel[11]
    SLICE_X67Y42         LUT5 (Prop_lut5_I0_O)        0.298    13.966 r  U_localbus/U_top_vgacontroller/data[11]_i_3/O
                         net (fo=1, routed)           0.263    14.229    u_top_core/u_top_memoryaccess/data_reg[12][3]
    SLICE_X67Y42         LUT6 (Prop_lut6_I1_O)        0.124    14.353 r  u_top_core/u_top_memoryaccess/data[11]_i_2/O
                         net (fo=1, routed)           0.154    14.507    u_top_core/u_top_memoryaccess/mem_out_mw[11]
    SLICE_X67Y42         LUT5 (Prop_lut5_I2_O)        0.124    14.631 r  u_top_core/u_top_memoryaccess/data[11]_i_1/O
                         net (fo=31, routed)          0.817    15.448    u_top_core/u_register_file/x29/D[11]
    SLICE_X63Y39         FDCE                                         r  u_top_core/u_register_file/x29/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.551    15.034    u_top_core/u_register_file/x29/clk
    SLICE_X63Y39         FDCE                                         r  u_top_core/u_register_file/x29/data_reg[11]/C
                         clock pessimism              0.280    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X63Y39         FDCE (Setup_fdce_C_D)       -0.067    15.211    u_top_core/u_register_file/x29/data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -15.448    
  -------------------------------------------------------------------
                         slack                                 -0.236    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x8/data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.830ns  (logic 3.992ns (40.609%)  route 5.838ns (59.391%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.878     5.641    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     8.095 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.818     9.913    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_10_7[7]
    SLICE_X65Y103        LUT6 (Prop_lut6_I5_O)        0.124    10.037 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    10.037    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_22_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217    10.254 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.254    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094    10.348 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3/O
                         net (fo=1, routed)           2.045    12.393    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_n_0
    SLICE_X66Y49         LUT6 (Prop_lut6_I0_O)        0.316    12.709 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.709    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X66Y49         MUXF7 (Prop_muxf7_I0_O)      0.241    12.950 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.278    13.228    U_localbus/U_top_vgacontroller/vga_qout_sel[10]
    SLICE_X66Y49         LUT5 (Prop_lut5_I0_O)        0.298    13.526 r  U_localbus/U_top_vgacontroller/data[10]_i_3/O
                         net (fo=1, routed)           0.419    13.945    u_top_core/u_top_memoryaccess/data_reg[12][2]
    SLICE_X66Y51         LUT6 (Prop_lut6_I1_O)        0.124    14.069 r  u_top_core/u_top_memoryaccess/data[10]_i_2/O
                         net (fo=1, routed)           0.288    14.358    u_top_core/u_top_memoryaccess/mem_out_mw[10]
    SLICE_X65Y51         LUT5 (Prop_lut5_I2_O)        0.124    14.482 r  u_top_core/u_top_memoryaccess/data[10]_i_1/O
                         net (fo=31, routed)          0.989    15.471    u_top_core/u_register_file/x8/D[10]
    SLICE_X66Y57         FDCE                                         r  u_top_core/u_register_file/x8/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.543    15.025    u_top_core/u_register_file/x8/clk
    SLICE_X66Y57         FDCE                                         r  u_top_core/u_register_file/x8/data_reg[10]/C
                         clock pessimism              0.294    15.319    
                         clock uncertainty           -0.035    15.284    
    SLICE_X66Y57         FDCE (Setup_fdce_C_D)       -0.045    15.239    u_top_core/u_register_file/x8/data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -15.471    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x17/data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.891ns  (logic 3.983ns (40.268%)  route 5.908ns (59.732%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.787     5.550    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     8.004 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.867     9.870    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_14_5[6]
    SLICE_X22Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.994 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     9.994    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_30_n_0
    SLICE_X22Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    10.208 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    10.208    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_14_n_0
    SLICE_X22Y20         MUXF8 (Prop_muxf8_I1_O)      0.088    10.296 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5/O
                         net (fo=1, routed)           2.094    12.390    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_5_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I3_O)        0.319    12.709 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.709    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X64Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    12.947 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.496    13.443    U_localbus/U_top_vgacontroller/vga_qout_sel[9]
    SLICE_X65Y50         LUT5 (Prop_lut5_I0_O)        0.298    13.741 r  U_localbus/U_top_vgacontroller/data[9]_i_3/O
                         net (fo=1, routed)           0.403    14.145    u_top_core/u_top_memoryaccess/data_reg[12][1]
    SLICE_X65Y50         LUT6 (Prop_lut6_I1_O)        0.124    14.269 r  u_top_core/u_top_memoryaccess/data[9]_i_2/O
                         net (fo=1, routed)           0.151    14.420    u_top_core/u_top_memoryaccess/mem_out_mw[9]
    SLICE_X65Y50         LUT5 (Prop_lut5_I2_O)        0.124    14.544 r  u_top_core/u_top_memoryaccess/data[9]_i_1/O
                         net (fo=31, routed)          0.897    15.441    u_top_core/u_register_file/x17/D[9]
    SLICE_X62Y59         FDCE                                         r  u_top_core/u_register_file/x17/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.541    15.023    u_top_core/u_register_file/x17/clk
    SLICE_X62Y59         FDCE                                         r  u_top_core/u_register_file/x17/data_reg[9]/C
                         clock pessimism              0.280    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X62Y59         FDCE (Setup_fdce_C_D)       -0.045    15.223    u_top_core/u_register_file/x17/data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                         -15.441    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.200ns  (required time - arrival time)
  Source:                 U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x1/data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.807ns  (logic 3.983ns (40.615%)  route 5.824ns (59.385%))
  Logic Levels:           8  (LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.878     5.641    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     8.095 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.786     9.881    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_10_7[0]
    SLICE_X66Y103        LUT6 (Prop_lut6_I5_O)        0.124    10.005 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    10.005    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_22_n_0
    SLICE_X66Y103        MUXF7 (Prop_muxf7_I1_O)      0.214    10.219 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.219    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_10_n_0
    SLICE_X66Y103        MUXF8 (Prop_muxf8_I1_O)      0.088    10.307 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           2.017    12.324    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X64Y51         LUT6 (Prop_lut6_I0_O)        0.319    12.643 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.643    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X64Y51         MUXF7 (Prop_muxf7_I0_O)      0.238    12.881 r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           0.786    13.668    U_localbus/U_top_vgacontroller/vga_qout_sel[11]
    SLICE_X67Y42         LUT5 (Prop_lut5_I0_O)        0.298    13.966 r  U_localbus/U_top_vgacontroller/data[11]_i_3/O
                         net (fo=1, routed)           0.263    14.229    u_top_core/u_top_memoryaccess/data_reg[12][3]
    SLICE_X67Y42         LUT6 (Prop_lut6_I1_O)        0.124    14.353 r  u_top_core/u_top_memoryaccess/data[11]_i_2/O
                         net (fo=1, routed)           0.154    14.507    u_top_core/u_top_memoryaccess/mem_out_mw[11]
    SLICE_X67Y42         LUT5 (Prop_lut5_I2_O)        0.124    14.631 r  u_top_core/u_top_memoryaccess/data[11]_i_1/O
                         net (fo=31, routed)          0.817    15.448    u_top_core/u_register_file/x1/D[11]
    SLICE_X62Y39         FDCE                                         r  u_top_core/u_register_file/x1/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.551    15.034    u_top_core/u_register_file/x1/clk
    SLICE_X62Y39         FDCE                                         r  u_top_core/u_register_file/x1/data_reg[11]/C
                         clock pessimism              0.280    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X62Y39         FDCE (Setup_fdce_C_D)       -0.031    15.247    u_top_core/u_register_file/x1/data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                         -15.448    
  -------------------------------------------------------------------
                         slack                                 -0.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.768%)  route 0.265ns (65.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.585     1.532    u_top_core/u_top_execute/clk
    SLICE_X70Y43         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y43         FDCE (Prop_fdce_C_Q)         0.141     1.673 r  u_top_core/u_top_execute/latch_execute_reg[90]/Q
                         net (fo=1, routed)           0.265     1.937    u_top_core/u_top_memoryaccess/Q[54]
    SLICE_X67Y51         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.851     2.045    u_top_core/u_top_memoryaccess/clk
    SLICE_X67Y51         FDCE                                         r  u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[58]/C
                         clock pessimism             -0.247     1.798    
    SLICE_X67Y51         FDCE (Hold_fdce_C_D)         0.070     1.868    u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.277%)  route 0.164ns (53.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.610     1.557    u_top_core/u_top_execute/clk
    SLICE_X91Y45         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  u_top_core/u_top_execute/latch_execute_reg[31]/Q
                         net (fo=1, routed)           0.164     1.862    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3_0[26]
    RAMB36_X4Y9          RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.922     2.117    U_localbus/U_data_memory/U_ram/clk
    RAMB36_X4Y9          RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.616    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.771    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.625%)  route 0.160ns (49.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.611     1.558    u_top_core/u_top_execute/clk
    SLICE_X90Y48         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDCE (Prop_fdce_C_Q)         0.164     1.722 r  u_top_core/u_top_execute/latch_execute_reg[36]/Q
                         net (fo=1, routed)           0.160     1.882    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3_0[31]
    RAMB36_X4Y9          RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.922     2.117    U_localbus/U_data_memory/U_ram/clk
    RAMB36_X4Y9          RAMB36E1                                     r  U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.616    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     1.771    U_localbus/U_data_memory/U_ram/genblk1[1].RAM_reg_3
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.585     1.532    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/clk
    SLICE_X69Y46         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y46         FDCE (Prop_fdce_C_Q)         0.141     1.673 r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1_reg[7]/Q
                         net (fo=1, routed)           0.056     1.729    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1[7]
    SLICE_X69Y46         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.852     2.046    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/clk
    SLICE_X69Y46         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[7]/C
                         clock pessimism             -0.514     1.532    
    SLICE_X69Y46         FDCE (Hold_fdce_C_D)         0.078     1.610    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.584     1.531    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/clk
    SLICE_X65Y49         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1_reg[8]/Q
                         net (fo=1, routed)           0.056     1.728    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1[8]
    SLICE_X65Y49         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.852     2.046    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/clk
    SLICE_X65Y49         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[8]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X65Y49         FDCE (Hold_fdce_C_D)         0.078     1.609    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.585     1.532    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/clk
    SLICE_X69Y46         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y46         FDCE (Prop_fdce_C_Q)         0.141     1.673 r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1_reg[3]/Q
                         net (fo=1, routed)           0.056     1.729    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1[3]
    SLICE_X69Y46         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.852     2.046    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/clk
    SLICE_X69Y46         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[3]/C
                         clock pessimism             -0.514     1.532    
    SLICE_X69Y46         FDCE (Hold_fdce_C_D)         0.076     1.608    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.584     1.531    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/clk
    SLICE_X65Y49         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1_reg[4]/Q
                         net (fo=1, routed)           0.056     1.728    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1[4]
    SLICE_X65Y49         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.852     2.046    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/clk
    SLICE_X65Y49         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[4]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X65Y49         FDCE (Hold_fdce_C_D)         0.076     1.607    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.585     1.532    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/clk
    SLICE_X69Y46         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y46         FDCE (Prop_fdce_C_Q)         0.141     1.673 r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.729    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1[0]
    SLICE_X69Y46         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.852     2.046    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/clk
    SLICE_X69Y46         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[0]/C
                         clock pessimism             -0.514     1.532    
    SLICE_X69Y46         FDCE (Hold_fdce_C_D)         0.075     1.607    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.584     1.531    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/clk
    SLICE_X65Y49         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDCE (Prop_fdce_C_Q)         0.141     1.672 r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1_reg[10]/Q
                         net (fo=1, routed)           0.056     1.728    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync1[10]
    SLICE_X65Y49         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.852     2.046    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/clk
    SLICE_X65Y49         FDCE                                         r  U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[10]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X65Y49         FDCE (Hold_fdce_C_D)         0.075     1.606    U_localbus/U_top_gpio/U_fnc_gpio/U_sync/sync2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_top_core/u_top_execute/latch_execute_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.582%)  route 0.352ns (71.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.582     1.529    u_top_core/u_top_execute/clk
    SLICE_X70Y37         FDCE                                         r  u_top_core/u_top_execute/latch_execute_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y37         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  u_top_core/u_top_execute/latch_execute_reg[15]/Q
                         net (fo=76, routed)          0.352     2.022    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/dina[7]
    RAMB36_X3Y7          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.888     2.083    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X3Y7          RAMB36E1                                     r  U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.602    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.898    U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y2   U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y5   U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y5   U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y3   U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y0   U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y0   U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y1   U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y1   U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y6   U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y5   U_localbus/U_top_vgacontroller/U_vram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X86Y30  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X86Y30  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y30  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y30  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y30  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y37  u_top_core/u_instruction_decode/u_o1/buffer_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y37  u_top_core/u_instruction_decode/u_o1/buffer_reg_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X75Y33  u_top_core/u_top_execute/latch_execute_reg[71]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X72Y33  u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X74Y33  u_top_core/u_instruction_decode/u_o3/buffer_reg_reg[19]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X86Y30  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X86Y30  u_inst_memory/U_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X86Y37  u_top_core/u_top_execute/latch_execute_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X73Y42  u_top_core/u_top_execute/latch_execute_reg[106]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X73Y42  u_top_core/u_top_execute/latch_execute_reg[108]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X73Y42  u_top_core/u_top_execute/latch_execute_reg[109]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X85Y35  u_top_core/u_top_execute/latch_execute_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X73Y42  u_top_core/u_top_execute/latch_execute_reg[110]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X73Y42  u_top_core/u_top_execute/latch_execute_reg[111]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y32  u_top_core/u_top_execute/latch_execute_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x5/data_reg[23]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 0.580ns (8.270%)  route 6.433ns (91.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.711     5.473    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456     5.929 r  rst_n_reg/Q
                         net (fo=16, routed)          1.020     6.949    u_top_core/u_register_file/x3/data_reg[0]_0
    SLICE_X60Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.073 f  u_top_core/u_register_file/x3/data[15]_i_2/O
                         net (fo=124, routed)         5.414    12.487    u_top_core/u_register_file/x5/data_reg[0]_0
    SLICE_X89Y47         FDCE                                         f  u_top_core/u_register_file/x5/data_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.561    15.044    u_top_core/u_register_file/x5/clk
    SLICE_X89Y47         FDCE                                         r  u_top_core/u_register_file/x5/data_reg[23]/C
                         clock pessimism              0.394    15.438    
                         clock uncertainty           -0.035    15.403    
    SLICE_X89Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.998    u_top_core/u_register_file/x5/data_reg[23]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -12.487    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x5/data_reg[24]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 0.580ns (8.270%)  route 6.433ns (91.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.711     5.473    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456     5.929 r  rst_n_reg/Q
                         net (fo=16, routed)          1.020     6.949    u_top_core/u_register_file/x3/data_reg[0]_0
    SLICE_X60Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.073 f  u_top_core/u_register_file/x3/data[15]_i_2/O
                         net (fo=124, routed)         5.414    12.487    u_top_core/u_register_file/x5/data_reg[0]_0
    SLICE_X89Y47         FDCE                                         f  u_top_core/u_register_file/x5/data_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.561    15.044    u_top_core/u_register_file/x5/clk
    SLICE_X89Y47         FDCE                                         r  u_top_core/u_register_file/x5/data_reg[24]/C
                         clock pessimism              0.394    15.438    
                         clock uncertainty           -0.035    15.403    
    SLICE_X89Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.998    u_top_core/u_register_file/x5/data_reg[24]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -12.487    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x5/data_reg[26]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 0.580ns (8.270%)  route 6.433ns (91.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.711     5.473    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456     5.929 r  rst_n_reg/Q
                         net (fo=16, routed)          1.020     6.949    u_top_core/u_register_file/x3/data_reg[0]_0
    SLICE_X60Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.073 f  u_top_core/u_register_file/x3/data[15]_i_2/O
                         net (fo=124, routed)         5.414    12.487    u_top_core/u_register_file/x5/data_reg[0]_0
    SLICE_X89Y47         FDCE                                         f  u_top_core/u_register_file/x5/data_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.561    15.044    u_top_core/u_register_file/x5/clk
    SLICE_X89Y47         FDCE                                         r  u_top_core/u_register_file/x5/data_reg[26]/C
                         clock pessimism              0.394    15.438    
                         clock uncertainty           -0.035    15.403    
    SLICE_X89Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.998    u_top_core/u_register_file/x5/data_reg[26]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -12.487    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.650ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x9/data_reg[26]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.580ns (8.437%)  route 6.295ns (91.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.711     5.473    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456     5.929 r  rst_n_reg/Q
                         net (fo=16, routed)          1.020     6.949    u_top_core/u_register_file/x3/data_reg[0]_0
    SLICE_X60Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.073 f  u_top_core/u_register_file/x3/data[15]_i_2/O
                         net (fo=124, routed)         5.275    12.348    u_top_core/u_register_file/x9/data_reg[20]_0
    SLICE_X89Y49         FDCE                                         f  u_top_core/u_register_file/x9/data_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.561    15.044    u_top_core/u_register_file/x9/clk
    SLICE_X89Y49         FDCE                                         r  u_top_core/u_register_file/x9/data_reg[26]/C
                         clock pessimism              0.394    15.438    
                         clock uncertainty           -0.035    15.403    
    SLICE_X89Y49         FDCE (Recov_fdce_C_CLR)     -0.405    14.998    u_top_core/u_register_file/x9/data_reg[26]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                  2.650    

Slack (MET) :             2.809ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x31/data_reg[23]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 0.580ns (8.803%)  route 6.009ns (91.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.711     5.473    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456     5.929 r  rst_n_reg/Q
                         net (fo=16, routed)          1.521     7.451    u_top_core/u_register_file/x27/data_reg[0]_0
    SLICE_X65Y38         LUT1 (Prop_lut1_I0_O)        0.124     7.575 f  u_top_core/u_register_file/x27/data[27]_i_1/O
                         net (fo=124, routed)         4.488    12.062    u_top_core/u_register_file/x31/data_reg[0]_0
    SLICE_X85Y51         FDCE                                         f  u_top_core/u_register_file/x31/data_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.550    15.032    u_top_core/u_register_file/x31/clk
    SLICE_X85Y51         FDCE                                         r  u_top_core/u_register_file/x31/data_reg[23]/C
                         clock pessimism              0.280    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X85Y51         FDCE (Recov_fdce_C_CLR)     -0.405    14.872    u_top_core/u_register_file/x31/data_reg[23]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                  2.809    

Slack (MET) :             2.809ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x31/data_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 0.580ns (8.803%)  route 6.009ns (91.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.711     5.473    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456     5.929 r  rst_n_reg/Q
                         net (fo=16, routed)          1.521     7.451    u_top_core/u_register_file/x27/data_reg[0]_0
    SLICE_X65Y38         LUT1 (Prop_lut1_I0_O)        0.124     7.575 f  u_top_core/u_register_file/x27/data[27]_i_1/O
                         net (fo=124, routed)         4.488    12.062    u_top_core/u_register_file/x31/data_reg[0]_0
    SLICE_X85Y51         FDCE                                         f  u_top_core/u_register_file/x31/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.550    15.032    u_top_core/u_register_file/x31/clk
    SLICE_X85Y51         FDCE                                         r  u_top_core/u_register_file/x31/data_reg[5]/C
                         clock pessimism              0.280    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X85Y51         FDCE (Recov_fdce_C_CLR)     -0.405    14.872    u_top_core/u_register_file/x31/data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                  2.809    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 0.580ns (8.867%)  route 5.961ns (91.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.711     5.473    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456     5.929 r  rst_n_reg/Q
                         net (fo=16, routed)          1.955     7.885    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[20]_0
    SLICE_X84Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.009 f  u_top_core/u_instruction_decode/u_o5/FSM_onehot_current[4]_i_1/O
                         net (fo=108, routed)         4.006    12.014    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[21]_1
    SLICE_X66Y58         FDCE                                         f  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.543    15.025    u_top_core/u_instruction_decode/u_o4/clk
    SLICE_X66Y58         FDCE                                         r  u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[6]/C
                         clock pessimism              0.280    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X66Y58         FDCE (Recov_fdce_C_CLR)     -0.319    14.951    u_top_core/u_instruction_decode/u_o4/buffer_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 0.580ns (8.867%)  route 5.961ns (91.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.711     5.473    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456     5.929 r  rst_n_reg/Q
                         net (fo=16, routed)          1.955     7.885    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[20]_0
    SLICE_X84Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.009 f  u_top_core/u_instruction_decode/u_o5/FSM_onehot_current[4]_i_1/O
                         net (fo=108, routed)         4.006    12.014    u_top_core/u_instruction_decode/u_o5/rst_n_reg
    SLICE_X66Y58         FDCE                                         f  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.543    15.025    u_top_core/u_instruction_decode/u_o5/clk
    SLICE_X66Y58         FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[10]/C
                         clock pessimism              0.280    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X66Y58         FDCE (Recov_fdce_C_CLR)     -0.319    14.951    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 0.580ns (8.867%)  route 5.961ns (91.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.711     5.473    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456     5.929 r  rst_n_reg/Q
                         net (fo=16, routed)          1.955     7.885    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[20]_0
    SLICE_X84Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.009 f  u_top_core/u_instruction_decode/u_o5/FSM_onehot_current[4]_i_1/O
                         net (fo=108, routed)         4.006    12.014    u_top_core/u_instruction_decode/u_o5/rst_n_reg
    SLICE_X66Y58         FDCE                                         f  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.543    15.025    u_top_core/u_instruction_decode/u_o5/clk
    SLICE_X66Y58         FDCE                                         r  u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[6]/C
                         clock pessimism              0.280    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X66Y58         FDCE (Recov_fdce_C_CLR)     -0.319    14.951    u_top_core/u_instruction_decode/u_o5/buffer_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x9/data_reg[23]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 0.580ns (9.164%)  route 5.749ns (90.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.711     5.473    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456     5.929 r  rst_n_reg/Q
                         net (fo=16, routed)          1.020     6.949    u_top_core/u_register_file/x3/data_reg[0]_0
    SLICE_X60Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.073 f  u_top_core/u_register_file/x3/data[15]_i_2/O
                         net (fo=124, routed)         4.729    11.802    u_top_core/u_register_file/x9/data_reg[20]_0
    SLICE_X89Y52         FDCE                                         f  u_top_core/u_register_file/x9/data_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.550    15.032    u_top_core/u_register_file/x9/clk
    SLICE_X89Y52         FDCE                                         r  u_top_core/u_register_file/x9/data_reg[23]/C
                         clock pessimism              0.280    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X89Y52         FDCE (Recov_fdce_C_CLR)     -0.405    14.872    u_top_core/u_register_file/x9/data_reg[23]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                  3.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x20/data_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.429%)  route 0.545ns (74.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.573     1.520    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_n_reg/Q
                         net (fo=16, routed)          0.358     2.019    u_top_core/u_register_file/x22/data_reg[31]_0
    SLICE_X60Y37         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  u_top_core/u_register_file/x22/data[22]_i_1/O
                         net (fo=124, routed)         0.187     2.251    u_top_core/u_register_file/x20/data_reg[31]_0
    SLICE_X66Y37         FDCE                                         f  u_top_core/u_register_file/x20/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.847     2.041    u_top_core/u_register_file/x20/clk
    SLICE_X66Y37         FDCE                                         r  u_top_core/u_register_file/x20/data_reg[0]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X66Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.494    u_top_core/u_register_file/x20/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x20/data_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.429%)  route 0.545ns (74.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.573     1.520    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_n_reg/Q
                         net (fo=16, routed)          0.358     2.019    u_top_core/u_register_file/x22/data_reg[31]_0
    SLICE_X60Y37         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  u_top_core/u_register_file/x22/data[22]_i_1/O
                         net (fo=124, routed)         0.187     2.251    u_top_core/u_register_file/x20/data_reg[31]_0
    SLICE_X66Y37         FDCE                                         f  u_top_core/u_register_file/x20/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.847     2.041    u_top_core/u_register_file/x20/clk
    SLICE_X66Y37         FDCE                                         r  u_top_core/u_register_file/x20/data_reg[1]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X66Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.494    u_top_core/u_register_file/x20/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x20/data_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.429%)  route 0.545ns (74.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.573     1.520    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_n_reg/Q
                         net (fo=16, routed)          0.358     2.019    u_top_core/u_register_file/x22/data_reg[31]_0
    SLICE_X60Y37         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  u_top_core/u_register_file/x22/data[22]_i_1/O
                         net (fo=124, routed)         0.187     2.251    u_top_core/u_register_file/x20/data_reg[31]_0
    SLICE_X66Y37         FDCE                                         f  u_top_core/u_register_file/x20/data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.847     2.041    u_top_core/u_register_file/x20/clk
    SLICE_X66Y37         FDCE                                         r  u_top_core/u_register_file/x20/data_reg[2]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X66Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.494    u_top_core/u_register_file/x20/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x8/data_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.812%)  route 0.508ns (73.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.573     1.520    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_n_reg/Q
                         net (fo=16, routed)          0.351     2.011    u_top_core/u_register_file/x14/data_reg[31]_0
    SLICE_X61Y37         LUT1 (Prop_lut1_I0_O)        0.045     2.056 f  u_top_core/u_register_file/x14/data[18]_i_1/O
                         net (fo=124, routed)         0.157     2.214    u_top_core/u_register_file/x8/data_reg[18]_0
    SLICE_X61Y37         FDCE                                         f  u_top_core/u_register_file/x8/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.847     2.041    u_top_core/u_register_file/x8/clk
    SLICE_X61Y37         FDCE                                         r  u_top_core/u_register_file/x8/data_reg[1]/C
                         clock pessimism             -0.499     1.542    
    SLICE_X61Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.450    u_top_core/u_register_file/x8/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x12/data_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.681%)  route 0.511ns (73.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.573     1.520    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_n_reg/Q
                         net (fo=16, routed)          0.351     2.011    u_top_core/u_register_file/x14/data_reg[31]_0
    SLICE_X61Y37         LUT1 (Prop_lut1_I0_O)        0.045     2.056 f  u_top_core/u_register_file/x14/data[18]_i_1/O
                         net (fo=124, routed)         0.161     2.217    u_top_core/u_register_file/x12/data_reg[31]_0
    SLICE_X61Y36         FDCE                                         f  u_top_core/u_register_file/x12/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.846     2.040    u_top_core/u_register_file/x12/clk
    SLICE_X61Y36         FDCE                                         r  u_top_core/u_register_file/x12/data_reg[1]/C
                         clock pessimism             -0.499     1.541    
    SLICE_X61Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    u_top_core/u_register_file/x12/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x10/data_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.628%)  route 0.513ns (73.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.573     1.520    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_n_reg/Q
                         net (fo=16, routed)          0.351     2.011    u_top_core/u_register_file/x14/data_reg[31]_0
    SLICE_X61Y37         LUT1 (Prop_lut1_I0_O)        0.045     2.056 f  u_top_core/u_register_file/x14/data[18]_i_1/O
                         net (fo=124, routed)         0.162     2.218    u_top_core/u_register_file/x10/data_reg[31]_0
    SLICE_X63Y37         FDCE                                         f  u_top_core/u_register_file/x10/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.847     2.041    u_top_core/u_register_file/x10/clk
    SLICE_X63Y37         FDCE                                         r  u_top_core/u_register_file/x10/data_reg[0]/C
                         clock pessimism             -0.499     1.542    
    SLICE_X63Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.450    u_top_core/u_register_file/x10/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x10/data_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.628%)  route 0.513ns (73.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.573     1.520    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_n_reg/Q
                         net (fo=16, routed)          0.351     2.011    u_top_core/u_register_file/x14/data_reg[31]_0
    SLICE_X61Y37         LUT1 (Prop_lut1_I0_O)        0.045     2.056 f  u_top_core/u_register_file/x14/data[18]_i_1/O
                         net (fo=124, routed)         0.162     2.218    u_top_core/u_register_file/x10/data_reg[31]_0
    SLICE_X63Y37         FDCE                                         f  u_top_core/u_register_file/x10/data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.847     2.041    u_top_core/u_register_file/x10/clk
    SLICE_X63Y37         FDCE                                         r  u_top_core/u_register_file/x10/data_reg[2]/C
                         clock pessimism             -0.499     1.542    
    SLICE_X63Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.450    u_top_core/u_register_file/x10/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x14/data_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.515%)  route 0.515ns (73.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.573     1.520    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_n_reg/Q
                         net (fo=16, routed)          0.351     2.011    u_top_core/u_register_file/x14/data_reg[31]_0
    SLICE_X61Y37         LUT1 (Prop_lut1_I0_O)        0.045     2.056 f  u_top_core/u_register_file/x14/data[18]_i_1/O
                         net (fo=124, routed)         0.165     2.221    u_top_core/u_register_file/x14/rst_n_reg
    SLICE_X60Y36         FDCE                                         f  u_top_core/u_register_file/x14/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.846     2.040    u_top_core/u_register_file/x14/clk
    SLICE_X60Y36         FDCE                                         r  u_top_core/u_register_file/x14/data_reg[1]/C
                         clock pessimism             -0.499     1.541    
    SLICE_X60Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    u_top_core/u_register_file/x14/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x15/data_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.370%)  route 0.547ns (74.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.573     1.520    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_n_reg/Q
                         net (fo=16, routed)          0.352     2.012    u_top_core/u_register_file/x11/data_reg[0]_0
    SLICE_X61Y37         LUT1 (Prop_lut1_I0_O)        0.045     2.057 f  u_top_core/u_register_file/x11/data[19]_i_1/O
                         net (fo=124, routed)         0.196     2.253    u_top_core/u_register_file/x15/data_reg[0]_0
    SLICE_X62Y37         FDCE                                         f  u_top_core/u_register_file/x15/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.847     2.041    u_top_core/u_register_file/x15/clk
    SLICE_X62Y37         FDCE                                         r  u_top_core/u_register_file/x15/data_reg[1]/C
                         clock pessimism             -0.499     1.542    
    SLICE_X62Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    u_top_core/u_register_file/x15/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_core/u_register_file/x7/data_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.186ns (18.722%)  route 0.807ns (81.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.573     1.520    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_n_reg/Q
                         net (fo=16, routed)          0.444     2.105    u_top_core/u_register_file/x3/data_reg[0]_0
    SLICE_X60Y37         LUT1 (Prop_lut1_I0_O)        0.045     2.150 f  u_top_core/u_register_file/x3/data[15]_i_2/O
                         net (fo=124, routed)         0.364     2.513    u_top_core/u_register_file/x7/data_reg[0]_0
    SLICE_X62Y50         FDCE                                         f  u_top_core/u_register_file/x7/data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.851     2.045    u_top_core/u_register_file/x7/clk
    SLICE_X62Y50         FDCE                                         r  u_top_core/u_register_file/x7/data_reg[14]/C
                         clock pessimism             -0.247     1.798    
    SLICE_X62Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.731    u_top_core/u_register_file/x7/data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.782    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  pixelclk_clk_wiz_0

Setup :           41  Failing Endpoints,  Worst Slack       -5.775ns,  Total Violation     -233.444ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.809ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.775ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[16]/CLR
                            (recovery check against rising-edge clock pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.526ns  (pixelclk_clk_wiz_0 rise@210.526ns - clk rise@210.000ns)
  Data Path Delay:        1.596ns  (logic 0.580ns (36.337%)  route 1.016ns (63.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 212.067 - 210.526 ) 
    Source Clock Delay      (SCD):    5.473ns = ( 215.473 - 210.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      210.000   210.000 r  
    Y9                                                0.000   210.000 r  clk (IN)
                         net (fo=0)                   0.000   210.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   211.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171   213.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   213.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.711   215.473    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456   215.929 r  rst_n_reg/Q
                         net (fo=16, routed)          0.317   216.246    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg_0
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.124   216.370 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/buffer_reg[31]_i_1/O
                         net (fo=42, routed)          0.699   217.070    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/rst_n_reg
    SLICE_X58Y30         FDCE                                         f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                    210.526   210.526 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   210.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.609   212.136    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   208.710 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   210.435    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   210.526 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.540   212.067    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y30         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[16]/C
                         clock pessimism              0.000   212.067    
                         clock uncertainty           -0.453   211.614    
    SLICE_X58Y30         FDCE (Recov_fdce_C_CLR)     -0.319   211.295    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[16]
  -------------------------------------------------------------------
                         required time                        211.295    
                         arrival time                        -217.070    
  -------------------------------------------------------------------
                         slack                                 -5.775    

Slack (VIOLATED) :        -5.775ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[17]/CLR
                            (recovery check against rising-edge clock pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.526ns  (pixelclk_clk_wiz_0 rise@210.526ns - clk rise@210.000ns)
  Data Path Delay:        1.596ns  (logic 0.580ns (36.337%)  route 1.016ns (63.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 212.067 - 210.526 ) 
    Source Clock Delay      (SCD):    5.473ns = ( 215.473 - 210.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      210.000   210.000 r  
    Y9                                                0.000   210.000 r  clk (IN)
                         net (fo=0)                   0.000   210.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   211.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171   213.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   213.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.711   215.473    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456   215.929 r  rst_n_reg/Q
                         net (fo=16, routed)          0.317   216.246    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg_0
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.124   216.370 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/buffer_reg[31]_i_1/O
                         net (fo=42, routed)          0.699   217.070    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/rst_n_reg
    SLICE_X58Y30         FDCE                                         f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                    210.526   210.526 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   210.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.609   212.136    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   208.710 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   210.435    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   210.526 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.540   212.067    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y30         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[17]/C
                         clock pessimism              0.000   212.067    
                         clock uncertainty           -0.453   211.614    
    SLICE_X58Y30         FDCE (Recov_fdce_C_CLR)     -0.319   211.295    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[17]
  -------------------------------------------------------------------
                         required time                        211.295    
                         arrival time                        -217.070    
  -------------------------------------------------------------------
                         slack                                 -5.775    

Slack (VIOLATED) :        -5.775ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[18]/CLR
                            (recovery check against rising-edge clock pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.526ns  (pixelclk_clk_wiz_0 rise@210.526ns - clk rise@210.000ns)
  Data Path Delay:        1.596ns  (logic 0.580ns (36.337%)  route 1.016ns (63.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 212.067 - 210.526 ) 
    Source Clock Delay      (SCD):    5.473ns = ( 215.473 - 210.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      210.000   210.000 r  
    Y9                                                0.000   210.000 r  clk (IN)
                         net (fo=0)                   0.000   210.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   211.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171   213.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   213.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.711   215.473    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456   215.929 r  rst_n_reg/Q
                         net (fo=16, routed)          0.317   216.246    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg_0
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.124   216.370 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/buffer_reg[31]_i_1/O
                         net (fo=42, routed)          0.699   217.070    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/rst_n_reg
    SLICE_X58Y30         FDCE                                         f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                    210.526   210.526 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   210.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.609   212.136    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   208.710 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   210.435    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   210.526 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.540   212.067    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y30         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[18]/C
                         clock pessimism              0.000   212.067    
                         clock uncertainty           -0.453   211.614    
    SLICE_X58Y30         FDCE (Recov_fdce_C_CLR)     -0.319   211.295    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[18]
  -------------------------------------------------------------------
                         required time                        211.295    
                         arrival time                        -217.070    
  -------------------------------------------------------------------
                         slack                                 -5.775    

Slack (VIOLATED) :        -5.774ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg/CLR
                            (recovery check against rising-edge clock pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.526ns  (pixelclk_clk_wiz_0 rise@210.526ns - clk rise@210.000ns)
  Data Path Delay:        1.505ns  (logic 0.580ns (38.531%)  route 0.925ns (61.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 212.063 - 210.526 ) 
    Source Clock Delay      (SCD):    5.473ns = ( 215.473 - 210.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      210.000   210.000 r  
    Y9                                                0.000   210.000 r  clk (IN)
                         net (fo=0)                   0.000   210.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   211.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171   213.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   213.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.711   215.473    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456   215.929 r  rst_n_reg/Q
                         net (fo=16, routed)          0.317   216.246    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg_0
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.124   216.370 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/buffer_reg[31]_i_1/O
                         net (fo=42, routed)          0.608   216.979    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/rst_n_reg
    SLICE_X59Y26         FDCE                                         f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                    210.526   210.526 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   210.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.609   212.136    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   208.710 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   210.435    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   210.526 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.536   212.063    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X59Y26         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg/C
                         clock pessimism              0.000   212.063    
                         clock uncertainty           -0.453   211.610    
    SLICE_X59Y26         FDCE (Recov_fdce_C_CLR)     -0.405   211.205    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg
  -------------------------------------------------------------------
                         required time                        211.205    
                         arrival time                        -216.979    
  -------------------------------------------------------------------
                         slack                                 -5.774    

Slack (VIOLATED) :        -5.771ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[0]/CLR
                            (recovery check against rising-edge clock pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.526ns  (pixelclk_clk_wiz_0 rise@210.526ns - clk rise@210.000ns)
  Data Path Delay:        1.505ns  (logic 0.580ns (38.531%)  route 0.925ns (61.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 212.066 - 210.526 ) 
    Source Clock Delay      (SCD):    5.473ns = ( 215.473 - 210.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      210.000   210.000 r  
    Y9                                                0.000   210.000 r  clk (IN)
                         net (fo=0)                   0.000   210.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   211.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171   213.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   213.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.711   215.473    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456   215.929 r  rst_n_reg/Q
                         net (fo=16, routed)          0.317   216.246    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg_0
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.124   216.370 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/buffer_reg[31]_i_1/O
                         net (fo=42, routed)          0.608   216.979    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/rst_n_reg
    SLICE_X59Y28         FDCE                                         f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                    210.526   210.526 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   210.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.609   212.136    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   208.710 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   210.435    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   210.526 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.539   212.066    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X59Y28         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[0]/C
                         clock pessimism              0.000   212.066    
                         clock uncertainty           -0.453   211.613    
    SLICE_X59Y28         FDCE (Recov_fdce_C_CLR)     -0.405   211.208    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[0]
  -------------------------------------------------------------------
                         required time                        211.208    
                         arrival time                        -216.979    
  -------------------------------------------------------------------
                         slack                                 -5.771    

Slack (VIOLATED) :        -5.771ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[1]/CLR
                            (recovery check against rising-edge clock pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.526ns  (pixelclk_clk_wiz_0 rise@210.526ns - clk rise@210.000ns)
  Data Path Delay:        1.505ns  (logic 0.580ns (38.531%)  route 0.925ns (61.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 212.066 - 210.526 ) 
    Source Clock Delay      (SCD):    5.473ns = ( 215.473 - 210.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      210.000   210.000 r  
    Y9                                                0.000   210.000 r  clk (IN)
                         net (fo=0)                   0.000   210.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   211.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171   213.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   213.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.711   215.473    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456   215.929 r  rst_n_reg/Q
                         net (fo=16, routed)          0.317   216.246    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg_0
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.124   216.370 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/buffer_reg[31]_i_1/O
                         net (fo=42, routed)          0.608   216.979    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/rst_n_reg
    SLICE_X59Y28         FDCE                                         f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                    210.526   210.526 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   210.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.609   212.136    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   208.710 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   210.435    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   210.526 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.539   212.066    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X59Y28         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[1]/C
                         clock pessimism              0.000   212.066    
                         clock uncertainty           -0.453   211.613    
    SLICE_X59Y28         FDCE (Recov_fdce_C_CLR)     -0.405   211.208    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[1]
  -------------------------------------------------------------------
                         required time                        211.208    
                         arrival time                        -216.979    
  -------------------------------------------------------------------
                         slack                                 -5.771    

Slack (VIOLATED) :        -5.770ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[4]/CLR
                            (recovery check against rising-edge clock pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.526ns  (pixelclk_clk_wiz_0 rise@210.526ns - clk rise@210.000ns)
  Data Path Delay:        1.503ns  (logic 0.580ns (38.599%)  route 0.923ns (61.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 212.064 - 210.526 ) 
    Source Clock Delay      (SCD):    5.473ns = ( 215.473 - 210.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      210.000   210.000 r  
    Y9                                                0.000   210.000 r  clk (IN)
                         net (fo=0)                   0.000   210.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   211.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171   213.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   213.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.711   215.473    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456   215.929 r  rst_n_reg/Q
                         net (fo=16, routed)          0.317   216.246    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg_0
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.124   216.370 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/buffer_reg[31]_i_1/O
                         net (fo=42, routed)          0.606   216.976    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/rst_n_reg
    SLICE_X56Y27         FDCE                                         f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                    210.526   210.526 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   210.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.609   212.136    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   208.710 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   210.435    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   210.526 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.537   212.064    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X56Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[4]/C
                         clock pessimism              0.000   212.064    
                         clock uncertainty           -0.453   211.611    
    SLICE_X56Y27         FDCE (Recov_fdce_C_CLR)     -0.405   211.206    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[4]
  -------------------------------------------------------------------
                         required time                        211.206    
                         arrival time                        -216.976    
  -------------------------------------------------------------------
                         slack                                 -5.770    

Slack (VIOLATED) :        -5.770ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[5]/CLR
                            (recovery check against rising-edge clock pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.526ns  (pixelclk_clk_wiz_0 rise@210.526ns - clk rise@210.000ns)
  Data Path Delay:        1.503ns  (logic 0.580ns (38.599%)  route 0.923ns (61.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 212.064 - 210.526 ) 
    Source Clock Delay      (SCD):    5.473ns = ( 215.473 - 210.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      210.000   210.000 r  
    Y9                                                0.000   210.000 r  clk (IN)
                         net (fo=0)                   0.000   210.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   211.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171   213.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   213.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.711   215.473    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456   215.929 r  rst_n_reg/Q
                         net (fo=16, routed)          0.317   216.246    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg_0
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.124   216.370 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/buffer_reg[31]_i_1/O
                         net (fo=42, routed)          0.606   216.976    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/rst_n_reg
    SLICE_X56Y27         FDCE                                         f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                    210.526   210.526 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   210.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.609   212.136    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   208.710 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   210.435    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   210.526 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.537   212.064    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X56Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[5]/C
                         clock pessimism              0.000   212.064    
                         clock uncertainty           -0.453   211.611    
    SLICE_X56Y27         FDCE (Recov_fdce_C_CLR)     -0.405   211.206    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[5]
  -------------------------------------------------------------------
                         required time                        211.206    
                         arrival time                        -216.976    
  -------------------------------------------------------------------
                         slack                                 -5.770    

Slack (VIOLATED) :        -5.770ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[9]/CLR
                            (recovery check against rising-edge clock pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.526ns  (pixelclk_clk_wiz_0 rise@210.526ns - clk rise@210.000ns)
  Data Path Delay:        1.503ns  (logic 0.580ns (38.599%)  route 0.923ns (61.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 212.064 - 210.526 ) 
    Source Clock Delay      (SCD):    5.473ns = ( 215.473 - 210.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      210.000   210.000 r  
    Y9                                                0.000   210.000 r  clk (IN)
                         net (fo=0)                   0.000   210.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   211.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171   213.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   213.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.711   215.473    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456   215.929 r  rst_n_reg/Q
                         net (fo=16, routed)          0.317   216.246    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg_0
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.124   216.370 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/buffer_reg[31]_i_1/O
                         net (fo=42, routed)          0.606   216.976    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/rst_n_reg
    SLICE_X56Y27         FDCE                                         f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                    210.526   210.526 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   210.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.609   212.136    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   208.710 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   210.435    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   210.526 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.537   212.064    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X56Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[9]/C
                         clock pessimism              0.000   212.064    
                         clock uncertainty           -0.453   211.611    
    SLICE_X56Y27         FDCE (Recov_fdce_C_CLR)     -0.405   211.206    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/horcount_reg[9]
  -------------------------------------------------------------------
                         required time                        211.206    
                         arrival time                        -216.976    
  -------------------------------------------------------------------
                         slack                                 -5.770    

Slack (VIOLATED) :        -5.766ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[4]/CLR
                            (recovery check against rising-edge clock pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.526ns  (pixelclk_clk_wiz_0 rise@210.526ns - clk rise@210.000ns)
  Data Path Delay:        1.498ns  (logic 0.580ns (38.711%)  route 0.918ns (61.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 212.064 - 210.526 ) 
    Source Clock Delay      (SCD):    5.473ns = ( 215.473 - 210.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      210.000   210.000 r  
    Y9                                                0.000   210.000 r  clk (IN)
                         net (fo=0)                   0.000   210.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   211.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171   213.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   213.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.711   215.473    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456   215.929 r  rst_n_reg/Q
                         net (fo=16, routed)          0.317   216.246    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg_0
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.124   216.370 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/buffer_reg[31]_i_1/O
                         net (fo=42, routed)          0.601   216.972    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/rst_n_reg
    SLICE_X57Y27         FDCE                                         f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                    210.526   210.526 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   210.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        1.609   212.136    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   208.710 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   210.435    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   210.526 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         1.537   212.064    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X57Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[4]/C
                         clock pessimism              0.000   212.064    
                         clock uncertainty           -0.453   211.611    
    SLICE_X57Y27         FDCE (Recov_fdce_C_CLR)     -0.405   211.206    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[4]
  -------------------------------------------------------------------
                         required time                        211.206    
                         arrival time                        -216.972    
  -------------------------------------------------------------------
                         slack                                 -5.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]/CLR
                            (removal check against rising-edge clock pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.299%)  route 0.326ns (63.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.573     1.520    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_n_reg/Q
                         net (fo=16, routed)          0.126     1.787    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg_0
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.832 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/buffer_reg[31]_i_1/O
                         net (fo=42, routed)          0.200     2.032    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/rst_n_reg
    SLICE_X58Y27         FDCE                                         f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.862     0.862    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.837     0.837    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.453     1.290    
    SLICE_X58Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.223    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[5]/CLR
                            (removal check against rising-edge clock pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.299%)  route 0.326ns (63.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.573     1.520    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_n_reg/Q
                         net (fo=16, routed)          0.126     1.787    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg_0
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.832 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/buffer_reg[31]_i_1/O
                         net (fo=42, routed)          0.200     2.032    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/rst_n_reg
    SLICE_X58Y27         FDCE                                         f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.862     0.862    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.837     0.837    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[5]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.453     1.290    
    SLICE_X58Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.223    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[6]/CLR
                            (removal check against rising-edge clock pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.299%)  route 0.326ns (63.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.573     1.520    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_n_reg/Q
                         net (fo=16, routed)          0.126     1.787    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg_0
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.832 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/buffer_reg[31]_i_1/O
                         net (fo=42, routed)          0.200     2.032    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/rst_n_reg
    SLICE_X58Y27         FDCE                                         f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.862     0.862    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.837     0.837    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[6]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.453     1.290    
    SLICE_X58Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.223    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[7]/CLR
                            (removal check against rising-edge clock pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.299%)  route 0.326ns (63.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.573     1.520    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_n_reg/Q
                         net (fo=16, routed)          0.126     1.787    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg_0
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.832 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/buffer_reg[31]_i_1/O
                         net (fo=42, routed)          0.200     2.032    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/rst_n_reg
    SLICE_X58Y27         FDCE                                         f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.862     0.862    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.837     0.837    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[7]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.453     1.290    
    SLICE_X58Y27         FDCE (Remov_fdce_C_CLR)     -0.067     1.223    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[2]/CLR
                            (removal check against rising-edge clock pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.299%)  route 0.326ns (63.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.573     1.520    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_n_reg/Q
                         net (fo=16, routed)          0.126     1.787    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg_0
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.832 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/buffer_reg[31]_i_1/O
                         net (fo=42, routed)          0.200     2.032    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/rst_n_reg
    SLICE_X59Y27         FDCE                                         f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.862     0.862    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.837     0.837    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X59Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[2]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.453     1.290    
    SLICE_X59Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.198    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[3]/CLR
                            (removal check against rising-edge clock pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.299%)  route 0.326ns (63.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.573     1.520    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_n_reg/Q
                         net (fo=16, routed)          0.126     1.787    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg_0
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.832 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/buffer_reg[31]_i_1/O
                         net (fo=42, routed)          0.200     2.032    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/rst_n_reg
    SLICE_X59Y27         FDCE                                         f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.862     0.862    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.837     0.837    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X59Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[3]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.453     1.290    
    SLICE_X59Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.198    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[5]/CLR
                            (removal check against rising-edge clock pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.299%)  route 0.326ns (63.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.573     1.520    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_n_reg/Q
                         net (fo=16, routed)          0.126     1.787    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg_0
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.832 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/buffer_reg[31]_i_1/O
                         net (fo=42, routed)          0.200     2.032    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/rst_n_reg
    SLICE_X59Y27         FDCE                                         f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.862     0.862    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.837     0.837    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X59Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[5]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.453     1.290    
    SLICE_X59Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.198    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[8]/CLR
                            (removal check against rising-edge clock pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.299%)  route 0.326ns (63.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.573     1.520    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_n_reg/Q
                         net (fo=16, routed)          0.126     1.787    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg_0
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.832 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/buffer_reg[31]_i_1/O
                         net (fo=42, routed)          0.200     2.032    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/rst_n_reg
    SLICE_X59Y27         FDCE                                         f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.862     0.862    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.837     0.837    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X59Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[8]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.453     1.290    
    SLICE_X59Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.198    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[9]/CLR
                            (removal check against rising-edge clock pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.299%)  route 0.326ns (63.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.573     1.520    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_n_reg/Q
                         net (fo=16, routed)          0.126     1.787    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg_0
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.832 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/buffer_reg[31]_i_1/O
                         net (fo=42, routed)          0.200     2.032    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/rst_n_reg
    SLICE_X59Y27         FDCE                                         f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.862     0.862    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.837     0.837    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X59Y27         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[9]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.453     1.290    
    SLICE_X59Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.198    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vercount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[12]/CLR
                            (removal check against rising-edge clock pixelclk_clk_wiz_0  {rise@0.000ns fall@21.053ns period=42.105ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelclk_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.111%)  route 0.376ns (66.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.573     1.520    clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_n_reg/Q
                         net (fo=16, routed)          0.126     1.787    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/vsync_reg_0
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.832 f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/buffer_reg[31]_i_1/O
                         net (fo=42, routed)          0.250     2.082    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/rst_n_reg
    SLICE_X58Y29         FDCE                                         f  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixelclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1782, routed)        0.862     0.862    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkout1_buf/O
                         net (fo=156, routed)         0.839     0.839    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/pixelclk
    SLICE_X58Y29         FDCE                                         r  U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[12]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.453     1.292    
    SLICE_X58Y29         FDCE (Remov_fdce_C_CLR)     -0.067     1.225    U_localbus/U_top_vgacontroller/U_fnc_vgacontroller/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.857    





