static int F_1 ( struct V_1 * V_2 )\r\n{\r\nint V_3 = 0 ;\r\nswitch ( F_2 ( V_2 ) ) {\r\ncase V_4 :\r\ncase V_5 :\r\nV_3 = F_3 (cam, {0x00 , 0x14}, {0x60 , 0x17},\r\n{0x0f , 0x18}, {0x50 , 0x19}) ;\r\nV_3 += F_4 ( V_2 , 0x12 , 0x8d ) ;\r\nV_3 += F_4 ( V_2 , 0x12 , 0x0d ) ;\r\nV_3 += F_4 ( V_2 , 0x11 , 0x00 ) ;\r\nV_3 += F_4 ( V_2 , 0x15 , 0x35 ) ;\r\nV_3 += F_4 ( V_2 , 0x16 , 0x03 ) ;\r\nV_3 += F_4 ( V_2 , 0x17 , 0x1c ) ;\r\nV_3 += F_4 ( V_2 , 0x18 , 0xbd ) ;\r\nV_3 += F_4 ( V_2 , 0x19 , 0x06 ) ;\r\nV_3 += F_4 ( V_2 , 0x1a , 0xf6 ) ;\r\nV_3 += F_4 ( V_2 , 0x1b , 0x04 ) ;\r\nV_3 += F_4 ( V_2 , 0x20 , 0x44 ) ;\r\nV_3 += F_4 ( V_2 , 0x23 , 0xee ) ;\r\nV_3 += F_4 ( V_2 , 0x26 , 0xa0 ) ;\r\nV_3 += F_4 ( V_2 , 0x27 , 0x9a ) ;\r\nV_3 += F_4 ( V_2 , 0x28 , 0x20 ) ;\r\nV_3 += F_4 ( V_2 , 0x29 , 0x30 ) ;\r\nV_3 += F_4 ( V_2 , 0x2f , 0x3d ) ;\r\nV_3 += F_4 ( V_2 , 0x30 , 0x24 ) ;\r\nV_3 += F_4 ( V_2 , 0x32 , 0x86 ) ;\r\nV_3 += F_4 ( V_2 , 0x60 , 0xa9 ) ;\r\nV_3 += F_4 ( V_2 , 0x61 , 0x42 ) ;\r\nV_3 += F_4 ( V_2 , 0x65 , 0x00 ) ;\r\nV_3 += F_4 ( V_2 , 0x69 , 0x38 ) ;\r\nV_3 += F_4 ( V_2 , 0x6f , 0x88 ) ;\r\nV_3 += F_4 ( V_2 , 0x70 , 0x0b ) ;\r\nV_3 += F_4 ( V_2 , 0x71 , 0x00 ) ;\r\nV_3 += F_4 ( V_2 , 0x74 , 0x21 ) ;\r\nV_3 += F_4 ( V_2 , 0x7d , 0xf7 ) ;\r\nbreak;\r\ncase V_6 :\r\nV_3 = F_3 (cam, {0x00 , 0x02}, {0x00 , 0x03},\r\n{0x1a , 0x04}, {0x20 , 0x05},\r\n{0x20 , 0x06}, {0x20 , 0x07},\r\n{0x03 , 0x10}, {0x0a , 0x14},\r\n{0x60 , 0x17}, {0x0f , 0x18},\r\n{0x50 , 0x19}, {0x1d , 0x1a},\r\n{0x10 , 0x1b}, {0x02 , 0x1c},\r\n{0x03 , 0x1d}, {0x0f , 0x1e},\r\n{0x0c , 0x1f}, {0x00 , 0x20},\r\n{0x10 , 0x21}, {0x20 , 0x22},\r\n{0x30 , 0x23}, {0x40 , 0x24},\r\n{0x50 , 0x25}, {0x60 , 0x26},\r\n{0x70 , 0x27}, {0x80 , 0x28},\r\n{0x90 , 0x29}, {0xa0 , 0x2a},\r\n{0xb0 , 0x2b}, {0xc0 , 0x2c},\r\n{0xd0 , 0x2d}, {0xe0 , 0x2e},\r\n{0xf0 , 0x2f}, {0xff , 0x30}) ;\r\nV_3 += F_4 ( V_2 , 0x12 , 0x8d ) ;\r\nV_3 += F_4 ( V_2 , 0x12 , 0x0d ) ;\r\nV_3 += F_4 ( V_2 , 0x15 , 0x34 ) ;\r\nV_3 += F_4 ( V_2 , 0x11 , 0x01 ) ;\r\nV_3 += F_4 ( V_2 , 0x1b , 0x04 ) ;\r\nV_3 += F_4 ( V_2 , 0x20 , 0x44 ) ;\r\nV_3 += F_4 ( V_2 , 0x23 , 0xee ) ;\r\nV_3 += F_4 ( V_2 , 0x26 , 0xa0 ) ;\r\nV_3 += F_4 ( V_2 , 0x27 , 0x9a ) ;\r\nV_3 += F_4 ( V_2 , 0x28 , 0x20 ) ;\r\nV_3 += F_4 ( V_2 , 0x29 , 0x30 ) ;\r\nV_3 += F_4 ( V_2 , 0x2f , 0x3d ) ;\r\nV_3 += F_4 ( V_2 , 0x30 , 0x24 ) ;\r\nV_3 += F_4 ( V_2 , 0x32 , 0x86 ) ;\r\nV_3 += F_4 ( V_2 , 0x60 , 0xa9 ) ;\r\nV_3 += F_4 ( V_2 , 0x61 , 0x42 ) ;\r\nV_3 += F_4 ( V_2 , 0x65 , 0x00 ) ;\r\nV_3 += F_4 ( V_2 , 0x69 , 0x38 ) ;\r\nV_3 += F_4 ( V_2 , 0x6f , 0x88 ) ;\r\nV_3 += F_4 ( V_2 , 0x70 , 0x0b ) ;\r\nV_3 += F_4 ( V_2 , 0x71 , 0x00 ) ;\r\nV_3 += F_4 ( V_2 , 0x74 , 0x21 ) ;\r\nV_3 += F_4 ( V_2 , 0x7d , 0xf7 ) ;\r\nbreak;\r\ncase V_7 :\r\ncase V_8 :\r\nV_3 = F_3 (cam, {0x40 , 0x02}, {0x00 , 0x03},\r\n{0x1a , 0x04}, {0x03 , 0x10},\r\n{0x0a , 0x14}, {0xe2 , 0x17},\r\n{0x0b , 0x18}, {0x00 , 0x19},\r\n{0x1d , 0x1a}, {0x10 , 0x1b},\r\n{0x02 , 0x1c}, {0x03 , 0x1d},\r\n{0x0f , 0x1e}, {0x0c , 0x1f},\r\n{0x00 , 0x20}, {0x24 , 0x21},\r\n{0x3b , 0x22}, {0x47 , 0x23},\r\n{0x60 , 0x24}, {0x71 , 0x25},\r\n{0x80 , 0x26}, {0x8f , 0x27},\r\n{0x9d , 0x28}, {0xaa , 0x29},\r\n{0xb8 , 0x2a}, {0xc4 , 0x2b},\r\n{0xd1 , 0x2c}, {0xdd , 0x2d},\r\n{0xe8 , 0x2e}, {0xf4 , 0x2f},\r\n{0xff , 0x30}, {0x00 , 0x3f},\r\n{0xc7 , 0x40}, {0x01 , 0x41},\r\n{0x44 , 0x42}, {0x00 , 0x43},\r\n{0x44 , 0x44}, {0x00 , 0x45},\r\n{0x44 , 0x46}, {0x00 , 0x47},\r\n{0xc7 , 0x48}, {0x01 , 0x49},\r\n{0xc7 , 0x4a}, {0x01 , 0x4b},\r\n{0xc7 , 0x4c}, {0x01 , 0x4d},\r\n{0x44 , 0x4e}, {0x00 , 0x4f},\r\n{0x44 , 0x50}, {0x00 , 0x51},\r\n{0x44 , 0x52}, {0x00 , 0x53},\r\n{0xc7 , 0x54}, {0x01 , 0x55},\r\n{0xc7 , 0x56}, {0x01 , 0x57},\r\n{0xc7 , 0x58}, {0x01 , 0x59},\r\n{0x44 , 0x5a}, {0x00 , 0x5b},\r\n{0x44 , 0x5c}, {0x00 , 0x5d},\r\n{0x44 , 0x5e}, {0x00 , 0x5f},\r\n{0xc7 , 0x60}, {0x01 , 0x61},\r\n{0xc7 , 0x62}, {0x01 , 0x63},\r\n{0xc7 , 0x64}, {0x01 , 0x65},\r\n{0x44 , 0x66}, {0x00 , 0x67},\r\n{0x44 , 0x68}, {0x00 , 0x69},\r\n{0x44 , 0x6a}, {0x00 , 0x6b},\r\n{0xc7 , 0x6c}, {0x01 , 0x6d},\r\n{0xc7 , 0x6e}, {0x01 , 0x6f},\r\n{0xc7 , 0x70}, {0x01 , 0x71},\r\n{0x44 , 0x72}, {0x00 , 0x73},\r\n{0x44 , 0x74}, {0x00 , 0x75},\r\n{0x44 , 0x76}, {0x00 , 0x77},\r\n{0xc7 , 0x78}, {0x01 , 0x79},\r\n{0xc7 , 0x7a}, {0x01 , 0x7b},\r\n{0xc7 , 0x7c}, {0x01 , 0x7d},\r\n{0x44 , 0x7e}, {0x00 , 0x7f},\r\n{0x17 , 0x84}, {0x00 , 0x85},\r\n{0x2e , 0x86}, {0x00 , 0x87},\r\n{0x09 , 0x88}, {0x00 , 0x89},\r\n{0xe8 , 0x8a}, {0x0f , 0x8b},\r\n{0xda , 0x8c}, {0x0f , 0x8d},\r\n{0x40 , 0x8e}, {0x00 , 0x8f},\r\n{0x37 , 0x90}, {0x00 , 0x91},\r\n{0xcf , 0x92}, {0x0f , 0x93},\r\n{0xfa , 0x94}, {0x0f , 0x95},\r\n{0x00 , 0x96}, {0x00 , 0x97},\r\n{0x00 , 0x98}, {0x66 , 0x99},\r\n{0x00 , 0x9a}, {0x40 , 0x9b},\r\n{0x20 , 0x9c}, {0x00 , 0x9d},\r\n{0x00 , 0x9e}, {0x00 , 0x9f},\r\n{0x2d , 0xc0}, {0x2d , 0xc1},\r\n{0x3a , 0xc2}, {0x00 , 0xc3},\r\n{0x04 , 0xc4}, {0x3f , 0xc5},\r\n{0x00 , 0xc6}, {0x00 , 0xc7},\r\n{0x50 , 0xc8}, {0x3c , 0xc9},\r\n{0x28 , 0xca}, {0xd8 , 0xcb},\r\n{0x14 , 0xcc}, {0xec , 0xcd},\r\n{0x32 , 0xce}, {0xdd , 0xcf},\r\n{0x32 , 0xd0}, {0xdd , 0xd1},\r\n{0x6a , 0xd2}, {0x50 , 0xd3},\r\n{0x60 , 0xd4}, {0x00 , 0xd5},\r\n{0x00 , 0xd6}) ;\r\nV_3 += F_4 ( V_2 , 0x12 , 0x80 ) ;\r\nV_3 += F_4 ( V_2 , 0x12 , 0x48 ) ;\r\nV_3 += F_4 ( V_2 , 0x01 , 0x80 ) ;\r\nV_3 += F_4 ( V_2 , 0x02 , 0x80 ) ;\r\nV_3 += F_4 ( V_2 , 0x03 , 0x80 ) ;\r\nV_3 += F_4 ( V_2 , 0x04 , 0x10 ) ;\r\nV_3 += F_4 ( V_2 , 0x05 , 0x20 ) ;\r\nV_3 += F_4 ( V_2 , 0x06 , 0x80 ) ;\r\nV_3 += F_4 ( V_2 , 0x11 , 0x00 ) ;\r\nV_3 += F_4 ( V_2 , 0x0c , 0x20 ) ;\r\nV_3 += F_4 ( V_2 , 0x0d , 0x20 ) ;\r\nV_3 += F_4 ( V_2 , 0x15 , 0x80 ) ;\r\nV_3 += F_4 ( V_2 , 0x16 , 0x03 ) ;\r\nV_3 += F_4 ( V_2 , 0x17 , 0x1b ) ;\r\nV_3 += F_4 ( V_2 , 0x18 , 0xbd ) ;\r\nV_3 += F_4 ( V_2 , 0x19 , 0x05 ) ;\r\nV_3 += F_4 ( V_2 , 0x1a , 0xf6 ) ;\r\nV_3 += F_4 ( V_2 , 0x1b , 0x04 ) ;\r\nV_3 += F_4 ( V_2 , 0x21 , 0x1b ) ;\r\nV_3 += F_4 ( V_2 , 0x22 , 0x00 ) ;\r\nV_3 += F_4 ( V_2 , 0x23 , 0xde ) ;\r\nV_3 += F_4 ( V_2 , 0x24 , 0x10 ) ;\r\nV_3 += F_4 ( V_2 , 0x25 , 0x8a ) ;\r\nV_3 += F_4 ( V_2 , 0x26 , 0xa0 ) ;\r\nV_3 += F_4 ( V_2 , 0x27 , 0xca ) ;\r\nV_3 += F_4 ( V_2 , 0x28 , 0xa2 ) ;\r\nV_3 += F_4 ( V_2 , 0x29 , 0x74 ) ;\r\nV_3 += F_4 ( V_2 , 0x2a , 0x88 ) ;\r\nV_3 += F_4 ( V_2 , 0x2b , 0x34 ) ;\r\nV_3 += F_4 ( V_2 , 0x2c , 0x88 ) ;\r\nV_3 += F_4 ( V_2 , 0x2e , 0x00 ) ;\r\nV_3 += F_4 ( V_2 , 0x2f , 0x00 ) ;\r\nV_3 += F_4 ( V_2 , 0x30 , 0x00 ) ;\r\nV_3 += F_4 ( V_2 , 0x32 , 0xc2 ) ;\r\nV_3 += F_4 ( V_2 , 0x33 , 0x08 ) ;\r\nV_3 += F_4 ( V_2 , 0x4c , 0x40 ) ;\r\nV_3 += F_4 ( V_2 , 0x4d , 0xf3 ) ;\r\nV_3 += F_4 ( V_2 , 0x60 , 0x05 ) ;\r\nV_3 += F_4 ( V_2 , 0x61 , 0x40 ) ;\r\nV_3 += F_4 ( V_2 , 0x62 , 0x12 ) ;\r\nV_3 += F_4 ( V_2 , 0x63 , 0x57 ) ;\r\nV_3 += F_4 ( V_2 , 0x64 , 0x73 ) ;\r\nV_3 += F_4 ( V_2 , 0x65 , 0x00 ) ;\r\nV_3 += F_4 ( V_2 , 0x66 , 0x55 ) ;\r\nV_3 += F_4 ( V_2 , 0x67 , 0x01 ) ;\r\nV_3 += F_4 ( V_2 , 0x68 , 0xac ) ;\r\nV_3 += F_4 ( V_2 , 0x69 , 0x38 ) ;\r\nV_3 += F_4 ( V_2 , 0x6f , 0x1f ) ;\r\nV_3 += F_4 ( V_2 , 0x70 , 0x01 ) ;\r\nV_3 += F_4 ( V_2 , 0x71 , 0x00 ) ;\r\nV_3 += F_4 ( V_2 , 0x72 , 0x10 ) ;\r\nV_3 += F_4 ( V_2 , 0x73 , 0x50 ) ;\r\nV_3 += F_4 ( V_2 , 0x74 , 0x20 ) ;\r\nV_3 += F_4 ( V_2 , 0x76 , 0x01 ) ;\r\nV_3 += F_4 ( V_2 , 0x77 , 0xf3 ) ;\r\nV_3 += F_4 ( V_2 , 0x78 , 0x90 ) ;\r\nV_3 += F_4 ( V_2 , 0x79 , 0x98 ) ;\r\nV_3 += F_4 ( V_2 , 0x7a , 0x98 ) ;\r\nV_3 += F_4 ( V_2 , 0x7b , 0x00 ) ;\r\nV_3 += F_4 ( V_2 , 0x7c , 0x38 ) ;\r\nV_3 += F_4 ( V_2 , 0x7d , 0xff ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_3 ;\r\n}\r\nstatic int F_5 ( struct V_1 * V_2 ,\r\nstruct V_9 * V_10 )\r\n{\r\nenum V_11 V_12 = F_2 ( V_2 ) ;\r\nint V_3 = 0 ;\r\nswitch ( V_10 -> V_13 ) {\r\ncase V_14 :\r\nif ( ( V_10 -> V_15 = F_6 ( V_2 , 0x10 ) ) < 0 )\r\nreturn - V_16 ;\r\nbreak;\r\ncase V_17 :\r\nif ( V_12 == V_7 || V_12 == V_8 )\r\nV_10 -> V_15 = F_7 ( V_2 , 0x05 ) ;\r\nelse\r\nV_10 -> V_15 = F_7 ( V_2 , 0x07 ) ;\r\nbreak;\r\ncase V_18 :\r\nV_10 -> V_15 = F_7 ( V_2 , 0x06 ) ;\r\nbreak;\r\ncase V_19 :\r\nif ( V_12 == V_7 || V_12 == V_8 )\r\nV_10 -> V_15 = F_7 ( V_2 , 0x07 ) ;\r\nelse\r\nV_10 -> V_15 = F_7 ( V_2 , 0x05 ) ;\r\nbreak;\r\nbreak;\r\ncase V_20 :\r\nif ( ( V_10 -> V_15 = F_6 ( V_2 , 0x00 ) ) < 0 )\r\nreturn - V_16 ;\r\nV_10 -> V_15 &= 0x3f ;\r\nbreak;\r\ncase V_21 :\r\nif ( ( V_10 -> V_15 = F_6 ( V_2 , 0x0c ) ) < 0 )\r\nreturn - V_16 ;\r\nV_10 -> V_15 &= 0x3f ;\r\nbreak;\r\ncase V_22 :\r\nif ( ( V_10 -> V_15 = F_6 ( V_2 , 0x0d ) ) < 0 )\r\nreturn - V_16 ;\r\nV_10 -> V_15 &= 0x3f ;\r\nbreak;\r\ncase V_23 :\r\nif ( ( V_10 -> V_15 = F_6 ( V_2 , 0x13 ) ) < 0 )\r\nreturn - V_16 ;\r\nV_10 -> V_15 &= 0x01 ;\r\nbreak;\r\ncase V_24 :\r\nif ( ( V_10 -> V_15 = F_6 ( V_2 , 0x75 ) ) < 0 )\r\nreturn - V_16 ;\r\nV_10 -> V_15 = ( V_10 -> V_15 & 0x80 ) ? 1 : 0 ;\r\nbreak;\r\ncase V_25 :\r\nif ( ( V_10 -> V_15 = F_6 ( V_2 , 0x14 ) ) < 0 )\r\nreturn - V_16 ;\r\nV_10 -> V_15 = ( V_10 -> V_15 & 0x02 ) ? 1 : 0 ;\r\nbreak;\r\ncase V_26 :\r\nif ( ( V_10 -> V_15 = F_6 ( V_2 , 0x2d ) ) < 0 )\r\nreturn - V_16 ;\r\nV_10 -> V_15 = ( V_10 -> V_15 & 0x02 ) ? 1 : 0 ;\r\nbreak;\r\ndefault:\r\nreturn - V_27 ;\r\n}\r\nreturn V_3 ? - V_16 : 0 ;\r\n}\r\nstatic int F_8 ( struct V_1 * V_2 ,\r\nconst struct V_9 * V_10 )\r\n{\r\nenum V_11 V_12 = F_2 ( V_2 ) ;\r\nint V_3 = 0 ;\r\nswitch ( V_10 -> V_13 ) {\r\ncase V_14 :\r\nV_3 += F_4 ( V_2 , 0x10 , V_10 -> V_15 ) ;\r\nbreak;\r\ncase V_17 :\r\nif ( V_12 == V_7 || V_12 == V_8 )\r\nV_3 += F_9 ( V_2 , V_10 -> V_15 , 0x05 ) ;\r\nelse\r\nV_3 += F_9 ( V_2 , V_10 -> V_15 , 0x07 ) ;\r\nbreak;\r\ncase V_18 :\r\nV_3 += F_9 ( V_2 , V_10 -> V_15 , 0x06 ) ;\r\nbreak;\r\ncase V_19 :\r\nif ( V_12 == V_7 || V_12 == V_8 )\r\nV_3 += F_9 ( V_2 , V_10 -> V_15 , 0x07 ) ;\r\nelse\r\nV_3 += F_9 ( V_2 , V_10 -> V_15 , 0x05 ) ;\r\nbreak;\r\ncase V_20 :\r\nV_3 += F_4 ( V_2 , 0x00 , V_10 -> V_15 ) ;\r\nbreak;\r\ncase V_21 :\r\nV_3 += F_4 ( V_2 , 0x0c , V_10 -> V_15 ) ;\r\nbreak;\r\ncase V_22 :\r\nV_3 += F_4 ( V_2 , 0x0d , V_10 -> V_15 ) ;\r\nbreak;\r\ncase V_23 :\r\nV_3 += F_4 ( V_2 , 0x13 , V_10 -> V_15 |\r\n( V_10 -> V_15 << 1 ) ) ;\r\nbreak;\r\ncase V_24 :\r\nV_3 += F_4 ( V_2 , 0x75 , 0x0e | ( V_10 -> V_15 << 7 ) ) ;\r\nbreak;\r\ncase V_25 :\r\nV_3 += F_4 ( V_2 , 0x14 , V_10 -> V_15 << 2 ) ;\r\nbreak;\r\ncase V_26 :\r\nV_3 += F_4 ( V_2 , 0x2d , V_10 -> V_15 << 2 ) ;\r\nbreak;\r\ndefault:\r\nreturn - V_27 ;\r\n}\r\nreturn V_3 ? - V_16 : 0 ;\r\n}\r\nstatic int F_10 ( struct V_1 * V_2 ,\r\nconst struct V_28 * V_29 )\r\n{\r\nstruct V_30 * V_31 = F_11 ( V_2 ) ;\r\nint V_3 = 0 ;\r\nT_1 V_32 = 0 , V_33 = ( T_1 ) ( V_29 -> V_34 - V_31 -> V_35 . V_36 . V_34 ) + 1 ;\r\nswitch ( F_2 ( V_2 ) ) {\r\ncase V_4 :\r\ncase V_5 :\r\ncase V_6 :\r\nV_32 = ( T_1 ) ( V_29 -> V_37 - V_31 -> V_35 . V_36 . V_37 ) + 1 ;\r\nbreak;\r\ncase V_7 :\r\ncase V_8 :\r\nV_32 = ( T_1 ) ( V_29 -> V_37 - V_31 -> V_35 . V_36 . V_37 ) + 4 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nV_3 += F_9 ( V_2 , V_32 , 0x12 ) ;\r\nV_3 += F_9 ( V_2 , V_33 , 0x13 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic int F_12 ( struct V_1 * V_2 ,\r\nconst struct V_38 * V_39 )\r\n{\r\nint V_3 = 0 ;\r\nswitch ( F_2 ( V_2 ) ) {\r\ncase V_4 :\r\ncase V_5 :\r\ncase V_6 :\r\nif ( V_39 -> V_40 == V_41 )\r\nV_3 += F_9 ( V_2 , 0x50 , 0x19 ) ;\r\nelse\r\nV_3 += F_9 ( V_2 , 0x20 , 0x19 ) ;\r\nbreak;\r\ncase V_7 :\r\ncase V_8 :\r\nif ( V_39 -> V_40 == V_41 ) {\r\nV_3 += F_9 ( V_2 , 0xe5 , 0x17 ) ;\r\nV_3 += F_4 ( V_2 , 0x11 , 0x04 ) ;\r\n} else {\r\nV_3 += F_9 ( V_2 , 0xe2 , 0x17 ) ;\r\nV_3 += F_4 ( V_2 , 0x11 , 0x02 ) ;\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_3 ;\r\n}\r\nint F_13 ( struct V_1 * V_2 )\r\n{\r\nint V_42 , V_43 , V_3 = 0 ;\r\nswitch ( F_2 ( V_2 ) ) {\r\ncase V_4 :\r\ncase V_5 :\r\nV_3 = F_3 (cam, {0x01 , 0x01}, {0x00 , 0x01},\r\n{0x28 , 0x17}) ;\r\nbreak;\r\ncase V_6 :\r\nV_3 = F_3 (cam, {0x09 , 0x01}, {0x42 , 0x01},\r\n{0x28 , 0x17}, {0x44 , 0x02}) ;\r\nV_42 = F_14 ( V_2 , & V_44 , 0x0a ) ;\r\nif ( V_3 || V_42 < 0 )\r\nV_3 += F_3 (cam, {0x01 , 0x01},\r\n{0x00 , 0x01}) ;\r\nbreak;\r\ncase V_7 :\r\ncase V_8 :\r\nV_3 = F_3 (cam, {0x01 , 0xf1}, {0x00 , 0xf1},\r\n{0x29 , 0x01}, {0x74 , 0x02},\r\n{0x0e , 0x01}, {0x44 , 0x01}) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nV_42 = F_14 ( V_2 , & V_44 , 0x0a ) ;\r\nV_43 = F_14 ( V_2 , & V_44 , 0x0b ) ;\r\nif ( V_3 || V_42 < 0 || V_43 < 0 )\r\nreturn - V_16 ;\r\nif ( V_42 != 0x76 || V_43 != 0x31 )\r\nreturn - V_45 ;\r\nF_15 ( V_2 , & V_44 ) ;\r\nreturn 0 ;\r\n}
