#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Oct  7 14:38:08 2024
# Process ID: 3068
# Current directory: E:/8191588/FPGA_mag2.1_lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10092 E:\8191588\FPGA_mag2.1_lab1\project_1.xpr
# Log file: E:/8191588/FPGA_mag2.1_lab1/vivado.log
# Journal file: E:/8191588/FPGA_mag2.1_lab1\vivado.jou
# Running On: HOME-PC, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 17019 MB
#-----------------------------------------------------------
start_gui
open_project E:/8191588/FPGA_mag2.1_lab1/project_1.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  E:/8191588/FPGA_mag2.1_lab1/led_ip [current_project]
update_ip_catalog
open_bd_design {E:/8191588/FPGA_mag2.1_lab1/BD/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led_ip:1.0 led_ip_0
endgroup
set_property name led_ip [get_bd_cells led_ip_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/led_ip/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins led_ip/S_AXI]
startgroup
make_bd_pins_external  [get_bd_pins led_ip/LED]
endgroup
set_property name LED [get_bd_ports LED_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  E:/8191588/FPGA_mag2.1_lab1/BD/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all system_led_ip_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_bram_ctrl_0_bram_0] }
export_ip_user_files -of_objects [get_files E:/8191588/FPGA_mag2.1_lab1/BD/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/8191588/FPGA_mag2.1_lab1/BD/system/system.bd]
launch_runs system_auto_pc_0_synth_1 system_auto_pc_1_synth_1 system_auto_pc_2_synth_1 system_auto_pc_3_synth_1 system_axi_bram_ctrl_0_0_synth_1 system_axi_bram_ctrl_0_bram_0_synth_1 system_led_ip_0_0_synth_1 system_xbar_0_synth_1 -jobs 8
wait_on_run system_auto_pc_0_synth_1
wait_on_run system_auto_pc_1_synth_1
wait_on_run system_auto_pc_2_synth_1
wait_on_run system_auto_pc_3_synth_1
wait_on_run system_axi_bram_ctrl_0_0_synth_1
wait_on_run system_axi_bram_ctrl_0_bram_0_synth_1
wait_on_run system_led_ip_0_0_synth_1
wait_on_run system_xbar_0_synth_1
export_simulation -of_objects [get_files E:/8191588/FPGA_mag2.1_lab1/BD/system/system.bd] -directory E:/8191588/FPGA_mag2.1_lab1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/8191588/FPGA_mag2.1_lab1/project_1.ip_user_files -ipstatic_source_dir E:/8191588/FPGA_mag2.1_lab1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/8191588/FPGA_mag2.1_lab1/project_1.cache/compile_simlib/modelsim} {questa=E:/8191588/FPGA_mag2.1_lab1/project_1.cache/compile_simlib/questa} {riviera=E:/8191588/FPGA_mag2.1_lab1/project_1.cache/compile_simlib/riviera} {activehdl=E:/8191588/FPGA_mag2.1_lab1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
