// Seed: 3630345702
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input  wor   id_0,
    input  wire  id_1,
    output logic id_2
    , id_5,
    input  wor   id_3
);
  assign id_2 = 1'b0;
  always @(id_3 or negedge 1) begin : LABEL_0
    id_2 <= 1;
  end
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6
  );
  tri0 id_7 = 1'b0;
  assign id_7 = id_5;
endmodule
