//--------------------------------------------------------------------------------
// Auto-generated by LiteX (c8b5ef9) on 2022-05-23 21:50:10
//--------------------------------------------------------------------------------
#include <generated/soc.h>
#ifndef __GENERATED_CSR_H
#define __GENERATED_CSR_H
#include <stdint.h>
#include <system.h>
#ifndef CSR_ACCESSORS_DEFINED
#include <hw/common.h>
#endif /* ! CSR_ACCESSORS_DEFINED */
#ifndef CSR_BASE
#define CSR_BASE 0xf0000000L
#endif

/* dna */
#define CSR_DNA_BASE (CSR_BASE + 0x0L)
#define CSR_DNA_ID_ADDR (CSR_BASE + 0x0L)
#define CSR_DNA_ID_SIZE 2
static inline uint64_t dna_id_read(void) {
	uint64_t r = csr_read_simple(CSR_BASE + 0L);
	r <<= 32;
	r |= csr_read_simple(CSR_BASE + 0x4L);
	return r;
}

/* xadc */
#define CSR_XADC_BASE (CSR_BASE + 0x800L)
#define CSR_XADC_TEMPERATURE_ADDR (CSR_BASE + 0x800L)
#define CSR_XADC_TEMPERATURE_SIZE 1
static inline uint32_t xadc_temperature_read(void) {
	return csr_read_simple(CSR_BASE + 0x800L);
}
#define CSR_XADC_VCCINT_ADDR (CSR_BASE + 0x804L)
#define CSR_XADC_VCCINT_SIZE 1
static inline uint32_t xadc_vccint_read(void) {
	return csr_read_simple(CSR_BASE + 0x804L);
}
#define CSR_XADC_VCCAUX_ADDR (CSR_BASE + 0x808L)
#define CSR_XADC_VCCAUX_SIZE 1
static inline uint32_t xadc_vccaux_read(void) {
	return csr_read_simple(CSR_BASE + 0x808L);
}
#define CSR_XADC_VCCBRAM_ADDR (CSR_BASE + 0x80cL)
#define CSR_XADC_VCCBRAM_SIZE 1
static inline uint32_t xadc_vccbram_read(void) {
	return csr_read_simple(CSR_BASE + 0x80cL);
}
#define CSR_XADC_EOC_ADDR (CSR_BASE + 0x810L)
#define CSR_XADC_EOC_SIZE 1
static inline uint32_t xadc_eoc_read(void) {
	return csr_read_simple(CSR_BASE + 0x810L);
}
#define CSR_XADC_EOS_ADDR (CSR_BASE + 0x814L)
#define CSR_XADC_EOS_SIZE 1
static inline uint32_t xadc_eos_read(void) {
	return csr_read_simple(CSR_BASE + 0x814L);
}

/* leds */
#define CSR_LEDS_BASE (CSR_BASE + 0x1000L)
#define CSR_LEDS_OUT_ADDR (CSR_BASE + 0x1000L)
#define CSR_LEDS_OUT_SIZE 1
static inline uint32_t leds_out_read(void) {
	return csr_read_simple(CSR_BASE + 0x1000L);
}
static inline void leds_out_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x1000L);
}

/* switches */
#define CSR_SWITCHES_BASE (CSR_BASE + 0x1800L)
#define CSR_SWITCHES_IN_ADDR (CSR_BASE + 0x1800L)
#define CSR_SWITCHES_IN_SIZE 1
static inline uint32_t switches_in_read(void) {
	return csr_read_simple(CSR_BASE + 0x1800L);
}

/* buttons */
#define CSR_BUTTONS_BASE (CSR_BASE + 0x2000L)
#define CSR_BUTTONS_IN_ADDR (CSR_BASE + 0x2000L)
#define CSR_BUTTONS_IN_SIZE 1
static inline uint32_t buttons_in_read(void) {
	return csr_read_simple(CSR_BASE + 0x2000L);
}

/* rgbled */
#define CSR_RGBLED_BASE (CSR_BASE + 0x2800L)
#define CSR_RGBLED_R_ENABLE_ADDR (CSR_BASE + 0x2800L)
#define CSR_RGBLED_R_ENABLE_SIZE 1
static inline uint32_t rgbled_r_enable_read(void) {
	return csr_read_simple(CSR_BASE + 0x2800L);
}
static inline void rgbled_r_enable_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x2800L);
}
#define CSR_RGBLED_R_WIDTH_ADDR (CSR_BASE + 0x2804L)
#define CSR_RGBLED_R_WIDTH_SIZE 1
static inline uint32_t rgbled_r_width_read(void) {
	return csr_read_simple(CSR_BASE + 0x2804L);
}
static inline void rgbled_r_width_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x2804L);
}
#define CSR_RGBLED_R_PERIOD_ADDR (CSR_BASE + 0x2808L)
#define CSR_RGBLED_R_PERIOD_SIZE 1
static inline uint32_t rgbled_r_period_read(void) {
	return csr_read_simple(CSR_BASE + 0x2808L);
}
static inline void rgbled_r_period_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x2808L);
}
#define CSR_RGBLED_G_ENABLE_ADDR (CSR_BASE + 0x280cL)
#define CSR_RGBLED_G_ENABLE_SIZE 1
static inline uint32_t rgbled_g_enable_read(void) {
	return csr_read_simple(CSR_BASE + 0x280cL);
}
static inline void rgbled_g_enable_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x280cL);
}
#define CSR_RGBLED_G_WIDTH_ADDR (CSR_BASE + 0x2810L)
#define CSR_RGBLED_G_WIDTH_SIZE 1
static inline uint32_t rgbled_g_width_read(void) {
	return csr_read_simple(CSR_BASE + 0x2810L);
}
static inline void rgbled_g_width_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x2810L);
}
#define CSR_RGBLED_G_PERIOD_ADDR (CSR_BASE + 0x2814L)
#define CSR_RGBLED_G_PERIOD_SIZE 1
static inline uint32_t rgbled_g_period_read(void) {
	return csr_read_simple(CSR_BASE + 0x2814L);
}
static inline void rgbled_g_period_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x2814L);
}
#define CSR_RGBLED_B_ENABLE_ADDR (CSR_BASE + 0x2818L)
#define CSR_RGBLED_B_ENABLE_SIZE 1
static inline uint32_t rgbled_b_enable_read(void) {
	return csr_read_simple(CSR_BASE + 0x2818L);
}
static inline void rgbled_b_enable_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x2818L);
}
#define CSR_RGBLED_B_WIDTH_ADDR (CSR_BASE + 0x281cL)
#define CSR_RGBLED_B_WIDTH_SIZE 1
static inline uint32_t rgbled_b_width_read(void) {
	return csr_read_simple(CSR_BASE + 0x281cL);
}
static inline void rgbled_b_width_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x281cL);
}
#define CSR_RGBLED_B_PERIOD_ADDR (CSR_BASE + 0x2820L)
#define CSR_RGBLED_B_PERIOD_SIZE 1
static inline uint32_t rgbled_b_period_read(void) {
	return csr_read_simple(CSR_BASE + 0x2820L);
}
static inline void rgbled_b_period_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x2820L);
}

/* adxl362 */
#define CSR_ADXL362_BASE (CSR_BASE + 0x3000L)
#define CSR_ADXL362_CONTROL_ADDR (CSR_BASE + 0x3000L)
#define CSR_ADXL362_CONTROL_SIZE 1
static inline uint32_t adxl362_control_read(void) {
	return csr_read_simple(CSR_BASE + 0x3000L);
}
static inline void adxl362_control_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x3000L);
}
#define CSR_ADXL362_CONTROL_START_OFFSET 0
#define CSR_ADXL362_CONTROL_START_SIZE 1
static inline uint32_t adxl362_control_start_extract(uint32_t oldword) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return ( (oldword >> 0) & mask );
}
static inline uint32_t adxl362_control_start_read(void) {
	uint32_t word = adxl362_control_read();
	return adxl362_control_start_extract(word);
}
static inline uint32_t adxl362_control_start_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void adxl362_control_start_write(uint32_t plain_value) {
	uint32_t oldword = adxl362_control_read();
	uint32_t newword = adxl362_control_start_replace(oldword, plain_value);
	adxl362_control_write(newword);
}
#define CSR_ADXL362_CONTROL_LENGTH_OFFSET 8
#define CSR_ADXL362_CONTROL_LENGTH_SIZE 8
static inline uint32_t adxl362_control_length_extract(uint32_t oldword) {
	uint32_t mask = ((uint32_t)(1 << 8)-1);
	return ( (oldword >> 8) & mask );
}
static inline uint32_t adxl362_control_length_read(void) {
	uint32_t word = adxl362_control_read();
	return adxl362_control_length_extract(word);
}
static inline uint32_t adxl362_control_length_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = ((uint32_t)(1 << 8)-1);
	return (oldword & (~(mask << 8))) | (mask & plain_value)<< 8 ;
}
static inline void adxl362_control_length_write(uint32_t plain_value) {
	uint32_t oldword = adxl362_control_read();
	uint32_t newword = adxl362_control_length_replace(oldword, plain_value);
	adxl362_control_write(newword);
}
#define CSR_ADXL362_STATUS_ADDR (CSR_BASE + 0x3004L)
#define CSR_ADXL362_STATUS_SIZE 1
static inline uint32_t adxl362_status_read(void) {
	return csr_read_simple(CSR_BASE + 0x3004L);
}
#define CSR_ADXL362_STATUS_DONE_OFFSET 0
#define CSR_ADXL362_STATUS_DONE_SIZE 1
static inline uint32_t adxl362_status_done_extract(uint32_t oldword) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return ( (oldword >> 0) & mask );
}
static inline uint32_t adxl362_status_done_read(void) {
	uint32_t word = adxl362_status_read();
	return adxl362_status_done_extract(word);
}
#define CSR_ADXL362_MOSI_ADDR (CSR_BASE + 0x3008L)
#define CSR_ADXL362_MOSI_SIZE 1
static inline uint32_t adxl362_mosi_read(void) {
	return csr_read_simple(CSR_BASE + 0x3008L);
}
static inline void adxl362_mosi_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x3008L);
}
#define CSR_ADXL362_MISO_ADDR (CSR_BASE + 0x300cL)
#define CSR_ADXL362_MISO_SIZE 1
static inline uint32_t adxl362_miso_read(void) {
	return csr_read_simple(CSR_BASE + 0x300cL);
}
#define CSR_ADXL362_CS_ADDR (CSR_BASE + 0x3010L)
#define CSR_ADXL362_CS_SIZE 1
static inline uint32_t adxl362_cs_read(void) {
	return csr_read_simple(CSR_BASE + 0x3010L);
}
static inline void adxl362_cs_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x3010L);
}
#define CSR_ADXL362_CS_SEL_OFFSET 0
#define CSR_ADXL362_CS_SEL_SIZE 1
static inline uint32_t adxl362_cs_sel_extract(uint32_t oldword) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return ( (oldword >> 0) & mask );
}
static inline uint32_t adxl362_cs_sel_read(void) {
	uint32_t word = adxl362_cs_read();
	return adxl362_cs_sel_extract(word);
}
static inline uint32_t adxl362_cs_sel_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void adxl362_cs_sel_write(uint32_t plain_value) {
	uint32_t oldword = adxl362_cs_read();
	uint32_t newword = adxl362_cs_sel_replace(oldword, plain_value);
	adxl362_cs_write(newword);
}
#define CSR_ADXL362_CS_MODE_OFFSET 16
#define CSR_ADXL362_CS_MODE_SIZE 1
static inline uint32_t adxl362_cs_mode_extract(uint32_t oldword) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return ( (oldword >> 16) & mask );
}
static inline uint32_t adxl362_cs_mode_read(void) {
	uint32_t word = adxl362_cs_read();
	return adxl362_cs_mode_extract(word);
}
static inline uint32_t adxl362_cs_mode_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return (oldword & (~(mask << 16))) | (mask & plain_value)<< 16 ;
}
static inline void adxl362_cs_mode_write(uint32_t plain_value) {
	uint32_t oldword = adxl362_cs_read();
	uint32_t newword = adxl362_cs_mode_replace(oldword, plain_value);
	adxl362_cs_write(newword);
}
#define CSR_ADXL362_LOOPBACK_ADDR (CSR_BASE + 0x3014L)
#define CSR_ADXL362_LOOPBACK_SIZE 1
static inline uint32_t adxl362_loopback_read(void) {
	return csr_read_simple(CSR_BASE + 0x3014L);
}
static inline void adxl362_loopback_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x3014L);
}
#define CSR_ADXL362_LOOPBACK_MODE_OFFSET 0
#define CSR_ADXL362_LOOPBACK_MODE_SIZE 1
static inline uint32_t adxl362_loopback_mode_extract(uint32_t oldword) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return ( (oldword >> 0) & mask );
}
static inline uint32_t adxl362_loopback_mode_read(void) {
	uint32_t word = adxl362_loopback_read();
	return adxl362_loopback_mode_extract(word);
}
static inline uint32_t adxl362_loopback_mode_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void adxl362_loopback_mode_write(uint32_t plain_value) {
	uint32_t oldword = adxl362_loopback_read();
	uint32_t newword = adxl362_loopback_mode_replace(oldword, plain_value);
	adxl362_loopback_write(newword);
}

/* display */
#define CSR_DISPLAY_BASE (CSR_BASE + 0x3800L)
#define CSR_DISPLAY_SEL_ADDR (CSR_BASE + 0x3800L)
#define CSR_DISPLAY_SEL_SIZE 1
static inline uint32_t display_sel_read(void) {
	return csr_read_simple(CSR_BASE + 0x3800L);
}
static inline void display_sel_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x3800L);
}
#define CSR_DISPLAY_VALUE_ADDR (CSR_BASE + 0x3804L)
#define CSR_DISPLAY_VALUE_SIZE 1
static inline uint32_t display_value_read(void) {
	return csr_read_simple(CSR_BASE + 0x3804L);
}
static inline void display_value_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x3804L);
}
#define CSR_DISPLAY_WRITE_ADDR (CSR_BASE + 0x3808L)
#define CSR_DISPLAY_WRITE_SIZE 1
static inline uint32_t display_write_read(void) {
	return csr_read_simple(CSR_BASE + 0x3808L);
}
static inline void display_write_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x3808L);
}

/* ctrl */
#define CSR_CTRL_BASE (CSR_BASE + 0x4000L)
#define CSR_CTRL_RESET_ADDR (CSR_BASE + 0x4000L)
#define CSR_CTRL_RESET_SIZE 1
static inline uint32_t ctrl_reset_read(void) {
	return csr_read_simple(CSR_BASE + 0x4000L);
}
static inline void ctrl_reset_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x4000L);
}
#define CSR_CTRL_RESET_SOC_RST_OFFSET 0
#define CSR_CTRL_RESET_SOC_RST_SIZE 1
static inline uint32_t ctrl_reset_soc_rst_extract(uint32_t oldword) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return ( (oldword >> 0) & mask );
}
static inline uint32_t ctrl_reset_soc_rst_read(void) {
	uint32_t word = ctrl_reset_read();
	return ctrl_reset_soc_rst_extract(word);
}
static inline uint32_t ctrl_reset_soc_rst_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void ctrl_reset_soc_rst_write(uint32_t plain_value) {
	uint32_t oldword = ctrl_reset_read();
	uint32_t newword = ctrl_reset_soc_rst_replace(oldword, plain_value);
	ctrl_reset_write(newword);
}
#define CSR_CTRL_RESET_CPU_RST_OFFSET 1
#define CSR_CTRL_RESET_CPU_RST_SIZE 1
static inline uint32_t ctrl_reset_cpu_rst_extract(uint32_t oldword) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return ( (oldword >> 1) & mask );
}
static inline uint32_t ctrl_reset_cpu_rst_read(void) {
	uint32_t word = ctrl_reset_read();
	return ctrl_reset_cpu_rst_extract(word);
}
static inline uint32_t ctrl_reset_cpu_rst_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return (oldword & (~(mask << 1))) | (mask & plain_value)<< 1 ;
}
static inline void ctrl_reset_cpu_rst_write(uint32_t plain_value) {
	uint32_t oldword = ctrl_reset_read();
	uint32_t newword = ctrl_reset_cpu_rst_replace(oldword, plain_value);
	ctrl_reset_write(newword);
}
#define CSR_CTRL_SCRATCH_ADDR (CSR_BASE + 0x4004L)
#define CSR_CTRL_SCRATCH_SIZE 1
static inline uint32_t ctrl_scratch_read(void) {
	return csr_read_simple(CSR_BASE + 0x4004L);
}
static inline void ctrl_scratch_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x4004L);
}
#define CSR_CTRL_BUS_ERRORS_ADDR (CSR_BASE + 0x4008L)
#define CSR_CTRL_BUS_ERRORS_SIZE 1
static inline uint32_t ctrl_bus_errors_read(void) {
	return csr_read_simple(CSR_BASE + 0x4008L);
}

/* identifier_mem */
#define CSR_IDENTIFIER_MEM_BASE (CSR_BASE + 0x4800L)

/* timer0 */
#define CSR_TIMER0_BASE (CSR_BASE + 0x5000L)
#define CSR_TIMER0_LOAD_ADDR (CSR_BASE + 0x5000L)
#define CSR_TIMER0_LOAD_SIZE 1
static inline uint32_t timer0_load_read(void) {
	return csr_read_simple(CSR_BASE + 0x5000L);
}
static inline void timer0_load_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x5000L);
}
#define CSR_TIMER0_RELOAD_ADDR (CSR_BASE + 0x5004L)
#define CSR_TIMER0_RELOAD_SIZE 1
static inline uint32_t timer0_reload_read(void) {
	return csr_read_simple(CSR_BASE + 0x5004L);
}
static inline void timer0_reload_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x5004L);
}
#define CSR_TIMER0_EN_ADDR (CSR_BASE + 0x5008L)
#define CSR_TIMER0_EN_SIZE 1
static inline uint32_t timer0_en_read(void) {
	return csr_read_simple(CSR_BASE + 0x5008L);
}
static inline void timer0_en_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x5008L);
}
#define CSR_TIMER0_UPDATE_VALUE_ADDR (CSR_BASE + 0x500cL)
#define CSR_TIMER0_UPDATE_VALUE_SIZE 1
static inline uint32_t timer0_update_value_read(void) {
	return csr_read_simple(CSR_BASE + 0x500cL);
}
static inline void timer0_update_value_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x500cL);
}
#define CSR_TIMER0_VALUE_ADDR (CSR_BASE + 0x5010L)
#define CSR_TIMER0_VALUE_SIZE 1
static inline uint32_t timer0_value_read(void) {
	return csr_read_simple(CSR_BASE + 0x5010L);
}
#define CSR_TIMER0_EV_STATUS_ADDR (CSR_BASE + 0x5014L)
#define CSR_TIMER0_EV_STATUS_SIZE 1
static inline uint32_t timer0_ev_status_read(void) {
	return csr_read_simple(CSR_BASE + 0x5014L);
}
#define CSR_TIMER0_EV_STATUS_ZERO_OFFSET 0
#define CSR_TIMER0_EV_STATUS_ZERO_SIZE 1
static inline uint32_t timer0_ev_status_zero_extract(uint32_t oldword) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return ( (oldword >> 0) & mask );
}
static inline uint32_t timer0_ev_status_zero_read(void) {
	uint32_t word = timer0_ev_status_read();
	return timer0_ev_status_zero_extract(word);
}
#define CSR_TIMER0_EV_PENDING_ADDR (CSR_BASE + 0x5018L)
#define CSR_TIMER0_EV_PENDING_SIZE 1
static inline uint32_t timer0_ev_pending_read(void) {
	return csr_read_simple(CSR_BASE + 0x5018L);
}
static inline void timer0_ev_pending_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x5018L);
}
#define CSR_TIMER0_EV_PENDING_ZERO_OFFSET 0
#define CSR_TIMER0_EV_PENDING_ZERO_SIZE 1
static inline uint32_t timer0_ev_pending_zero_extract(uint32_t oldword) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return ( (oldword >> 0) & mask );
}
static inline uint32_t timer0_ev_pending_zero_read(void) {
	uint32_t word = timer0_ev_pending_read();
	return timer0_ev_pending_zero_extract(word);
}
static inline uint32_t timer0_ev_pending_zero_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void timer0_ev_pending_zero_write(uint32_t plain_value) {
	uint32_t oldword = timer0_ev_pending_read();
	uint32_t newword = timer0_ev_pending_zero_replace(oldword, plain_value);
	timer0_ev_pending_write(newword);
}
#define CSR_TIMER0_EV_ENABLE_ADDR (CSR_BASE + 0x501cL)
#define CSR_TIMER0_EV_ENABLE_SIZE 1
static inline uint32_t timer0_ev_enable_read(void) {
	return csr_read_simple(CSR_BASE + 0x501cL);
}
static inline void timer0_ev_enable_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x501cL);
}
#define CSR_TIMER0_EV_ENABLE_ZERO_OFFSET 0
#define CSR_TIMER0_EV_ENABLE_ZERO_SIZE 1
static inline uint32_t timer0_ev_enable_zero_extract(uint32_t oldword) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return ( (oldword >> 0) & mask );
}
static inline uint32_t timer0_ev_enable_zero_read(void) {
	uint32_t word = timer0_ev_enable_read();
	return timer0_ev_enable_zero_extract(word);
}
static inline uint32_t timer0_ev_enable_zero_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void timer0_ev_enable_zero_write(uint32_t plain_value) {
	uint32_t oldword = timer0_ev_enable_read();
	uint32_t newword = timer0_ev_enable_zero_replace(oldword, plain_value);
	timer0_ev_enable_write(newword);
}

/* uart */
#define CSR_UART_BASE (CSR_BASE + 0x5800L)
#define CSR_UART_RXTX_ADDR (CSR_BASE + 0x5800L)
#define CSR_UART_RXTX_SIZE 1
static inline uint32_t uart_rxtx_read(void) {
	return csr_read_simple(CSR_BASE + 0x5800L);
}
static inline void uart_rxtx_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x5800L);
}
#define CSR_UART_TXFULL_ADDR (CSR_BASE + 0x5804L)
#define CSR_UART_TXFULL_SIZE 1
static inline uint32_t uart_txfull_read(void) {
	return csr_read_simple(CSR_BASE + 0x5804L);
}
#define CSR_UART_RXEMPTY_ADDR (CSR_BASE + 0x5808L)
#define CSR_UART_RXEMPTY_SIZE 1
static inline uint32_t uart_rxempty_read(void) {
	return csr_read_simple(CSR_BASE + 0x5808L);
}
#define CSR_UART_EV_STATUS_ADDR (CSR_BASE + 0x580cL)
#define CSR_UART_EV_STATUS_SIZE 1
static inline uint32_t uart_ev_status_read(void) {
	return csr_read_simple(CSR_BASE + 0x580cL);
}
#define CSR_UART_EV_STATUS_TX_OFFSET 0
#define CSR_UART_EV_STATUS_TX_SIZE 1
static inline uint32_t uart_ev_status_tx_extract(uint32_t oldword) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return ( (oldword >> 0) & mask );
}
static inline uint32_t uart_ev_status_tx_read(void) {
	uint32_t word = uart_ev_status_read();
	return uart_ev_status_tx_extract(word);
}
#define CSR_UART_EV_STATUS_RX_OFFSET 1
#define CSR_UART_EV_STATUS_RX_SIZE 1
static inline uint32_t uart_ev_status_rx_extract(uint32_t oldword) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return ( (oldword >> 1) & mask );
}
static inline uint32_t uart_ev_status_rx_read(void) {
	uint32_t word = uart_ev_status_read();
	return uart_ev_status_rx_extract(word);
}
#define CSR_UART_EV_PENDING_ADDR (CSR_BASE + 0x5810L)
#define CSR_UART_EV_PENDING_SIZE 1
static inline uint32_t uart_ev_pending_read(void) {
	return csr_read_simple(CSR_BASE + 0x5810L);
}
static inline void uart_ev_pending_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x5810L);
}
#define CSR_UART_EV_PENDING_TX_OFFSET 0
#define CSR_UART_EV_PENDING_TX_SIZE 1
static inline uint32_t uart_ev_pending_tx_extract(uint32_t oldword) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return ( (oldword >> 0) & mask );
}
static inline uint32_t uart_ev_pending_tx_read(void) {
	uint32_t word = uart_ev_pending_read();
	return uart_ev_pending_tx_extract(word);
}
static inline uint32_t uart_ev_pending_tx_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void uart_ev_pending_tx_write(uint32_t plain_value) {
	uint32_t oldword = uart_ev_pending_read();
	uint32_t newword = uart_ev_pending_tx_replace(oldword, plain_value);
	uart_ev_pending_write(newword);
}
#define CSR_UART_EV_PENDING_RX_OFFSET 1
#define CSR_UART_EV_PENDING_RX_SIZE 1
static inline uint32_t uart_ev_pending_rx_extract(uint32_t oldword) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return ( (oldword >> 1) & mask );
}
static inline uint32_t uart_ev_pending_rx_read(void) {
	uint32_t word = uart_ev_pending_read();
	return uart_ev_pending_rx_extract(word);
}
static inline uint32_t uart_ev_pending_rx_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return (oldword & (~(mask << 1))) | (mask & plain_value)<< 1 ;
}
static inline void uart_ev_pending_rx_write(uint32_t plain_value) {
	uint32_t oldword = uart_ev_pending_read();
	uint32_t newword = uart_ev_pending_rx_replace(oldword, plain_value);
	uart_ev_pending_write(newword);
}
#define CSR_UART_EV_ENABLE_ADDR (CSR_BASE + 0x5814L)
#define CSR_UART_EV_ENABLE_SIZE 1
static inline uint32_t uart_ev_enable_read(void) {
	return csr_read_simple(CSR_BASE + 0x5814L);
}
static inline void uart_ev_enable_write(uint32_t v) {
	csr_write_simple(v, CSR_BASE + 0x5814L);
}
#define CSR_UART_EV_ENABLE_TX_OFFSET 0
#define CSR_UART_EV_ENABLE_TX_SIZE 1
static inline uint32_t uart_ev_enable_tx_extract(uint32_t oldword) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return ( (oldword >> 0) & mask );
}
static inline uint32_t uart_ev_enable_tx_read(void) {
	uint32_t word = uart_ev_enable_read();
	return uart_ev_enable_tx_extract(word);
}
static inline uint32_t uart_ev_enable_tx_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return (oldword & (~(mask << 0))) | (mask & plain_value)<< 0 ;
}
static inline void uart_ev_enable_tx_write(uint32_t plain_value) {
	uint32_t oldword = uart_ev_enable_read();
	uint32_t newword = uart_ev_enable_tx_replace(oldword, plain_value);
	uart_ev_enable_write(newword);
}
#define CSR_UART_EV_ENABLE_RX_OFFSET 1
#define CSR_UART_EV_ENABLE_RX_SIZE 1
static inline uint32_t uart_ev_enable_rx_extract(uint32_t oldword) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return ( (oldword >> 1) & mask );
}
static inline uint32_t uart_ev_enable_rx_read(void) {
	uint32_t word = uart_ev_enable_read();
	return uart_ev_enable_rx_extract(word);
}
static inline uint32_t uart_ev_enable_rx_replace(uint32_t oldword, uint32_t plain_value) {
	uint32_t mask = ((uint32_t)(1 << 1)-1);
	return (oldword & (~(mask << 1))) | (mask & plain_value)<< 1 ;
}
static inline void uart_ev_enable_rx_write(uint32_t plain_value) {
	uint32_t oldword = uart_ev_enable_read();
	uint32_t newword = uart_ev_enable_rx_replace(oldword, plain_value);
	uart_ev_enable_write(newword);
}
#define CSR_UART_TXEMPTY_ADDR (CSR_BASE + 0x5818L)
#define CSR_UART_TXEMPTY_SIZE 1
static inline uint32_t uart_txempty_read(void) {
	return csr_read_simple(CSR_BASE + 0x5818L);
}
#define CSR_UART_RXFULL_ADDR (CSR_BASE + 0x581cL)
#define CSR_UART_RXFULL_SIZE 1
static inline uint32_t uart_rxfull_read(void) {
	return csr_read_simple(CSR_BASE + 0x581cL);
}

#endif
