# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -Lf /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim -L /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work -L /home/ecegrid/a/ece337/Class0.5u/GOLD_LIB "+no_glitch_msg" -coverage -voptargs="+acc" -i -t ps mapped_work.tb_rcv_block 
# Start time: 04:43:04 on Feb 20,2019
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: mapped/rcv_block.v(155): (vopt-2685) [TFMPC] - Too few port connections for 'SHIFT'.  Expected 7, found 6.
# ** Warning: mapped/rcv_block.v(155): (vopt-2718) [TFMPC] - Missing connection for port 'count_out'.
# ** Warning: mapped/rcv_block.v(158): (vopt-2685) [TFMPC] - Too few port connections for 'PCKT'.  Expected 7, found 6.
# ** Warning: mapped/rcv_block.v(158): (vopt-2718) [TFMPC] - Missing connection for port 'count_out'.
# Loading sv_std.std
# Loading work.tb_rcv_block(fast)
# Loading work.rcv_block(fast)
# Loading work.start_bit_det(fast)
# Loading work.timer(fast)
# Loading work.flex_counter_1(fast)
# Loading work.flex_counter_0(fast)
# Loading work.rcu(fast)
# Loading work.sr_9bit(fast)
# Loading work.flex_stp_sr_NUM_BITS9_SHIFT_MSB1(fast)
# Loading work.rx_data_buff(fast)
# Loading work.stop_bit_chk(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.math_real(body)
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.dffsr(metastabilitywrapperarch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.prim(body)
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.dffsr_core(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nor2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.invx1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.invx2(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.mux2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.oai21x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.aoi21x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nand2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.and2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.nand3x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.xor2x1(behavioral)#1
# Loading /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work.and2x2(behavioral)#1
add wave -position insertpoint sim:/tb_rcv_block/*
run 1000 ns
# ** Info: Test case 0: Test data correctly received
#    Time: 8750 ps  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 115
# ** Info: Test case 0: DUT correctly shows no framing error
#    Time: 8750 ps  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 121
# ** Info: Test case 0: DUT correctly asserted the data ready flag
#    Time: 8750 ps  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 127
# ** Info: Test case 0: DUT correctly shows no overrun error
#    Time: 8750 ps  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 135
# ** Info: Test case 1: Test data correctly received
#    Time: 320 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 115
# ** Info: Test case 1: DUT correctly shows no framing error
#    Time: 320 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 121
# ** Info: Test case 1: DUT correctly asserted the data ready flag
#    Time: 320 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 127
# ** Info: Test case 1: DUT correctly shows no overrun error
#    Time: 320 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 135
# ** Info: Test case 1: DUT correctly cleared the data ready flag
#    Time: 322500 ps  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 163
# ** Info: Test case 2: Test data correctly received
#    Time: 623 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 115
# ** Info: Test case 2: DUT correctly shows no framing error
#    Time: 623 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 121
# ** Info: Test case 2: DUT correctly asserted the data ready flag
#    Time: 623 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 127
# ** Info: Test case 2: DUT correctly shows no overrun error
#    Time: 623 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 135
# ** Info: Test case 2: DUT correctly cleared the data ready flag
#    Time: 627500 ps  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 163
# ** Info: Test case 3: Test data correctly received
#    Time: 940 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 115
# ** Info: Test case 3: DUT correctly shows no framing error
#    Time: 940 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 121
# ** Info: Test case 3: DUT correctly asserted the data ready flag
#    Time: 940 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 127
# ** Info: Test case 3: DUT correctly shows no overrun error
#    Time: 940 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 135
# ** Info: Test case 3: DUT correctly cleared the data ready flag
#    Time: 942500 ps  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 163
add wave -position insertpoint  \
sim:/tb_rcv_block/DUT/TIMER/packet_done
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_rcv_block(fast)
# Loading work.rcv_block(fast)
# Loading work.start_bit_det(fast)
# Loading work.timer(fast)
# Loading work.flex_counter_1(fast)
# Loading work.flex_counter_0(fast)
# Loading work.rcu(fast)
# Loading work.sr_9bit(fast)
# Loading work.flex_stp_sr_NUM_BITS9_SHIFT_MSB1(fast)
# Loading work.rx_data_buff(fast)
# Loading work.stop_bit_chk(fast)
run 1000 ns
# ** Info: Test case 0: Test data correctly received
#    Time: 8750 ps  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 115
# ** Info: Test case 0: DUT correctly shows no framing error
#    Time: 8750 ps  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 121
# ** Info: Test case 0: DUT correctly asserted the data ready flag
#    Time: 8750 ps  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 127
# ** Info: Test case 0: DUT correctly shows no overrun error
#    Time: 8750 ps  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 135
# ** Info: Test case 1: Test data correctly received
#    Time: 320 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 115
# ** Info: Test case 1: DUT correctly shows no framing error
#    Time: 320 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 121
# ** Info: Test case 1: DUT correctly asserted the data ready flag
#    Time: 320 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 127
# ** Info: Test case 1: DUT correctly shows no overrun error
#    Time: 320 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 135
# ** Info: Test case 1: DUT correctly cleared the data ready flag
#    Time: 322500 ps  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 163
# ** Info: Test case 2: Test data correctly received
#    Time: 623 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 115
# ** Info: Test case 2: DUT correctly shows no framing error
#    Time: 623 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 121
# ** Info: Test case 2: DUT correctly asserted the data ready flag
#    Time: 623 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 127
# ** Info: Test case 2: DUT correctly shows no overrun error
#    Time: 623 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 135
# ** Info: Test case 2: DUT correctly cleared the data ready flag
#    Time: 627500 ps  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 163
# ** Info: Test case 3: Test data correctly received
#    Time: 940 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 115
# ** Info: Test case 3: DUT correctly shows no framing error
#    Time: 940 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 121
# ** Info: Test case 3: DUT correctly asserted the data ready flag
#    Time: 940 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 127
# ** Info: Test case 3: DUT correctly shows no overrun error
#    Time: 940 ns  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 135
# ** Info: Test case 3: DUT correctly cleared the data ready flag
#    Time: 942500 ps  Scope: tb_rcv_block.check_outputs File: source/tb_rcv_block.sv Line: 163
