
*** Running vivado
    with args -log design_1_cv_hw_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cv_hw_0_3.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_cv_hw_0_3.tcl -notrace
Command: synth_design -top design_1_cv_hw_0_3 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11221 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1340.336 ; gain = 74.871 ; free physical = 21747 ; free virtual = 25424
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_cv_hw_0_3' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_cv_hw_0_3/synth/design_1_cv_hw_0_3.v:58]
INFO: [Synth 8-6157] synthesizing module 'cv_hw' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/5a24/hdl/verilog/cv_hw.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/5a24/hdl/verilog/cv_hw.v:66]
INFO: [Synth 8-6155] done synthesizing module 'cv_hw' (1#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/5a24/hdl/verilog/cv_hw.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cv_hw_0_3' (2#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_cv_hw_0_3/synth/design_1_cv_hw_0_3.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1384.961 ; gain = 119.496 ; free physical = 21703 ; free virtual = 25396
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1384.961 ; gain = 119.496 ; free physical = 21701 ; free virtual = 25393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1384.961 ; gain = 119.496 ; free physical = 21701 ; free virtual = 25393
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_cv_hw_0_3/constraints/cv_hw_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_cv_hw_0_3/constraints/cv_hw_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.runs/design_1_cv_hw_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.runs/design_1_cv_hw_0_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2288.711 ; gain = 0.000 ; free physical = 20203 ; free virtual = 24041
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 2288.711 ; gain = 1023.246 ; free physical = 20197 ; free virtual = 24036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 2288.711 ; gain = 1023.246 ; free physical = 20197 ; free virtual = 24036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.runs/design_1_cv_hw_0_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 2288.711 ; gain = 1023.246 ; free physical = 20199 ; free virtual = 24038
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 2288.711 ; gain = 1023.246 ; free physical = 20186 ; free virtual = 24024
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cv_hw 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2288.711 ; gain = 1023.246 ; free physical = 20149 ; free virtual = 23990
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 2507.547 ; gain = 1242.082 ; free physical = 18617 ; free virtual = 22524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 2517.562 ; gain = 1252.098 ; free physical = 18615 ; free virtual = 22522
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:01:12 . Memory (MB): peak = 2518.570 ; gain = 1253.105 ; free physical = 18614 ; free virtual = 22521
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:12 . Memory (MB): peak = 2518.570 ; gain = 1253.105 ; free physical = 18602 ; free virtual = 22509
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:12 . Memory (MB): peak = 2518.570 ; gain = 1253.105 ; free physical = 18602 ; free virtual = 22509
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:12 . Memory (MB): peak = 2518.570 ; gain = 1253.105 ; free physical = 18602 ; free virtual = 22509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:12 . Memory (MB): peak = 2518.570 ; gain = 1253.105 ; free physical = 18602 ; free virtual = 22509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:12 . Memory (MB): peak = 2518.570 ; gain = 1253.105 ; free physical = 18602 ; free virtual = 22509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:12 . Memory (MB): peak = 2518.570 ; gain = 1253.105 ; free physical = 18602 ; free virtual = 22509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |    22|
|4     |LUT4 |     2|
|5     |LUT5 |     4|
|6     |LUT6 |     2|
|7     |FDRE |    42|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    75|
|2     |  inst   |cv_hw  |    75|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:12 . Memory (MB): peak = 2518.570 ; gain = 1253.105 ; free physical = 18602 ; free virtual = 22509
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:51 . Memory (MB): peak = 2518.570 ; gain = 349.355 ; free physical = 18639 ; free virtual = 22545
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:12 . Memory (MB): peak = 2518.578 ; gain = 1253.105 ; free physical = 18639 ; free virtual = 22545
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:01:13 . Memory (MB): peak = 2571.586 ; gain = 1317.703 ; free physical = 18608 ; free virtual = 22515
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.runs/design_1_cv_hw_0_3_synth_1/design_1_cv_hw_0_3.dcp' has been generated.
