$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 1 # clk_i $end
  $var wire 1 $ rst_ni $end
  $var wire 1 % a_valid $end
  $var wire 1 & a_ready $end
  $var wire 8 ' a_data [7:0] $end
  $var wire 1 ( b_valid $end
  $var wire 1 ) b_ready $end
  $var wire 8 * b_data [7:0] $end
 $upscope $end
 $scope module some_module $end
  $var wire 1 + clk_i $end
  $var wire 1 , rst_ni $end
  $var wire 1 - a_valid $end
  $var wire 1 . a_ready $end
  $var wire 8 / a_data [7:0] $end
  $var wire 1 0 b_valid $end
  $var wire 1 1 b_ready $end
  $var wire 8 2 b_data [7:0] $end
  $var wire 1 3 empty $end
  $var wire 8 4 data_buff [7:0] $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
1%
1&
b01011010 '
0(
1)
b00000000 *
1+
0,
1-
1.
b01011010 /
00
11
b00000000 2
13
b00000000 4
#1000
0#
0+
#2000
1#
1+
#3000
0#
0+
#4000
1#
1+
#5000
0#
0+
#6000
1#
1+
#7000
0#
0+
#8000
1#
1+
#9000
0#
0+
#10000
1#
1+
#11000
0#
0+
#12000
1#
1+
#13000
0#
0+
#14000
1#
1+
#15000
0#
0+
#16000
1#
1+
#17000
0#
0+
#18000
1#
1+
#19000
0#
0+
#20000
1#
1+
#21000
0#
0+
#22000
1#
1+
#23000
0#
0+
#24000
1#
1+
#25000
0#
0+
#26000
1#
1+
#27000
0#
0+
#28000
1#
1$
0%
1+
1,
0-
#29000
0#
0+
#30000
1#
1+
#31000
0#
0+
#32000
1#
1+
#33000
0#
0+
#34000
1#
1+
#35000
0#
0+
#36000
1#
1+
#37000
0#
0+
#38000
1#
1+
#39000
0#
0+
#40000
1#
1+
#41000
0#
0+
#42000
1#
1+
#43000
0#
0+
#44000
1#
1+
#45000
0#
0+
#46000
1#
1+
#47000
0#
0+
#48000
1#
1+
#49000
0#
0+
#50000
1#
1+
#51000
0#
0+
#52000
1#
1+
#53000
0#
0+
#54000
1#
1+
#55000
0#
0+
#56000
1#
1+
#57000
0#
0+
#58000
1#
1+
