[2025-09-18 05:17:30] START suite=qualcomm_srv trace=srv610_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv610_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2808292 heartbeat IPC: 3.561 cumulative IPC: 3.561 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5409907 heartbeat IPC: 3.844 cumulative IPC: 3.697 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5409907 cumulative IPC: 3.697 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5409907 cumulative IPC: 3.697 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14902763 heartbeat IPC: 1.053 cumulative IPC: 1.053 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 24374555 heartbeat IPC: 1.056 cumulative IPC: 1.055 (Simulation time: 00 hr 03 min 46 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 33977125 heartbeat IPC: 1.041 cumulative IPC: 1.05 (Simulation time: 00 hr 05 min 02 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 43259121 heartbeat IPC: 1.077 cumulative IPC: 1.057 (Simulation time: 00 hr 06 min 16 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 52685636 heartbeat IPC: 1.061 cumulative IPC: 1.058 (Simulation time: 00 hr 07 min 32 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 62030269 heartbeat IPC: 1.07 cumulative IPC: 1.06 (Simulation time: 00 hr 08 min 46 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv610_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000008 cycles: 71444611 heartbeat IPC: 1.062 cumulative IPC: 1.06 (Simulation time: 00 hr 10 min 02 sec)
Heartbeat CPU 0 instructions: 100000008 cycles: 80782581 heartbeat IPC: 1.071 cumulative IPC: 1.061 (Simulation time: 00 hr 11 min 16 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 90131481 heartbeat IPC: 1.07 cumulative IPC: 1.062 (Simulation time: 00 hr 12 min 28 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 94070162 cumulative IPC: 1.063 (Simulation time: 00 hr 13 min 47 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 94070162 cumulative IPC: 1.063 (Simulation time: 00 hr 13 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv610_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.063 instructions: 100000004 cycles: 94070162
CPU 0 Branch Prediction Accuracy: 92.32% MPKI: 13.76 Average ROB Occupancy at Mispredict: 30.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05202
BRANCH_INDIRECT: 0.3432
BRANCH_CONDITIONAL: 12.13
BRANCH_DIRECT_CALL: 0.3698
BRANCH_INDIRECT_CALL: 0.5004
BRANCH_RETURN: 0.3601


====Backend Stall Breakdown====
ROB_STALL: 238444
LQ_STALL: 0
SQ_STALL: 953913


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 156.61807
REPLAY_LOAD: 60.74622
NON_REPLAY_LOAD: 26.044018

== Total ==
ADDR_TRANS: 76273
REPLAY_LOAD: 36144
NON_REPLAY_LOAD: 126027

== Counts ==
ADDR_TRANS: 487
REPLAY_LOAD: 595
NON_REPLAY_LOAD: 4839

cpu0->cpu0_STLB TOTAL        ACCESS:    2136874 HIT:    2109562 MISS:      27312 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2136874 HIT:    2109562 MISS:      27312 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 195.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9678527 HIT:    8438070 MISS:    1240457 MSHR_MERGE:      60997
cpu0->cpu0_L2C LOAD         ACCESS:    7560933 HIT:    6623624 MISS:     937309 MSHR_MERGE:       3566
cpu0->cpu0_L2C RFO          ACCESS:     588550 HIT:     459961 MISS:     128589 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     337771 HIT:     239022 MISS:      98749 MSHR_MERGE:      57431
cpu0->cpu0_L2C WRITE        ACCESS:    1128456 HIT:    1102480 MISS:      25976 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      62817 HIT:      12983 MISS:      49834 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     311692 ISSUED:     218381 USEFUL:       4676 USELESS:      11514
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.48 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15289453 HIT:    7657620 MISS:    7631833 MSHR_MERGE:    1868643
cpu0->cpu0_L1I LOAD         ACCESS:   15289453 HIT:    7657620 MISS:    7631833 MSHR_MERGE:    1868643
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.67 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30578298 HIT:   26138822 MISS:    4439476 MSHR_MERGE:    1846516
cpu0->cpu0_L1D LOAD         ACCESS:   16592049 HIT:   14230794 MISS:    2361255 MSHR_MERGE:     563495
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     471642 HIT:     229610 MISS:     242032 MSHR_MERGE:      98200
cpu0->cpu0_L1D WRITE        ACCESS:   13446832 HIT:   11673608 MISS:    1773224 MSHR_MERGE:    1184673
cpu0->cpu0_L1D TRANSLATION  ACCESS:      67775 HIT:       4810 MISS:      62965 MSHR_MERGE:        148
cpu0->cpu0_L1D PREFETCH REQUESTED:     712099 ISSUED:     471642 USEFUL:      43321 USELESS:      49114
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.03 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12565734 HIT:   10447583 MISS:    2118151 MSHR_MERGE:    1057258
cpu0->cpu0_ITLB LOAD         ACCESS:   12565734 HIT:   10447583 MISS:    2118151 MSHR_MERGE:    1057258
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.299 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28616254 HIT:   27163274 MISS:    1452980 MSHR_MERGE:     377001
cpu0->cpu0_DTLB LOAD         ACCESS:   28616254 HIT:   27163274 MISS:    1452980 MSHR_MERGE:     377001
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.63 cycles
cpu0->LLC TOTAL        ACCESS:    1378637 HIT:    1274965 MISS:     103672 MSHR_MERGE:       3949
cpu0->LLC LOAD         ACCESS:     933743 HIT:     873257 MISS:      60486 MSHR_MERGE:        182
cpu0->LLC RFO          ACCESS:     128589 HIT:     123440 MISS:       5149 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      41318 HIT:      22628 MISS:      18690 MSHR_MERGE:       3767
cpu0->LLC WRITE        ACCESS:     225153 HIT:     224620 MISS:        533 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      49834 HIT:      31020 MISS:      18814 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.52 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1006
  ROW_BUFFER_MISS:      98184
  AVG DBUS CONGESTED CYCLE: 3.997
Channel 0 WQ ROW_BUFFER_HIT:        732
  ROW_BUFFER_MISS:       5417
  FULL:          0
Channel 0 REFRESHES ISSUED:       7840

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       548751       546833        89952         9614
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            9         1684         3411         2117
  STLB miss resolved @ L2C                0          435         3402         6798         5559
  STLB miss resolved @ LLC                0          343         6086        15662        12168
  STLB miss resolved @ MEM                0            1         2619         9541        14883

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             193991        56248      1415634       139518          524
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          569          562           83
  STLB miss resolved @ L2C                0          160         1798          881           38
  STLB miss resolved @ LLC                0           54         1729         2087          114
  STLB miss resolved @ MEM                0            1          517          508          269
[2025-09-18 05:31:18] END   suite=qualcomm_srv trace=srv610_ap (rc=0)
