/* Generated by Yosys 0.39 (git sha1 00338082b, aarch64-apple-darwin21.4-clang++ 14.0.0-1ubuntu1.1 -fPIC -Os) */

(* top =  1  *)
(* hdlname = "xor2" *)
(* src = "xor2.soln.sv:1.8-1.12" *)
module xor2(b_i, c_o, a_i);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  (* src = "xor2.soln.sv:2.16-2.19" *)
  input a_i;
  wire a_i;
  (* src = "xor2.soln.sv:3.16-3.19" *)
  input b_i;
  wire b_i;
  (* src = "xor2.soln.sv:4.17-4.20" *)
  output c_o;
  wire c_o;
  assign _02_ = b_i & a_i;
  assign _03_ = _11_ & _12_;
  assign _04_ = _13_ & _14_;
  assign _05_ = _00_ & b_i;
  assign _06_ = _16_ & _17_;
  assign _07_ = _18_ & _19_;
  assign _08_ = _01_ & a_i;
  assign _09_ = _21_ & _22_;
  assign _10_ = _23_ & _24_;
  assign _11_ = ~b_i;
  assign _12_ = ~a_i;
  assign _13_ = ~_02_;
  assign _14_ = ~_03_;
  assign _15_ = ~_04_;
  assign _16_ = ~_00_;
  assign _17_ = ~b_i;
  assign _18_ = ~_05_;
  assign _19_ = ~_06_;
  assign _20_ = ~_07_;
  assign _21_ = ~_01_;
  assign _22_ = ~a_i;
  assign _23_ = ~_08_;
  assign _24_ = ~_09_;
  assign _00_ = _15_;
  assign _01_ = _20_;
  assign c_o = _10_;

`ifdef FORMAL
assert property (c_o == 0);
`endif
  
endmodule
