Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Nov 27 15:42:04 2025
| Host         : alan-Yilong15-Series-GM5HG0A running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file audio_wrapper_control_sets_placed.rpt
| Design       : audio_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    82 |
|    Minimum number of control sets                        |    82 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   179 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    82 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    25 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     3 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             223 |           80 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             213 |           66 |
| Yes          | No                    | No                     |             770 |          154 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             391 |          107 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |                                                                         Enable Signal                                                                         |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                      |                1 |              2 |         2.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                | audio_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                          |                1 |              4 |         4.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | audio_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                   |                1 |              4 |         4.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | audio_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                        |                1 |              4 |         4.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                1 |              4 |         4.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | audio_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                        |                1 |              4 |         4.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | audio_i/leds_gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                                        |                1 |              4 |         4.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                        | audio_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                1 |              4 |         4.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | audio_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |         4.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                1 |              4 |         4.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                        | audio_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                1 |              4 |         4.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/switched_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                     | audio_i/switched_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                    |                1 |              4 |         4.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                              | audio_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                1 |              4 |         4.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | audio_i/switched_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                    |                1 |              4 |         4.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | audio_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                      |                1 |              4 |         4.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                              | audio_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                 |                2 |              5 |         2.50 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                         | audio_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                1 |              5 |         5.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state[4]_i_1_n_0                                                                       |                                                                                                                                                      |                1 |              5 |         5.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/sclk_d1_reg_0[0]                                                                                    | audio_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/bit_cntr[4]_i_1__0_n_0                                                                       |                1 |              5 |         5.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_rdy                                                                                             | audio_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr[4]_i_1_n_0                                                                        |                2 |              5 |         2.50 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              5 |         1.67 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | audio_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                          |                2 |              5 |         2.50 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | audio_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_0_in                                                                          |                2 |              5 |         2.50 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                         | audio_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                1 |              6 |         6.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | audio_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                2 |              6 |         3.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | audio_i/rgbleds_gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                                     |                1 |              6 |         6.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                    | audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | audio_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                 |                3 |              6 |         2.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/FSM_onehot_iis_state[6]_i_1_n_0                                                                     |                                                                                                                                                      |                2 |              7 |         3.50 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                              | audio_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                2 |              8 |         4.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | audio_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                3 |              8 |         2.67 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | audio_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                2 |              8 |         4.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/switched_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | audio_i/switched_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                    |                1 |              8 |         8.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |             10 |         3.33 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                      |                3 |             12 |         4.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                      |                4 |             12 |         3.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                      |                4 |             12 |         3.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                      |                3 |             12 |         4.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | audio_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             13 |         2.17 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                      |                4 |             13 |         3.25 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                      |                4 |             14 |         3.50 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                      |                4 |             14 |         3.50 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                    |                                                                                                                                                      |                4 |             14 |         3.50 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                      |                3 |             16 |         5.33 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | audio_i/btns_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |                6 |             20 |         3.33 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                | audio_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                          |                4 |             21 |         5.25 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | audio_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                4 |             21 |         5.25 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/switched_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | audio_i/switched_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                      |                4 |             21 |         5.25 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                      |                9 |             21 |         2.33 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | audio_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               10 |             23 |         2.30 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/clk_cntr_reg[4][0]                                                                                  | audio_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                    |               11 |             24 |         2.18 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[23]_i_1__0_n_0                                                                              | audio_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                                    |                7 |             24 |         3.43 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg0                                                                                          | audio_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                                  |                6 |             24 |         4.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg0                                                                                          | audio_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                                  |                4 |             24 |         6.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                      |               13 |             24 |         1.85 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                      |                5 |             32 |         6.40 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                | audio_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                 |               11 |             32 |         2.91 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_1[0]                                     | audio_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                                     |                7 |             32 |         4.57 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                   |                                                                                                                                                      |                5 |             32 |         6.40 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/audio_codec_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                               | audio_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                                     |                8 |             32 |         4.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                      |                9 |             34 |         3.78 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | audio_i/leds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                        |               10 |             34 |         3.40 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                      |                5 |             35 |         7.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | audio_i/rgbleds_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |               10 |             36 |         3.60 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | audio_i/switched_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                    |               10 |             37 |         3.70 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                      |                7 |             47 |         6.71 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                   |                                                                                                                                                      |                6 |             47 |         7.83 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                      |                7 |             47 |         6.71 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                      |                7 |             47 |         6.71 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                      |                8 |             48 |         6.00 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                      |                9 |             48 |         5.33 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                  |                                                                                                                                                      |                9 |             48 |         5.33 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                               |                                                                                                                                                      |                9 |             48 |         5.33 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                      |                9 |             48 |         5.33 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/audio_codec_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/E[0]                                                                                                |                                                                                                                                                      |                7 |             48 |         6.86 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 | audio_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                      |               10 |             48 |         4.80 |
|  audio_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               |                                                                                                                                                      |               81 |            224 |         2.77 |
+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


