#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May 24 21:59:11 2021
# Process ID: 57706
# Current directory: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.runs/synth_1
# Command line: vivado -log mem_subsystem_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mem_subsystem_top.tcl
# Log file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.runs/synth_1/mem_subsystem_top.vds
# Journal file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mem_subsystem_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/s1820419/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1704.086 ; gain = 41.688 ; free physical = 1506116 ; free virtual = 1542939
Command: synth_design -top mem_subsystem_top -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 58010 
WARNING: [Synth 8-2254] instance name 'delay_cmd_39' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:275]
WARNING: [Synth 8-2254] instance name 'delay_cmd_40' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:279]
WARNING: [Synth 8-2254] instance name 'delay_cmd_41' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:283]
WARNING: [Synth 8-2254] instance name 'delay_cmd_42' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:287]
WARNING: [Synth 8-2254] instance name 'delay_cmd_43' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:291]
WARNING: [Synth 8-2254] instance name 'delay_cmd_44' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:295]
WARNING: [Synth 8-2254] instance name 'delay_cmd_45' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:299]
WARNING: [Synth 8-2254] instance name 'delay_cmd_46' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:303]
WARNING: [Synth 8-2254] instance name 'delay_cmd_47' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:307]
WARNING: [Synth 8-2254] instance name 'delay_cmd_48' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:311]
WARNING: [Synth 8-2254] instance name 'delay_cmd_49' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:315]
WARNING: [Synth 8-2254] instance name 'delay_cmd_50' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:319]
WARNING: [Synth 8-2254] instance name 'delay_cmd_51' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:323]
WARNING: [Synth 8-2254] instance name 'delay_cmd_52' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:327]
WARNING: [Synth 8-2254] instance name 'delay_cmd_53' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:331]
WARNING: [Synth 8-2254] instance name 'delay_cmd_54' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:335]
WARNING: [Synth 8-2254] instance name 'delay_cmd_55' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:339]
WARNING: [Synth 8-2254] instance name 'delay_cmd_56' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:343]
WARNING: [Synth 8-2254] instance name 'delay_cmd_57' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:347]
WARNING: [Synth 8-2254] instance name 'delay_cmd_58' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:351]
WARNING: [Synth 8-2254] instance name 'delay_cmd_59' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:355]
WARNING: [Synth 8-2254] instance name 'delay_cmd_60' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:359]
WARNING: [Synth 8-2254] instance name 'delay_cmd_61' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:363]
WARNING: [Synth 8-2254] instance name 'delay_cmd_62' matches net/port name [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:367]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.742 ; gain = 2.887 ; free physical = 1504991 ; free virtual = 1541816
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mem_subsystem_top' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/mem_subsystem_lib.v:1]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
	Parameter CHECK_PARALLELISM bound to: 85 - type: integer 
	Parameter LAYER_NUM bound to: 3 - type: integer 
	Parameter RAM_UNIT_MSG_NUM bound to: 17 - type: integer 
	Parameter RAM_PORTA_RANGE bound to: 9 - type: integer 
	Parameter RAM_PORTB_RANGE bound to: 8 - type: integer 
	Parameter MEM_DEVICE_NUM bound to: 5 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter ADDR bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_pageAlign_interface' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:1]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
	Parameter CHECK_PARALLELISM bound to: 85 - type: integer 
	Parameter LAYER_NUM bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'align_cmd_gen_5' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:574]
	Parameter LAYER_NUM bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'align_cmd_gen_5' (1#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:574]
INFO: [Synth 8-6157] synthesizing module 'page_align_depth_1_2' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:585]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'page_align_depth_1_2' (2#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:585]
INFO: [Synth 8-6157] synthesizing module 'page_align_depth_2' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:630]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'page_align_depth_2' (3#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:630]
INFO: [Synth 8-6157] synthesizing module 'page_align_depth_1' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:611]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'page_align_depth_1' (4#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:611]
INFO: [Synth 8-6155] done synthesizing module 'ram_pageAlign_interface' (5#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/page_align_lib.v:1]
INFO: [Synth 8-6157] synthesizing module 'column_ram_pc85' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/column_ram.v:1]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
	Parameter CHECK_PARALLELISM bound to: 85 - type: integer 
	Parameter RAM_UNIT_MSG_NUM bound to: 17 - type: integer 
	Parameter RAM_PORTA_RANGE bound to: 9 - type: integer 
	Parameter RAM_PORTB_RANGE bound to: 8 - type: integer 
	Parameter MEM_DEVICE_NUM bound to: 5 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter ADDR bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_unit' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/column_ram.v:392]
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter ADDR bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_subsys_wrapper' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'mem_subsys' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/synth/mem_subsys.v:13]
INFO: [Synth 8-6157] synthesizing module 'mem_subsys_blk_mem_gen_0_0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.runs/synth_1/.Xil/Vivado-57706-lmpcc-12/realtime/mem_subsys_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_subsys_blk_mem_gen_0_0' (6#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.runs/synth_1/.Xil/Vivado-57706-lmpcc-12/realtime/mem_subsys_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_subsys' (7#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/synth/mem_subsys.v:13]
INFO: [Synth 8-6155] done synthesizing module 'mem_subsys_wrapper' (8#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ram_unit' (9#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/column_ram.v:392]
WARNING: [Synth 8-689] width (32) of port connection 'AddrIn_b' does not match port width (10) of module 'ram_unit' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/column_ram.v:211]
WARNING: [Synth 8-689] width (32) of port connection 'AddrIn_b' does not match port width (10) of module 'ram_unit' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/column_ram.v:211]
WARNING: [Synth 8-689] width (32) of port connection 'AddrIn_b' does not match port width (10) of module 'ram_unit' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/column_ram.v:211]
WARNING: [Synth 8-689] width (32) of port connection 'AddrIn_b' does not match port width (10) of module 'ram_unit' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/column_ram.v:211]
WARNING: [Synth 8-689] width (32) of port connection 'AddrIn_b' does not match port width (10) of module 'ram_unit' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/column_ram.v:211]
INFO: [Synth 8-6155] done synthesizing module 'column_ram_pc85' (10#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/column_ram.v:1]
INFO: [Synth 8-6157] synthesizing module 'ram_out_demux' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/mem_subsystem_lib.v:1100]
	Parameter QUAN_SIZE bound to: 4 - type: integer 
	Parameter CHECK_PARALLELISM bound to: 85 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_out_demux' (11#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/mem_subsystem_lib.v:1100]
INFO: [Synth 8-6155] done synthesizing module 'mem_subsystem_top' (12#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/BSP/memory_subsystem/mem_subsystem_lib.v:1]
WARNING: [Synth 8-3331] design align_cmd_gen_5 has unconnected port layer_status[0]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[84]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[83]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[82]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[81]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[80]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[79]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[78]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[77]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[76]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[75]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[74]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[73]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[72]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[71]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[70]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[69]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[68]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[67]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[66]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[65]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[64]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[63]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[62]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[61]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[60]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[59]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[58]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[57]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[56]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[55]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[54]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[53]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[52]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[51]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[50]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[49]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[48]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[47]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[46]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[45]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[44]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[43]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[42]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[41]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[40]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[39]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[38]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[37]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[36]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[35]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[34]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[33]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[32]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[31]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[30]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[29]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[28]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[27]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[26]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[25]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[24]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[23]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[22]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[21]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[20]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[19]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[18]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[17]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[16]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[15]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[14]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[13]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[12]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[11]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[10]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[9]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[8]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[7]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[6]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[5]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[4]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[3]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[2]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[1]
WARNING: [Synth 8-3331] design ram_pageAlign_interface has unconnected port delay_cmd[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2741.648 ; gain = 45.793 ; free physical = 1505034 ; free virtual = 1541859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2756.492 ; gain = 60.637 ; free physical = 1505030 ; free virtual = 1541855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2756.492 ; gain = 60.637 ; free physical = 1505030 ; free virtual = 1541855
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2756.492 ; gain = 0.000 ; free physical = 1505023 ; free virtual = 1541848
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/ip/mem_subsys_blk_mem_gen_0_0/mem_subsys_blk_mem_gen_0_0/mem_subsys_blk_mem_gen_0_0_in_context.xdc] for cell 'inst_column_ram_pc85/mem_device_inst[0].ram_unit_u0/ram_unit_u0/mem_subsys_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/ip/mem_subsys_blk_mem_gen_0_0/mem_subsys_blk_mem_gen_0_0/mem_subsys_blk_mem_gen_0_0_in_context.xdc] for cell 'inst_column_ram_pc85/mem_device_inst[0].ram_unit_u0/ram_unit_u0/mem_subsys_i/blk_mem_gen_0'
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/ip/mem_subsys_blk_mem_gen_0_0/mem_subsys_blk_mem_gen_0_0/mem_subsys_blk_mem_gen_0_0_in_context.xdc] for cell 'inst_column_ram_pc85/mem_device_inst[1].ram_unit_u0/ram_unit_u0/mem_subsys_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/ip/mem_subsys_blk_mem_gen_0_0/mem_subsys_blk_mem_gen_0_0/mem_subsys_blk_mem_gen_0_0_in_context.xdc] for cell 'inst_column_ram_pc85/mem_device_inst[1].ram_unit_u0/ram_unit_u0/mem_subsys_i/blk_mem_gen_0'
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/ip/mem_subsys_blk_mem_gen_0_0/mem_subsys_blk_mem_gen_0_0/mem_subsys_blk_mem_gen_0_0_in_context.xdc] for cell 'inst_column_ram_pc85/mem_device_inst[2].ram_unit_u0/ram_unit_u0/mem_subsys_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/ip/mem_subsys_blk_mem_gen_0_0/mem_subsys_blk_mem_gen_0_0/mem_subsys_blk_mem_gen_0_0_in_context.xdc] for cell 'inst_column_ram_pc85/mem_device_inst[2].ram_unit_u0/ram_unit_u0/mem_subsys_i/blk_mem_gen_0'
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/ip/mem_subsys_blk_mem_gen_0_0/mem_subsys_blk_mem_gen_0_0/mem_subsys_blk_mem_gen_0_0_in_context.xdc] for cell 'inst_column_ram_pc85/mem_device_inst[3].ram_unit_u0/ram_unit_u0/mem_subsys_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/ip/mem_subsys_blk_mem_gen_0_0/mem_subsys_blk_mem_gen_0_0/mem_subsys_blk_mem_gen_0_0_in_context.xdc] for cell 'inst_column_ram_pc85/mem_device_inst[3].ram_unit_u0/ram_unit_u0/mem_subsys_i/blk_mem_gen_0'
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/ip/mem_subsys_blk_mem_gen_0_0/mem_subsys_blk_mem_gen_0_0/mem_subsys_blk_mem_gen_0_0_in_context.xdc] for cell 'inst_column_ram_pc85/mem_device_inst[4].ram_unit_u0/ram_unit_u0/mem_subsys_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/ip/mem_subsys_blk_mem_gen_0_0/mem_subsys_blk_mem_gen_0_0/mem_subsys_blk_mem_gen_0_0_in_context.xdc] for cell 'inst_column_ram_pc85/mem_device_inst[4].ram_unit_u0/ram_unit_u0/mem_subsys_i/blk_mem_gen_0'
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/constrs_1/imports/zcu104_kit/zcu104_Rev1.0_U1_01302018.xdc]
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/constrs_1/imports/zcu104_kit/zcu104_Rev1.0_U1_01302018.xdc]
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2884.211 ; gain = 0.000 ; free physical = 1504882 ; free virtual = 1541707
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2884.211 ; gain = 0.000 ; free physical = 1504882 ; free virtual = 1541707
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2884.211 ; gain = 188.355 ; free physical = 1505017 ; free virtual = 1541843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2884.211 ; gain = 188.355 ; free physical = 1505017 ; free virtual = 1541843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst_column_ram_pc85/\mem_device_inst[0].ram_unit_u0 /ram_unit_u0/mem_subsys_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_column_ram_pc85/\mem_device_inst[1].ram_unit_u0 /ram_unit_u0/mem_subsys_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_column_ram_pc85/\mem_device_inst[2].ram_unit_u0 /ram_unit_u0/mem_subsys_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_column_ram_pc85/\mem_device_inst[3].ram_unit_u0 /ram_unit_u0/mem_subsys_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_column_ram_pc85/\mem_device_inst[4].ram_unit_u0 /ram_unit_u0/mem_subsys_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_column_ram_pc85/\mem_device_inst[0].ram_unit_u0 /ram_unit_u0/mem_subsys_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_column_ram_pc85/\mem_device_inst[1].ram_unit_u0 /ram_unit_u0/mem_subsys_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_column_ram_pc85/\mem_device_inst[2].ram_unit_u0 /ram_unit_u0/mem_subsys_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_column_ram_pc85/\mem_device_inst[3].ram_unit_u0 /ram_unit_u0/mem_subsys_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_column_ram_pc85/\mem_device_inst[4].ram_unit_u0 /ram_unit_u0/mem_subsys_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2884.211 ; gain = 188.355 ; free physical = 1505017 ; free virtual = 1541843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2884.211 ; gain = 188.355 ; free physical = 1505010 ; free virtual = 1541836
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_40'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_41'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_42'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_43'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_44'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_45'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_46'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_47'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_48'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_49'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_50'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_51'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_52'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_53'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_54'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_55'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_56'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_57'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_58'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_59'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_60'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_61'
INFO: [Synth 8-223] decloning instance 'ram_pageAlign_interface_u0/delay_cmd_39' (align_cmd_gen_5) to 'ram_pageAlign_interface_u0/delay_cmd_62'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 148   
+---Muxes : 
	   2 Input      4 Bit        Muxes := 109   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module page_align_depth_1_2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module page_align_depth_2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module page_align_depth_1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ram_pageAlign_interface 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 85    
Module column_ram_pc85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mem_subsystem_top has unconnected port delay_cmd[84]
WARNING: [Synth 8-3331] design mem_subsystem_top has unconnected port delay_cmd[83]
WARNING: [Synth 8-3331] design mem_subsystem_top has unconnected port delay_cmd[82]
WARNING: [Synth 8-3331] design mem_subsystem_top has unconnected port delay_cmd[81]
WARNING: [Synth 8-3331] design mem_subsystem_top has unconnected port delay_cmd[80]
WARNING: [Synth 8-3331] design mem_subsystem_top has unconnected port delay_cmd[79]
WARNING: [Synth 8-3331] design mem_subsystem_top has unconnected port delay_cmd[78]
WARNING: [Synth 8-3331] design mem_subsystem_top has unconnected port delay_cmd[77]
WARNING: [Synth 8-3331] design mem_subsystem_top has unconnected port delay_cmd[76]
WARNING: [Synth 8-3331] design mem_subsystem_top has unconnected port delay_cmd[75]
WARNING: [Synth 8-3331] design mem_subsystem_top has unconnected port delay_cmd[74]
WARNING: [Synth 8-3331] design mem_subsystem_top has unconnected port delay_cmd[73]
WARNING: [Synth 8-3331] design mem_subsystem_top has unconnected port delay_cmd[72]
WARNING: [Synth 8-3331] design mem_subsystem_top has unconnected port delay_cmd[71]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2884.211 ; gain = 188.355 ; free physical = 1504998 ; free virtual = 1541827
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 3369.812 ; gain = 673.957 ; free physical = 1504220 ; free virtual = 1541106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 3369.812 ; gain = 673.957 ; free physical = 1504099 ; free virtual = 1540985
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 3382.828 ; gain = 686.973 ; free physical = 1504277 ; free virtual = 1541163
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5753] loadless multi-driven net inst_column_ram_pc85/dummy_dout_reg[3] with 1st driver pin 'inst_column_ram_pc85/mem_device_inst[4].ram_unit_u0/ram_unit_u0/mem_subsys_i/BRAM_PORTB_0_dout[35]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:45]
WARNING: [Synth 8-5753] loadless multi-driven net inst_column_ram_pc85/dummy_dout_reg[3] with 2nd driver pin 'inst_column_ram_pc85/mem_device_inst[3].ram_unit_u0/ram_unit_u0/mem_subsys_i/BRAM_PORTB_0_dout[35]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:45]
WARNING: [Synth 8-5753] loadless multi-driven net inst_column_ram_pc85/dummy_dout_reg[3] with 3rd driver pin 'inst_column_ram_pc85/mem_device_inst[2].ram_unit_u0/ram_unit_u0/mem_subsys_i/BRAM_PORTB_0_dout[35]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:45]
WARNING: [Synth 8-5753] loadless multi-driven net inst_column_ram_pc85/dummy_dout_reg[3] with 4th driver pin 'inst_column_ram_pc85/mem_device_inst[1].ram_unit_u0/ram_unit_u0/mem_subsys_i/BRAM_PORTB_0_dout[35]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:45]
WARNING: [Synth 8-5753] loadless multi-driven net inst_column_ram_pc85/dummy_dout_reg[3] with 5th driver pin 'inst_column_ram_pc85/mem_device_inst[0].ram_unit_u0/ram_unit_u0/mem_subsys_i/BRAM_PORTB_0_dout[35]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:45]
WARNING: [Synth 8-5753] loadless multi-driven net inst_column_ram_pc85/dummy_dout_reg[2] with 1st driver pin 'inst_column_ram_pc85/mem_device_inst[4].ram_unit_u0/ram_unit_u0/mem_subsys_i/BRAM_PORTB_0_dout[34]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:45]
WARNING: [Synth 8-5753] loadless multi-driven net inst_column_ram_pc85/dummy_dout_reg[2] with 2nd driver pin 'inst_column_ram_pc85/mem_device_inst[3].ram_unit_u0/ram_unit_u0/mem_subsys_i/BRAM_PORTB_0_dout[34]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:45]
WARNING: [Synth 8-5753] loadless multi-driven net inst_column_ram_pc85/dummy_dout_reg[2] with 3rd driver pin 'inst_column_ram_pc85/mem_device_inst[2].ram_unit_u0/ram_unit_u0/mem_subsys_i/BRAM_PORTB_0_dout[34]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:45]
WARNING: [Synth 8-5753] loadless multi-driven net inst_column_ram_pc85/dummy_dout_reg[2] with 4th driver pin 'inst_column_ram_pc85/mem_device_inst[1].ram_unit_u0/ram_unit_u0/mem_subsys_i/BRAM_PORTB_0_dout[34]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:45]
WARNING: [Synth 8-5753] loadless multi-driven net inst_column_ram_pc85/dummy_dout_reg[2] with 5th driver pin 'inst_column_ram_pc85/mem_device_inst[0].ram_unit_u0/ram_unit_u0/mem_subsys_i/BRAM_PORTB_0_dout[34]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:45]
WARNING: [Synth 8-5753] loadless multi-driven net inst_column_ram_pc85/dummy_dout_reg[1] with 1st driver pin 'inst_column_ram_pc85/mem_device_inst[4].ram_unit_u0/ram_unit_u0/mem_subsys_i/BRAM_PORTB_0_dout[33]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:45]
WARNING: [Synth 8-5753] loadless multi-driven net inst_column_ram_pc85/dummy_dout_reg[1] with 2nd driver pin 'inst_column_ram_pc85/mem_device_inst[3].ram_unit_u0/ram_unit_u0/mem_subsys_i/BRAM_PORTB_0_dout[33]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:45]
WARNING: [Synth 8-5753] loadless multi-driven net inst_column_ram_pc85/dummy_dout_reg[1] with 3rd driver pin 'inst_column_ram_pc85/mem_device_inst[2].ram_unit_u0/ram_unit_u0/mem_subsys_i/BRAM_PORTB_0_dout[33]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:45]
WARNING: [Synth 8-5753] loadless multi-driven net inst_column_ram_pc85/dummy_dout_reg[1] with 4th driver pin 'inst_column_ram_pc85/mem_device_inst[1].ram_unit_u0/ram_unit_u0/mem_subsys_i/BRAM_PORTB_0_dout[33]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:45]
WARNING: [Synth 8-5753] loadless multi-driven net inst_column_ram_pc85/dummy_dout_reg[1] with 5th driver pin 'inst_column_ram_pc85/mem_device_inst[0].ram_unit_u0/ram_unit_u0/mem_subsys_i/BRAM_PORTB_0_dout[33]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:45]
WARNING: [Synth 8-5753] loadless multi-driven net inst_column_ram_pc85/dummy_dout_reg[0] with 1st driver pin 'inst_column_ram_pc85/mem_device_inst[4].ram_unit_u0/ram_unit_u0/mem_subsys_i/BRAM_PORTB_0_dout[32]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:45]
WARNING: [Synth 8-5753] loadless multi-driven net inst_column_ram_pc85/dummy_dout_reg[0] with 2nd driver pin 'inst_column_ram_pc85/mem_device_inst[3].ram_unit_u0/ram_unit_u0/mem_subsys_i/BRAM_PORTB_0_dout[32]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:45]
WARNING: [Synth 8-5753] loadless multi-driven net inst_column_ram_pc85/dummy_dout_reg[0] with 3rd driver pin 'inst_column_ram_pc85/mem_device_inst[2].ram_unit_u0/ram_unit_u0/mem_subsys_i/BRAM_PORTB_0_dout[32]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:45]
WARNING: [Synth 8-5753] loadless multi-driven net inst_column_ram_pc85/dummy_dout_reg[0] with 4th driver pin 'inst_column_ram_pc85/mem_device_inst[1].ram_unit_u0/ram_unit_u0/mem_subsys_i/BRAM_PORTB_0_dout[32]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:45]
WARNING: [Synth 8-5753] loadless multi-driven net inst_column_ram_pc85/dummy_dout_reg[0] with 5th driver pin 'inst_column_ram_pc85/mem_device_inst[0].ram_unit_u0/ram_unit_u0/mem_subsys_i/BRAM_PORTB_0_dout[32]' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v:45]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:07 . Memory (MB): peak = 3395.703 ; gain = 699.848 ; free physical = 1504280 ; free virtual = 1541166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:07 . Memory (MB): peak = 3395.703 ; gain = 699.848 ; free physical = 1504280 ; free virtual = 1541166
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:07 . Memory (MB): peak = 3395.703 ; gain = 699.848 ; free physical = 1504280 ; free virtual = 1541166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:01:07 . Memory (MB): peak = 3395.703 ; gain = 699.848 ; free physical = 1504280 ; free virtual = 1541166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:07 . Memory (MB): peak = 3395.703 ; gain = 699.848 ; free physical = 1504280 ; free virtual = 1541166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:07 . Memory (MB): peak = 3395.703 ; gain = 699.848 ; free physical = 1504280 ; free virtual = 1541166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |mem_subsys_blk_mem_gen_0_0 |         5|
+------+---------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |mem_subsys_blk_mem_gen_0_0    |     1|
|2     |mem_subsys_blk_mem_gen_0_0__5 |     1|
|3     |mem_subsys_blk_mem_gen_0_0__6 |     1|
|4     |mem_subsys_blk_mem_gen_0_0__7 |     1|
|5     |mem_subsys_blk_mem_gen_0_0__8 |     1|
|6     |BUFG                          |     1|
|7     |LUT1                          |     3|
|8     |LUT2                          |     2|
|9     |LUT3                          |   342|
|10    |LUT4                          |    98|
|11    |LUT5                          |     2|
|12    |LUT6                          |     2|
|13    |FDRE                          |   592|
|14    |IBUF                          |   696|
|15    |OBUFT                         |   680|
+------+------------------------------+------+

Report Instance Areas: 
+------+-------------------------------------+------------------------------+------+
|      |Instance                             |Module                        |Cells |
+------+-------------------------------------+------------------------------+------+
|1     |top                                  |                              |  2778|
|2     |  inst_column_ram_pc85               |column_ram_pc85               |   371|
|3     |    \mem_device_inst[0].ram_unit_u0  |ram_unit__xdcDup__1           |    72|
|4     |      ram_unit_u0                    |mem_subsys_wrapper__xdcDup__1 |    72|
|5     |        mem_subsys_i                 |mem_subsys__xdcDup__1         |    72|
|6     |    \mem_device_inst[1].ram_unit_u0  |ram_unit__xdcDup__2           |    72|
|7     |      ram_unit_u0                    |mem_subsys_wrapper__xdcDup__2 |    72|
|8     |        mem_subsys_i                 |mem_subsys__xdcDup__2         |    72|
|9     |    \mem_device_inst[2].ram_unit_u0  |ram_unit__xdcDup__3           |    72|
|10    |      ram_unit_u0                    |mem_subsys_wrapper__xdcDup__3 |    72|
|11    |        mem_subsys_i                 |mem_subsys__xdcDup__3         |    72|
|12    |    \mem_device_inst[3].ram_unit_u0  |ram_unit__xdcDup__4           |    72|
|13    |      ram_unit_u0                    |mem_subsys_wrapper__xdcDup__4 |    72|
|14    |        mem_subsys_i                 |mem_subsys__xdcDup__4         |    72|
|15    |    \mem_device_inst[4].ram_unit_u0  |ram_unit                      |    72|
|16    |      ram_unit_u0                    |mem_subsys_wrapper            |    72|
|17    |        mem_subsys_i                 |mem_subsys                    |    72|
|18    |  ram_pageAlign_interface_u0         |ram_pageAlign_interface       |  1029|
|19    |    page_align_u0                    |page_align_depth_2            |     8|
|20    |    page_align_u1                    |page_align_depth_2_0          |     8|
|21    |    page_align_u10                   |page_align_depth_2_1          |     8|
|22    |    page_align_u11                   |page_align_depth_2_2          |     8|
|23    |    page_align_u12                   |page_align_depth_2_3          |     8|
|24    |    page_align_u13                   |page_align_depth_2_4          |     8|
|25    |    page_align_u14                   |page_align_depth_2_5          |     8|
|26    |    page_align_u15                   |page_align_depth_2_6          |     8|
|27    |    page_align_u16                   |page_align_depth_2_7          |     8|
|28    |    page_align_u17                   |page_align_depth_2_8          |     8|
|29    |    page_align_u18                   |page_align_depth_2_9          |     8|
|30    |    page_align_u19                   |page_align_depth_2_10         |     8|
|31    |    page_align_u2                    |page_align_depth_2_11         |     8|
|32    |    page_align_u20                   |page_align_depth_2_12         |     8|
|33    |    page_align_u21                   |page_align_depth_2_13         |     8|
|34    |    page_align_u22                   |page_align_depth_2_14         |     8|
|35    |    page_align_u23                   |page_align_depth_2_15         |     8|
|36    |    page_align_u24                   |page_align_depth_2_16         |     8|
|37    |    page_align_u25                   |page_align_depth_2_17         |     8|
|38    |    page_align_u26                   |page_align_depth_2_18         |     8|
|39    |    page_align_u27                   |page_align_depth_2_19         |     8|
|40    |    page_align_u28                   |page_align_depth_2_20         |     8|
|41    |    page_align_u29                   |page_align_depth_2_21         |     8|
|42    |    page_align_u3                    |page_align_depth_2_22         |     8|
|43    |    page_align_u30                   |page_align_depth_2_23         |     8|
|44    |    page_align_u31                   |page_align_depth_2_24         |     8|
|45    |    page_align_u32                   |page_align_depth_2_25         |     8|
|46    |    page_align_u33                   |page_align_depth_2_26         |     8|
|47    |    page_align_u34                   |page_align_depth_2_27         |     8|
|48    |    page_align_u35                   |page_align_depth_2_28         |     8|
|49    |    page_align_u36                   |page_align_depth_2_29         |     8|
|50    |    page_align_u37                   |page_align_depth_2_30         |     8|
|51    |    page_align_u38                   |page_align_depth_2_31         |     9|
|52    |    page_align_u39                   |page_align_depth_1_2          |    12|
|53    |    page_align_u4                    |page_align_depth_2_32         |     8|
|54    |    page_align_u40                   |page_align_depth_1_2_33       |    12|
|55    |    page_align_u41                   |page_align_depth_1_2_34       |    12|
|56    |    page_align_u42                   |page_align_depth_1_2_35       |    12|
|57    |    page_align_u43                   |page_align_depth_1_2_36       |    12|
|58    |    page_align_u44                   |page_align_depth_1_2_37       |    12|
|59    |    page_align_u45                   |page_align_depth_1_2_38       |    12|
|60    |    page_align_u46                   |page_align_depth_1_2_39       |    12|
|61    |    page_align_u47                   |page_align_depth_1_2_40       |    12|
|62    |    page_align_u48                   |page_align_depth_1_2_41       |    12|
|63    |    page_align_u49                   |page_align_depth_1_2_42       |    12|
|64    |    page_align_u5                    |page_align_depth_2_43         |     8|
|65    |    page_align_u50                   |page_align_depth_1_2_44       |    12|
|66    |    page_align_u51                   |page_align_depth_1_2_45       |    12|
|67    |    page_align_u52                   |page_align_depth_1_2_46       |    12|
|68    |    page_align_u53                   |page_align_depth_1_2_47       |    12|
|69    |    page_align_u54                   |page_align_depth_1_2_48       |    12|
|70    |    page_align_u55                   |page_align_depth_1_2_49       |    12|
|71    |    page_align_u56                   |page_align_depth_1_2_50       |    12|
|72    |    page_align_u57                   |page_align_depth_1_2_51       |    12|
|73    |    page_align_u58                   |page_align_depth_1_2_52       |    12|
|74    |    page_align_u59                   |page_align_depth_1_2_53       |    12|
|75    |    page_align_u6                    |page_align_depth_2_54         |     8|
|76    |    page_align_u60                   |page_align_depth_1_2_55       |    12|
|77    |    page_align_u61                   |page_align_depth_1_2_56       |    12|
|78    |    page_align_u62                   |page_align_depth_1_2_57       |    12|
|79    |    page_align_u63                   |page_align_depth_1            |     4|
|80    |    page_align_u64                   |page_align_depth_1_58         |     4|
|81    |    page_align_u65                   |page_align_depth_1_59         |     4|
|82    |    page_align_u66                   |page_align_depth_1_60         |     4|
|83    |    page_align_u67                   |page_align_depth_1_61         |     4|
|84    |    page_align_u68                   |page_align_depth_1_62         |     4|
|85    |    page_align_u69                   |page_align_depth_1_63         |     4|
|86    |    page_align_u7                    |page_align_depth_2_64         |     8|
|87    |    page_align_u70                   |page_align_depth_1_65         |     4|
|88    |    page_align_u71                   |page_align_depth_1_66         |     4|
|89    |    page_align_u72                   |page_align_depth_1_67         |     4|
|90    |    page_align_u73                   |page_align_depth_1_68         |     4|
|91    |    page_align_u74                   |page_align_depth_1_69         |     4|
|92    |    page_align_u75                   |page_align_depth_1_70         |     4|
|93    |    page_align_u76                   |page_align_depth_1_71         |     4|
|94    |    page_align_u77                   |page_align_depth_1_72         |     4|
|95    |    page_align_u78                   |page_align_depth_1_73         |     4|
|96    |    page_align_u79                   |page_align_depth_1_74         |     4|
|97    |    page_align_u8                    |page_align_depth_2_75         |     8|
|98    |    page_align_u80                   |page_align_depth_1_76         |     4|
|99    |    page_align_u81                   |page_align_depth_1_77         |     4|
|100   |    page_align_u82                   |page_align_depth_1_78         |     4|
|101   |    page_align_u83                   |page_align_depth_1_79         |     4|
|102   |    page_align_u84                   |page_align_depth_1_80         |     4|
|103   |    page_align_u9                    |page_align_depth_2_81         |     8|
+------+-------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:07 . Memory (MB): peak = 3395.703 ; gain = 699.848 ; free physical = 1504280 ; free virtual = 1541166
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 105 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:01:02 . Memory (MB): peak = 3395.703 ; gain = 572.129 ; free physical = 1504314 ; free virtual = 1541200
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:01:07 . Memory (MB): peak = 3395.711 ; gain = 699.848 ; free physical = 1504314 ; free virtual = 1541200
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3403.641 ; gain = 0.000 ; free physical = 1504389 ; free virtual = 1541275
INFO: [Netlist 29-17] Analyzing 697 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3434.391 ; gain = 0.000 ; free physical = 1504310 ; free virtual = 1541197
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 697 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 696 instances

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 149 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:57 . Memory (MB): peak = 3434.391 ; gain = 1730.305 ; free physical = 1504406 ; free virtual = 1541292
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3434.391 ; gain = 0.000 ; free physical = 1504405 ; free virtual = 1541292
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/layer_decoder/765.girth_10.c1/RTL/ib_layered_decoder_4bits.rev0/ib_layered_decoder_4bits/ib_layered_decoder_4bits.runs/synth_1/mem_subsystem_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mem_subsystem_top_utilization_synth.rpt -pb mem_subsystem_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 24 22:01:27 2021...
