<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>UART_RX</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>iUART_Clock</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iUART_Clock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>UART_RX</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>26d3ffb3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>UART_RX</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7120854f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5eee2b33</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5dcdca6c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>iUART_Clock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iReset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iData</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oData</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.p_UART_BITS&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oNew_Data_Valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oParity_Error</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>p_UART_BITS</spirit:name>
        <spirit:displayName>P Uart Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.p_UART_BITS">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>p_CHECK_PARITY</spirit:name>
        <spirit:displayName>P Check Parity</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.p_CHECK_PARITY" spirit:bitStringLength="1">&quot;0&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>p_START_BITS</spirit:name>
        <spirit:displayName>P Start Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.p_START_BITS">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>p_STOP_BITS</spirit:name>
        <spirit:displayName>P Stop Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.p_STOP_BITS">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>p_PARITY</spirit:name>
        <spirit:displayName>P Parity</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.p_PARITY" spirit:bitStringLength="1">&quot;0&quot;</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_pairs_6c4fd426</spirit:name>
      <spirit:enumeration spirit:text="ODD">&quot;1&quot;</spirit:enumeration>
      <spirit:enumeration spirit:text="EVEN">&quot;0&quot;</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_f9409ca1</spirit:name>
      <spirit:enumeration spirit:text="YES">&quot;1&quot;</spirit:enumeration>
      <spirit:enumeration spirit:text="NO">&quot;0&quot;</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../constrs_1/new/XDC.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>UART_RX.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7120854f</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>UART_RX.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/UART_RX_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_5eee2b33</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../sim_1/new/tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../tb_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>UART_RX_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">UART_RX_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>p_UART_BITS</spirit:name>
      <spirit:displayName>P Uart Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.p_UART_BITS">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>p_CHECK_PARITY</spirit:name>
      <spirit:displayName>P Check Parity</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.p_CHECK_PARITY" spirit:choiceRef="choice_pairs_f9409ca1" spirit:bitStringLength="1">&quot;0&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>p_START_BITS</spirit:name>
      <spirit:displayName>P Start Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.p_START_BITS" spirit:bitStringLength="3" spirit:minimum="1" spirit:maximum="7" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>p_STOP_BITS</spirit:name>
      <spirit:displayName>P Stop Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.p_STOP_BITS" spirit:bitStringLength="3" spirit:minimum="1" spirit:maximum="7" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>p_PARITY</spirit:name>
      <spirit:displayName>P Parity</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.p_PARITY" spirit:choiceRef="choice_pairs_6c4fd426" spirit:bitStringLength="1">&quot;0&quot;</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>UART_RX_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-09-24T16:23:44Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710b303c_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21164f9f_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45e3d5c4_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fcf34ff_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3718cff4_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a860fb_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708bf5c9_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9c3007_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47229b14_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a11de_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dadf150_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@567fe2b8_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a344125_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c39892_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2194d2b5_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234596ff_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c20ea6_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@143fbd4e_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@544c3fc8_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dddca56_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@696bdef8_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bef53d4_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578f156e_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa37273_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@227c5fcf_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dec655b_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0d3a2f_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c39e1a_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c649916_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11479d7e_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573a42c2_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6795068b_ARCHIVE_LOCATION">c:/gena/studying/programming/verilog/-----------documentation--------/selfmade_ip_cores/uart_rx_ip/uart_rx_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b154a0e_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a77d4d_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d4b1b8_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74a5cd23_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a536bef_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dcdcee2_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d906d0_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526fbc6d_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2df77102_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b30d8b_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c416e8b_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16db44d1_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24cea85a_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@221f17ad_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@399eec4b_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4646e19a_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@244f68e0_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5206f9be_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dba1232_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4830b09f_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec76458_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b242f94_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dbe9ed0_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334a5e5a_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25729ec7_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f6424f_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@194f10c3_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f03c616_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@668de627_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8418cac_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35bcfecf_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773f6f60_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5855ea34_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@671c9066_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70dd5e69_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c94e947_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa381a_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a65d89_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a8185d_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6f6267_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5794b75a_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8bb48e_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a39ecb_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e7d372c_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709c8873_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a86cf77_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf9c043_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@afdb68f_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e2dd9ca_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3896bc_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e715b9b_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61152098_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@659be0dd_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15fc1faa_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d66227c_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba08ca7_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29098472_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316fab0c_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7f32f2_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f12222_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ced986_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc5ef73_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c25fd68_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae14ee_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75024a5f_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1046d49b_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f1b5c06_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2a58c6_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b8bb980_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f237bc_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5899faa8_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6bde5b_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad1d19d_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b3ee83_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc6d951_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c27ee5_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1ffbdd_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647a7acf_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2a2e43_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6303bf58_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5699fcf3_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d709cce_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2152f1e6_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ae3ac6_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7940720_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c45f5b5_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e4f86db_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@554c37d0_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11482ed_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e8c1f44_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@493abd0_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76aefebf_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b8900ad_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0e6358_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dd9c6d3_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38e7b57_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2abb959a_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e164ba7_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19571d93_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5757789a_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26927d36_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d482b8e_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12944641_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec28dc5_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dda58e0_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b2a3f4d_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e62dad6_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7df881_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d278c95_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@241c4f04_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49817d11_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f084d67_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2417bb71_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@546548de_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f6a28c5_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aeb9915_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e4ba293_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45142c56_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7ffb9a_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d46b479_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@700f8f10_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b76f85_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4812e7a1_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e2600c_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@711dcd42_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f637769_ARCHIVE_LOCATION">c:/Gena/Studying/Programming/Verilog/-----------Documentation--------/Selfmade_IP_cores/UART_RX_IP/UART_RX_IP.srcs/sources_1/new</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="471c895b"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="95e178a6"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="3e1f4d16"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="21cae312"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ab4708aa"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
