INFO: [VRFC 10-163] Analyzing VHDL file "C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.srcs/sources_1/imports/LAB_1/integer_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity integer_test
