;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @72, 240
	MOV @-127, 100
	SLT 0, 2
	SUB @127, 100
	SUB #-72, @200
	ADD @110, 9
	SUB -207, <-126
	MOV @110, 9
	SUB @121, 106
	SPL 0, <402
	SUB -207, <-126
	SUB @12, @10
	DAT #0, <402
	MOV @-127, 100
	ADD @110, 9
	SLT 0, 2
	MOV -607, <-40
	SUB 12, @10
	SUB -207, <-126
	ADD 30, 9
	SUB @121, 106
	MOV -7, <-20
	JMP @72, #200
	DAT #30, #9
	JMP 12, <10
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	JMP 12, <10
	SUB 12, @10
	ADD 0, 1
	SUB @-127, 100
	MOV -1, <-20
	SUB #72, @200
	SPL @300, 90
	SUB #72, @200
	SUB 100, 90
	SUB #72, @200
	MOV -7, <-20
	ADD 100, 90
	ADD 1, @-820
	MOV -7, <-20
	ADD 100, 90
	ADD -3, 20
	ADD 1, @-820
	CMP -207, <-120
	MOV -1, <-20
