Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Nov 17 18:25:15 2018
| Host         : tao-linux-vmware running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file lab9_2_1_timing_summary_routed.rpt -pb lab9_2_1_timing_summary_routed.pb -rpx lab9_2_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab9_2_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line13/Clk1Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 33 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.785        0.000                      0                   65        0.177        0.000                      0                   65        3.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
Clk100MHz               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk100MHz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        194.785        0.000                      0                   65        0.495        0.000                      0                   65       13.360        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      194.813        0.000                      0                   65        0.495        0.000                      0                   65       13.360        0.000                       0                    35  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        194.785        0.000                      0                   65        0.177        0.000                      0                   65  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      194.785        0.000                      0                   65        0.177        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk100MHz
  To Clock:  Clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.413ns (33.916%)  route 2.753ns (66.084%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.976     3.269    nolabel_line13/clear
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517   198.497    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[0]/C
                         clock pessimism              0.577   199.074    
                         clock uncertainty           -0.318   198.757    
    SLICE_X12Y83         FDRE (Setup_fdre_C_R)       -0.702   198.055    nolabel_line13/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.055    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.413ns (33.916%)  route 2.753ns (66.084%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.976     3.269    nolabel_line13/clear
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517   198.497    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[1]/C
                         clock pessimism              0.577   199.074    
                         clock uncertainty           -0.318   198.757    
    SLICE_X12Y83         FDRE (Setup_fdre_C_R)       -0.702   198.055    nolabel_line13/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.055    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.413ns (33.916%)  route 2.753ns (66.084%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.976     3.269    nolabel_line13/clear
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517   198.497    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[2]/C
                         clock pessimism              0.577   199.074    
                         clock uncertainty           -0.318   198.757    
    SLICE_X12Y83         FDRE (Setup_fdre_C_R)       -0.702   198.055    nolabel_line13/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.055    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.413ns (33.916%)  route 2.753ns (66.084%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.976     3.269    nolabel_line13/clear
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517   198.497    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[3]/C
                         clock pessimism              0.577   199.074    
                         clock uncertainty           -0.318   198.757    
    SLICE_X12Y83         FDRE (Setup_fdre_C_R)       -0.702   198.055    nolabel_line13/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        198.055    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.905ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.413ns (34.877%)  route 2.638ns (65.123%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.861     3.155    nolabel_line13/clear
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.522   198.502    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[28]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X12Y90         FDRE (Setup_fdre_C_R)       -0.702   198.060    nolabel_line13/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        198.060    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                194.905    

Slack (MET) :             194.905ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.413ns (34.877%)  route 2.638ns (65.123%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.861     3.155    nolabel_line13/clear
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.522   198.502    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[29]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X12Y90         FDRE (Setup_fdre_C_R)       -0.702   198.060    nolabel_line13/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        198.060    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                194.905    

Slack (MET) :             194.905ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.413ns (34.877%)  route 2.638ns (65.123%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.861     3.155    nolabel_line13/clear
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.522   198.502    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[30]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X12Y90         FDRE (Setup_fdre_C_R)       -0.702   198.060    nolabel_line13/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                        198.060    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                194.905    

Slack (MET) :             194.905ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.413ns (34.877%)  route 2.638ns (65.123%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.861     3.155    nolabel_line13/clear
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.522   198.502    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[31]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X12Y90         FDRE (Setup_fdre_C_R)       -0.702   198.060    nolabel_line13/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                        198.060    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                194.905    

Slack (MET) :             194.927ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.413ns (35.103%)  route 2.612ns (64.897%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 198.498 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.835     3.129    nolabel_line13/clear
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518   198.498    nolabel_line13/clk_out1
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[4]/C
                         clock pessimism              0.577   199.075    
                         clock uncertainty           -0.318   198.758    
    SLICE_X12Y84         FDRE (Setup_fdre_C_R)       -0.702   198.056    nolabel_line13/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.056    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                194.927    

Slack (MET) :             194.927ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.413ns (35.103%)  route 2.612ns (64.897%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 198.498 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.835     3.129    nolabel_line13/clear
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518   198.498    nolabel_line13/clk_out1
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[5]/C
                         clock pessimism              0.577   199.075    
                         clock uncertainty           -0.318   198.758    
    SLICE_X12Y84         FDRE (Setup_fdre_C_R)       -0.702   198.056    nolabel_line13/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.056    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                194.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.273ns (43.432%)  route 0.356ns (56.568%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.570    -0.594    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  nolabel_line13/cnt_reg[3]/Q
                         net (fo=1, routed)           0.356    -0.075    nolabel_line13/cnt_reg_n_0_[3]
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.034 r  nolabel_line13/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.034    nolabel_line13/cnt_reg[0]_i_1_n_4
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.839    -0.834    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[3]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X12Y83         FDRE (Hold_fdre_C_D)         0.134    -0.460    nolabel_line13/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.273ns (42.685%)  route 0.367ns (57.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line13/cnt_reg[7]/Q
                         net (fo=3, routed)           0.367    -0.063    nolabel_line13/cnt_reg[7]
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.046 r  nolabel_line13/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.046    nolabel_line13/cnt_reg[4]_i_1_n_4
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.840    -0.833    nolabel_line13/clk_out1
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[7]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X12Y84         FDRE (Hold_fdre_C_D)         0.134    -0.459    nolabel_line13/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.273ns (42.679%)  route 0.367ns (57.321%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line13/cnt_reg[11]/Q
                         net (fo=3, routed)           0.367    -0.063    nolabel_line13/cnt_reg[11]
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.046 r  nolabel_line13/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.046    nolabel_line13/cnt_reg[8]_i_1_n_4
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.841    -0.832    nolabel_line13/clk_out1
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[11]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X12Y85         FDRE (Hold_fdre_C_D)         0.134    -0.459    nolabel_line13/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.273ns (42.679%)  route 0.367ns (57.321%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line13/cnt_reg[15]/Q
                         net (fo=2, routed)           0.367    -0.063    nolabel_line13/cnt_reg[15]
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.046 r  nolabel_line13/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.046    nolabel_line13/cnt_reg[12]_i_1_n_4
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.841    -0.832    nolabel_line13/clk_out1
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[15]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.134    -0.459    nolabel_line13/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.275ns (42.848%)  route 0.367ns (57.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.570    -0.594    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  nolabel_line13/cnt_reg[1]/Q
                         net (fo=1, routed)           0.367    -0.063    nolabel_line13/cnt_reg_n_0_[1]
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.048 r  nolabel_line13/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.048    nolabel_line13/cnt_reg[0]_i_1_n_6
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.839    -0.834    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[1]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X12Y83         FDRE (Hold_fdre_C_D)         0.134    -0.460    nolabel_line13/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.275ns (42.696%)  route 0.369ns (57.304%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line13/cnt_reg[9]/Q
                         net (fo=3, routed)           0.369    -0.060    nolabel_line13/cnt_reg[9]
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.051 r  nolabel_line13/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.051    nolabel_line13/cnt_reg[8]_i_1_n_6
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.841    -0.832    nolabel_line13/clk_out1
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[9]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X12Y85         FDRE (Hold_fdre_C_D)         0.134    -0.459    nolabel_line13/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.275ns (42.409%)  route 0.373ns (57.591%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.573    -0.591    nolabel_line13/clk_out1
    SLICE_X12Y89         FDRE                                         r  nolabel_line13/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  nolabel_line13/cnt_reg[25]/Q
                         net (fo=2, routed)           0.373    -0.054    nolabel_line13/cnt_reg[25]
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.057 r  nolabel_line13/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.057    nolabel_line13/cnt_reg[24]_i_1_n_6
    SLICE_X12Y89         FDRE                                         r  nolabel_line13/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.844    -0.829    nolabel_line13/clk_out1
    SLICE_X12Y89         FDRE                                         r  nolabel_line13/cnt_reg[25]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X12Y89         FDRE (Hold_fdre_C_D)         0.134    -0.457    nolabel_line13/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.275ns (42.409%)  route 0.373ns (57.591%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.574    -0.590    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  nolabel_line13/cnt_reg[29]/Q
                         net (fo=2, routed)           0.373    -0.053    nolabel_line13/cnt_reg[29]
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.058 r  nolabel_line13/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.058    nolabel_line13/cnt_reg[28]_i_1_n_6
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.845    -0.828    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[29]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.134    -0.456    nolabel_line13/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.275ns (42.253%)  route 0.376ns (57.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.572    -0.592    nolabel_line13/clk_out1
    SLICE_X12Y87         FDRE                                         r  nolabel_line13/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  nolabel_line13/cnt_reg[17]/Q
                         net (fo=3, routed)           0.376    -0.052    nolabel_line13/cnt_reg[17]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.059 r  nolabel_line13/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.059    nolabel_line13/cnt_reg[16]_i_1_n_6
    SLICE_X12Y87         FDRE                                         r  nolabel_line13/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.842    -0.831    nolabel_line13/clk_out1
    SLICE_X12Y87         FDRE                                         r  nolabel_line13/cnt_reg[17]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X12Y87         FDRE (Hold_fdre_C_D)         0.134    -0.458    nolabel_line13/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.275ns (42.119%)  route 0.378ns (57.881%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line13/cnt_reg[13]/Q
                         net (fo=3, routed)           0.378    -0.051    nolabel_line13/cnt_reg[13]
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.060 r  nolabel_line13/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.060    nolabel_line13/cnt_reg[12]_i_1_n_6
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.841    -0.832    nolabel_line13/clk_out1
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[13]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.134    -0.459    nolabel_line13/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.519    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line12/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line12/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y86     nolabel_line13/Clk1Hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X12Y83     nolabel_line13/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X12Y85     nolabel_line13/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X12Y85     nolabel_line13/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X12Y86     nolabel_line13/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X12Y86     nolabel_line13/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X12Y86     nolabel_line13/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X12Y86     nolabel_line13/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     nolabel_line13/Clk1Hz_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y89     nolabel_line13/cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y89     nolabel_line13/cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y89     nolabel_line13/cnt_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y89     nolabel_line13/cnt_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y90     nolabel_line13/cnt_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y90     nolabel_line13/cnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y90     nolabel_line13/cnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y90     nolabel_line13/cnt_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     nolabel_line13/Clk1Hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     nolabel_line13/Clk1Hz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y83     nolabel_line13/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y83     nolabel_line13/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y85     nolabel_line13/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y85     nolabel_line13/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y85     nolabel_line13/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y85     nolabel_line13/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y86     nolabel_line13/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y86     nolabel_line13/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y86     nolabel_line13/cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line12/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line12/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.813ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.413ns (33.916%)  route 2.753ns (66.084%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.976     3.269    nolabel_line13/clear
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517   198.497    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[0]/C
                         clock pessimism              0.577   199.074    
                         clock uncertainty           -0.289   198.785    
    SLICE_X12Y83         FDRE (Setup_fdre_C_R)       -0.702   198.083    nolabel_line13/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.083    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                194.813    

Slack (MET) :             194.813ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.413ns (33.916%)  route 2.753ns (66.084%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.976     3.269    nolabel_line13/clear
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517   198.497    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[1]/C
                         clock pessimism              0.577   199.074    
                         clock uncertainty           -0.289   198.785    
    SLICE_X12Y83         FDRE (Setup_fdre_C_R)       -0.702   198.083    nolabel_line13/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.083    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                194.813    

Slack (MET) :             194.813ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.413ns (33.916%)  route 2.753ns (66.084%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.976     3.269    nolabel_line13/clear
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517   198.497    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[2]/C
                         clock pessimism              0.577   199.074    
                         clock uncertainty           -0.289   198.785    
    SLICE_X12Y83         FDRE (Setup_fdre_C_R)       -0.702   198.083    nolabel_line13/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.083    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                194.813    

Slack (MET) :             194.813ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.413ns (33.916%)  route 2.753ns (66.084%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.976     3.269    nolabel_line13/clear
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517   198.497    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[3]/C
                         clock pessimism              0.577   199.074    
                         clock uncertainty           -0.289   198.785    
    SLICE_X12Y83         FDRE (Setup_fdre_C_R)       -0.702   198.083    nolabel_line13/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        198.083    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                194.813    

Slack (MET) :             194.933ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.413ns (34.877%)  route 2.638ns (65.123%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.861     3.155    nolabel_line13/clear
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.522   198.502    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[28]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.289   198.790    
    SLICE_X12Y90         FDRE (Setup_fdre_C_R)       -0.702   198.088    nolabel_line13/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        198.088    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                194.933    

Slack (MET) :             194.933ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.413ns (34.877%)  route 2.638ns (65.123%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.861     3.155    nolabel_line13/clear
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.522   198.502    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[29]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.289   198.790    
    SLICE_X12Y90         FDRE (Setup_fdre_C_R)       -0.702   198.088    nolabel_line13/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        198.088    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                194.933    

Slack (MET) :             194.933ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.413ns (34.877%)  route 2.638ns (65.123%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.861     3.155    nolabel_line13/clear
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.522   198.502    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[30]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.289   198.790    
    SLICE_X12Y90         FDRE (Setup_fdre_C_R)       -0.702   198.088    nolabel_line13/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                        198.088    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                194.933    

Slack (MET) :             194.933ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.413ns (34.877%)  route 2.638ns (65.123%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.861     3.155    nolabel_line13/clear
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.522   198.502    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[31]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.289   198.790    
    SLICE_X12Y90         FDRE (Setup_fdre_C_R)       -0.702   198.088    nolabel_line13/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                        198.088    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                194.933    

Slack (MET) :             194.955ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.413ns (35.103%)  route 2.612ns (64.897%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 198.498 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.835     3.129    nolabel_line13/clear
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518   198.498    nolabel_line13/clk_out1
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[4]/C
                         clock pessimism              0.577   199.075    
                         clock uncertainty           -0.289   198.786    
    SLICE_X12Y84         FDRE (Setup_fdre_C_R)       -0.702   198.084    nolabel_line13/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.084    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                194.955    

Slack (MET) :             194.955ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.413ns (35.103%)  route 2.612ns (64.897%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 198.498 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.835     3.129    nolabel_line13/clear
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518   198.498    nolabel_line13/clk_out1
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[5]/C
                         clock pessimism              0.577   199.075    
                         clock uncertainty           -0.289   198.786    
    SLICE_X12Y84         FDRE (Setup_fdre_C_R)       -0.702   198.084    nolabel_line13/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.084    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                194.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.273ns (43.432%)  route 0.356ns (56.568%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.570    -0.594    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  nolabel_line13/cnt_reg[3]/Q
                         net (fo=1, routed)           0.356    -0.075    nolabel_line13/cnt_reg_n_0_[3]
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.034 r  nolabel_line13/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.034    nolabel_line13/cnt_reg[0]_i_1_n_4
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.839    -0.834    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[3]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X12Y83         FDRE (Hold_fdre_C_D)         0.134    -0.460    nolabel_line13/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.273ns (42.685%)  route 0.367ns (57.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line13/cnt_reg[7]/Q
                         net (fo=3, routed)           0.367    -0.063    nolabel_line13/cnt_reg[7]
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.046 r  nolabel_line13/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.046    nolabel_line13/cnt_reg[4]_i_1_n_4
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.840    -0.833    nolabel_line13/clk_out1
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[7]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X12Y84         FDRE (Hold_fdre_C_D)         0.134    -0.459    nolabel_line13/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.273ns (42.679%)  route 0.367ns (57.321%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line13/cnt_reg[11]/Q
                         net (fo=3, routed)           0.367    -0.063    nolabel_line13/cnt_reg[11]
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.046 r  nolabel_line13/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.046    nolabel_line13/cnt_reg[8]_i_1_n_4
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.841    -0.832    nolabel_line13/clk_out1
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[11]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X12Y85         FDRE (Hold_fdre_C_D)         0.134    -0.459    nolabel_line13/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.273ns (42.679%)  route 0.367ns (57.321%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line13/cnt_reg[15]/Q
                         net (fo=2, routed)           0.367    -0.063    nolabel_line13/cnt_reg[15]
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.046 r  nolabel_line13/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.046    nolabel_line13/cnt_reg[12]_i_1_n_4
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.841    -0.832    nolabel_line13/clk_out1
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[15]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.134    -0.459    nolabel_line13/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.275ns (42.848%)  route 0.367ns (57.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.570    -0.594    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  nolabel_line13/cnt_reg[1]/Q
                         net (fo=1, routed)           0.367    -0.063    nolabel_line13/cnt_reg_n_0_[1]
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.048 r  nolabel_line13/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.048    nolabel_line13/cnt_reg[0]_i_1_n_6
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.839    -0.834    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[1]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X12Y83         FDRE (Hold_fdre_C_D)         0.134    -0.460    nolabel_line13/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.275ns (42.696%)  route 0.369ns (57.304%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line13/cnt_reg[9]/Q
                         net (fo=3, routed)           0.369    -0.060    nolabel_line13/cnt_reg[9]
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.051 r  nolabel_line13/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.051    nolabel_line13/cnt_reg[8]_i_1_n_6
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.841    -0.832    nolabel_line13/clk_out1
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[9]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X12Y85         FDRE (Hold_fdre_C_D)         0.134    -0.459    nolabel_line13/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.275ns (42.409%)  route 0.373ns (57.591%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.573    -0.591    nolabel_line13/clk_out1
    SLICE_X12Y89         FDRE                                         r  nolabel_line13/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  nolabel_line13/cnt_reg[25]/Q
                         net (fo=2, routed)           0.373    -0.054    nolabel_line13/cnt_reg[25]
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.057 r  nolabel_line13/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.057    nolabel_line13/cnt_reg[24]_i_1_n_6
    SLICE_X12Y89         FDRE                                         r  nolabel_line13/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.844    -0.829    nolabel_line13/clk_out1
    SLICE_X12Y89         FDRE                                         r  nolabel_line13/cnt_reg[25]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X12Y89         FDRE (Hold_fdre_C_D)         0.134    -0.457    nolabel_line13/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.275ns (42.409%)  route 0.373ns (57.591%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.574    -0.590    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  nolabel_line13/cnt_reg[29]/Q
                         net (fo=2, routed)           0.373    -0.053    nolabel_line13/cnt_reg[29]
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.058 r  nolabel_line13/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.058    nolabel_line13/cnt_reg[28]_i_1_n_6
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.845    -0.828    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[29]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.134    -0.456    nolabel_line13/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.275ns (42.253%)  route 0.376ns (57.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.572    -0.592    nolabel_line13/clk_out1
    SLICE_X12Y87         FDRE                                         r  nolabel_line13/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  nolabel_line13/cnt_reg[17]/Q
                         net (fo=3, routed)           0.376    -0.052    nolabel_line13/cnt_reg[17]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.059 r  nolabel_line13/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.059    nolabel_line13/cnt_reg[16]_i_1_n_6
    SLICE_X12Y87         FDRE                                         r  nolabel_line13/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.842    -0.831    nolabel_line13/clk_out1
    SLICE_X12Y87         FDRE                                         r  nolabel_line13/cnt_reg[17]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X12Y87         FDRE (Hold_fdre_C_D)         0.134    -0.458    nolabel_line13/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.275ns (42.119%)  route 0.378ns (57.881%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line13/cnt_reg[13]/Q
                         net (fo=3, routed)           0.378    -0.051    nolabel_line13/cnt_reg[13]
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.060 r  nolabel_line13/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.060    nolabel_line13/cnt_reg[12]_i_1_n_6
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.841    -0.832    nolabel_line13/clk_out1
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[13]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.134    -0.459    nolabel_line13/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.519    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line12/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line12/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y86     nolabel_line13/Clk1Hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X12Y83     nolabel_line13/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X12Y85     nolabel_line13/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X12Y85     nolabel_line13/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X12Y86     nolabel_line13/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X12Y86     nolabel_line13/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X12Y86     nolabel_line13/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X12Y86     nolabel_line13/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     nolabel_line13/Clk1Hz_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y89     nolabel_line13/cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y89     nolabel_line13/cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y89     nolabel_line13/cnt_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y89     nolabel_line13/cnt_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y90     nolabel_line13/cnt_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y90     nolabel_line13/cnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y90     nolabel_line13/cnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y90     nolabel_line13/cnt_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     nolabel_line13/Clk1Hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     nolabel_line13/Clk1Hz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y83     nolabel_line13/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y83     nolabel_line13/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y85     nolabel_line13/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y85     nolabel_line13/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y85     nolabel_line13/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y85     nolabel_line13/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y86     nolabel_line13/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y86     nolabel_line13/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X12Y86     nolabel_line13/cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line12/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line12/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line12/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.413ns (33.916%)  route 2.753ns (66.084%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.976     3.269    nolabel_line13/clear
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517   198.497    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[0]/C
                         clock pessimism              0.577   199.074    
                         clock uncertainty           -0.318   198.757    
    SLICE_X12Y83         FDRE (Setup_fdre_C_R)       -0.702   198.055    nolabel_line13/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.055    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.413ns (33.916%)  route 2.753ns (66.084%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.976     3.269    nolabel_line13/clear
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517   198.497    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[1]/C
                         clock pessimism              0.577   199.074    
                         clock uncertainty           -0.318   198.757    
    SLICE_X12Y83         FDRE (Setup_fdre_C_R)       -0.702   198.055    nolabel_line13/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.055    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.413ns (33.916%)  route 2.753ns (66.084%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.976     3.269    nolabel_line13/clear
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517   198.497    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[2]/C
                         clock pessimism              0.577   199.074    
                         clock uncertainty           -0.318   198.757    
    SLICE_X12Y83         FDRE (Setup_fdre_C_R)       -0.702   198.055    nolabel_line13/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.055    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.413ns (33.916%)  route 2.753ns (66.084%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.976     3.269    nolabel_line13/clear
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517   198.497    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[3]/C
                         clock pessimism              0.577   199.074    
                         clock uncertainty           -0.318   198.757    
    SLICE_X12Y83         FDRE (Setup_fdre_C_R)       -0.702   198.055    nolabel_line13/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        198.055    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.905ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.413ns (34.877%)  route 2.638ns (65.123%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.861     3.155    nolabel_line13/clear
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.522   198.502    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[28]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X12Y90         FDRE (Setup_fdre_C_R)       -0.702   198.060    nolabel_line13/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        198.060    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                194.905    

Slack (MET) :             194.905ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.413ns (34.877%)  route 2.638ns (65.123%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.861     3.155    nolabel_line13/clear
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.522   198.502    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[29]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X12Y90         FDRE (Setup_fdre_C_R)       -0.702   198.060    nolabel_line13/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        198.060    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                194.905    

Slack (MET) :             194.905ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.413ns (34.877%)  route 2.638ns (65.123%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.861     3.155    nolabel_line13/clear
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.522   198.502    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[30]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X12Y90         FDRE (Setup_fdre_C_R)       -0.702   198.060    nolabel_line13/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                        198.060    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                194.905    

Slack (MET) :             194.905ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.413ns (34.877%)  route 2.638ns (65.123%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.861     3.155    nolabel_line13/clear
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.522   198.502    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[31]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X12Y90         FDRE (Setup_fdre_C_R)       -0.702   198.060    nolabel_line13/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                        198.060    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                194.905    

Slack (MET) :             194.927ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.413ns (35.103%)  route 2.612ns (64.897%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 198.498 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.835     3.129    nolabel_line13/clear
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518   198.498    nolabel_line13/clk_out1
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[4]/C
                         clock pessimism              0.577   199.075    
                         clock uncertainty           -0.318   198.758    
    SLICE_X12Y84         FDRE (Setup_fdre_C_R)       -0.702   198.056    nolabel_line13/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.056    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                194.927    

Slack (MET) :             194.927ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.413ns (35.103%)  route 2.612ns (64.897%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 198.498 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.835     3.129    nolabel_line13/clear
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518   198.498    nolabel_line13/clk_out1
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[5]/C
                         clock pessimism              0.577   199.075    
                         clock uncertainty           -0.318   198.758    
    SLICE_X12Y84         FDRE (Setup_fdre_C_R)       -0.702   198.056    nolabel_line13/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.056    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                194.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.273ns (43.432%)  route 0.356ns (56.568%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.570    -0.594    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  nolabel_line13/cnt_reg[3]/Q
                         net (fo=1, routed)           0.356    -0.075    nolabel_line13/cnt_reg_n_0_[3]
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.034 r  nolabel_line13/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.034    nolabel_line13/cnt_reg[0]_i_1_n_4
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.839    -0.834    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[3]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.318    -0.277    
    SLICE_X12Y83         FDRE (Hold_fdre_C_D)         0.134    -0.143    nolabel_line13/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.273ns (42.685%)  route 0.367ns (57.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line13/cnt_reg[7]/Q
                         net (fo=3, routed)           0.367    -0.063    nolabel_line13/cnt_reg[7]
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.046 r  nolabel_line13/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.046    nolabel_line13/cnt_reg[4]_i_1_n_4
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.840    -0.833    nolabel_line13/clk_out1
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[7]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X12Y84         FDRE (Hold_fdre_C_D)         0.134    -0.142    nolabel_line13/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.273ns (42.679%)  route 0.367ns (57.321%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line13/cnt_reg[11]/Q
                         net (fo=3, routed)           0.367    -0.063    nolabel_line13/cnt_reg[11]
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.046 r  nolabel_line13/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.046    nolabel_line13/cnt_reg[8]_i_1_n_4
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.841    -0.832    nolabel_line13/clk_out1
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[11]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X12Y85         FDRE (Hold_fdre_C_D)         0.134    -0.142    nolabel_line13/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.273ns (42.679%)  route 0.367ns (57.321%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line13/cnt_reg[15]/Q
                         net (fo=2, routed)           0.367    -0.063    nolabel_line13/cnt_reg[15]
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.046 r  nolabel_line13/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.046    nolabel_line13/cnt_reg[12]_i_1_n_4
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.841    -0.832    nolabel_line13/clk_out1
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[15]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.134    -0.142    nolabel_line13/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.275ns (42.848%)  route 0.367ns (57.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.570    -0.594    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  nolabel_line13/cnt_reg[1]/Q
                         net (fo=1, routed)           0.367    -0.063    nolabel_line13/cnt_reg_n_0_[1]
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.048 r  nolabel_line13/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.048    nolabel_line13/cnt_reg[0]_i_1_n_6
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.839    -0.834    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[1]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.318    -0.277    
    SLICE_X12Y83         FDRE (Hold_fdre_C_D)         0.134    -0.143    nolabel_line13/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.275ns (42.696%)  route 0.369ns (57.304%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line13/cnt_reg[9]/Q
                         net (fo=3, routed)           0.369    -0.060    nolabel_line13/cnt_reg[9]
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.051 r  nolabel_line13/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.051    nolabel_line13/cnt_reg[8]_i_1_n_6
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.841    -0.832    nolabel_line13/clk_out1
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[9]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X12Y85         FDRE (Hold_fdre_C_D)         0.134    -0.142    nolabel_line13/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.275ns (42.409%)  route 0.373ns (57.591%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.573    -0.591    nolabel_line13/clk_out1
    SLICE_X12Y89         FDRE                                         r  nolabel_line13/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  nolabel_line13/cnt_reg[25]/Q
                         net (fo=2, routed)           0.373    -0.054    nolabel_line13/cnt_reg[25]
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.057 r  nolabel_line13/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.057    nolabel_line13/cnt_reg[24]_i_1_n_6
    SLICE_X12Y89         FDRE                                         r  nolabel_line13/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.844    -0.829    nolabel_line13/clk_out1
    SLICE_X12Y89         FDRE                                         r  nolabel_line13/cnt_reg[25]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.318    -0.274    
    SLICE_X12Y89         FDRE (Hold_fdre_C_D)         0.134    -0.140    nolabel_line13/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.275ns (42.409%)  route 0.373ns (57.591%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.574    -0.590    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  nolabel_line13/cnt_reg[29]/Q
                         net (fo=2, routed)           0.373    -0.053    nolabel_line13/cnt_reg[29]
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.058 r  nolabel_line13/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.058    nolabel_line13/cnt_reg[28]_i_1_n_6
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.845    -0.828    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[29]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.318    -0.273    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.134    -0.139    nolabel_line13/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.275ns (42.253%)  route 0.376ns (57.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.572    -0.592    nolabel_line13/clk_out1
    SLICE_X12Y87         FDRE                                         r  nolabel_line13/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  nolabel_line13/cnt_reg[17]/Q
                         net (fo=3, routed)           0.376    -0.052    nolabel_line13/cnt_reg[17]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.059 r  nolabel_line13/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.059    nolabel_line13/cnt_reg[16]_i_1_n_6
    SLICE_X12Y87         FDRE                                         r  nolabel_line13/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.842    -0.831    nolabel_line13/clk_out1
    SLICE_X12Y87         FDRE                                         r  nolabel_line13/cnt_reg[17]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.318    -0.275    
    SLICE_X12Y87         FDRE (Hold_fdre_C_D)         0.134    -0.141    nolabel_line13/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.275ns (42.119%)  route 0.378ns (57.881%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line13/cnt_reg[13]/Q
                         net (fo=3, routed)           0.378    -0.051    nolabel_line13/cnt_reg[13]
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.060 r  nolabel_line13/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.060    nolabel_line13/cnt_reg[12]_i_1_n_6
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.841    -0.832    nolabel_line13/clk_out1
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[13]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.134    -0.142    nolabel_line13/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.413ns (33.916%)  route 2.753ns (66.084%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.976     3.269    nolabel_line13/clear
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517   198.497    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[0]/C
                         clock pessimism              0.577   199.074    
                         clock uncertainty           -0.318   198.757    
    SLICE_X12Y83         FDRE (Setup_fdre_C_R)       -0.702   198.055    nolabel_line13/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.055    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.413ns (33.916%)  route 2.753ns (66.084%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.976     3.269    nolabel_line13/clear
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517   198.497    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[1]/C
                         clock pessimism              0.577   199.074    
                         clock uncertainty           -0.318   198.757    
    SLICE_X12Y83         FDRE (Setup_fdre_C_R)       -0.702   198.055    nolabel_line13/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.055    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.413ns (33.916%)  route 2.753ns (66.084%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.976     3.269    nolabel_line13/clear
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517   198.497    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[2]/C
                         clock pessimism              0.577   199.074    
                         clock uncertainty           -0.318   198.757    
    SLICE_X12Y83         FDRE (Setup_fdre_C_R)       -0.702   198.055    nolabel_line13/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.055    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.413ns (33.916%)  route 2.753ns (66.084%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 198.497 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.976     3.269    nolabel_line13/clear
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.517   198.497    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[3]/C
                         clock pessimism              0.577   199.074    
                         clock uncertainty           -0.318   198.757    
    SLICE_X12Y83         FDRE (Setup_fdre_C_R)       -0.702   198.055    nolabel_line13/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        198.055    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.905ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.413ns (34.877%)  route 2.638ns (65.123%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.861     3.155    nolabel_line13/clear
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.522   198.502    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[28]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X12Y90         FDRE (Setup_fdre_C_R)       -0.702   198.060    nolabel_line13/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        198.060    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                194.905    

Slack (MET) :             194.905ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.413ns (34.877%)  route 2.638ns (65.123%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.861     3.155    nolabel_line13/clear
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.522   198.502    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[29]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X12Y90         FDRE (Setup_fdre_C_R)       -0.702   198.060    nolabel_line13/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        198.060    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                194.905    

Slack (MET) :             194.905ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.413ns (34.877%)  route 2.638ns (65.123%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.861     3.155    nolabel_line13/clear
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.522   198.502    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[30]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X12Y90         FDRE (Setup_fdre_C_R)       -0.702   198.060    nolabel_line13/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                        198.060    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                194.905    

Slack (MET) :             194.905ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.413ns (34.877%)  route 2.638ns (65.123%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.861     3.155    nolabel_line13/clear
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.522   198.502    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[31]/C
                         clock pessimism              0.577   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X12Y90         FDRE (Setup_fdre_C_R)       -0.702   198.060    nolabel_line13/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                        198.060    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                194.905    

Slack (MET) :             194.927ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.413ns (35.103%)  route 2.612ns (64.897%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 198.498 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.835     3.129    nolabel_line13/clear
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518   198.498    nolabel_line13/clk_out1
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[4]/C
                         clock pessimism              0.577   199.075    
                         clock uncertainty           -0.318   198.758    
    SLICE_X12Y84         FDRE (Setup_fdre_C_R)       -0.702   198.056    nolabel_line13/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.056    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                194.927    

Slack (MET) :             194.927ns  (required time - arrival time)
  Source:                 nolabel_line13/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.413ns (35.103%)  route 2.612ns (64.897%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 198.498 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -0.897    nolabel_line13/clk_out1
    SLICE_X12Y88         FDRE                                         r  nolabel_line13/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.379 f  nolabel_line13/cnt_reg[20]/Q
                         net (fo=2, routed)           1.778     1.399    nolabel_line13/cnt_reg[20]
    SLICE_X13Y87         LUT2 (Prop_lut2_I1_O)        0.124     1.523 r  nolabel_line13/cnt1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     1.523    nolabel_line13/cnt1_carry__1_i_5_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.055 r  nolabel_line13/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.055    nolabel_line13/cnt1_carry__1_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.294 r  nolabel_line13/cnt1_carry__2/O[2]
                         net (fo=33, routed)          0.835     3.129    nolabel_line13/clear
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          1.518   198.498    nolabel_line13/clk_out1
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[5]/C
                         clock pessimism              0.577   199.075    
                         clock uncertainty           -0.318   198.758    
    SLICE_X12Y84         FDRE (Setup_fdre_C_R)       -0.702   198.056    nolabel_line13/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.056    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                194.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.273ns (43.432%)  route 0.356ns (56.568%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.570    -0.594    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  nolabel_line13/cnt_reg[3]/Q
                         net (fo=1, routed)           0.356    -0.075    nolabel_line13/cnt_reg_n_0_[3]
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.034 r  nolabel_line13/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.034    nolabel_line13/cnt_reg[0]_i_1_n_4
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.839    -0.834    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[3]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.318    -0.277    
    SLICE_X12Y83         FDRE (Hold_fdre_C_D)         0.134    -0.143    nolabel_line13/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.273ns (42.685%)  route 0.367ns (57.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line13/cnt_reg[7]/Q
                         net (fo=3, routed)           0.367    -0.063    nolabel_line13/cnt_reg[7]
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.046 r  nolabel_line13/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.046    nolabel_line13/cnt_reg[4]_i_1_n_4
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.840    -0.833    nolabel_line13/clk_out1
    SLICE_X12Y84         FDRE                                         r  nolabel_line13/cnt_reg[7]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X12Y84         FDRE (Hold_fdre_C_D)         0.134    -0.142    nolabel_line13/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.273ns (42.679%)  route 0.367ns (57.321%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line13/cnt_reg[11]/Q
                         net (fo=3, routed)           0.367    -0.063    nolabel_line13/cnt_reg[11]
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.046 r  nolabel_line13/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.046    nolabel_line13/cnt_reg[8]_i_1_n_4
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.841    -0.832    nolabel_line13/clk_out1
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[11]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X12Y85         FDRE (Hold_fdre_C_D)         0.134    -0.142    nolabel_line13/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.273ns (42.679%)  route 0.367ns (57.321%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line13/cnt_reg[15]/Q
                         net (fo=2, routed)           0.367    -0.063    nolabel_line13/cnt_reg[15]
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.046 r  nolabel_line13/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.046    nolabel_line13/cnt_reg[12]_i_1_n_4
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.841    -0.832    nolabel_line13/clk_out1
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[15]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.134    -0.142    nolabel_line13/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.275ns (42.848%)  route 0.367ns (57.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.570    -0.594    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  nolabel_line13/cnt_reg[1]/Q
                         net (fo=1, routed)           0.367    -0.063    nolabel_line13/cnt_reg_n_0_[1]
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.048 r  nolabel_line13/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.048    nolabel_line13/cnt_reg[0]_i_1_n_6
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.839    -0.834    nolabel_line13/clk_out1
    SLICE_X12Y83         FDRE                                         r  nolabel_line13/cnt_reg[1]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.318    -0.277    
    SLICE_X12Y83         FDRE (Hold_fdre_C_D)         0.134    -0.143    nolabel_line13/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.275ns (42.696%)  route 0.369ns (57.304%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line13/cnt_reg[9]/Q
                         net (fo=3, routed)           0.369    -0.060    nolabel_line13/cnt_reg[9]
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.051 r  nolabel_line13/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.051    nolabel_line13/cnt_reg[8]_i_1_n_6
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.841    -0.832    nolabel_line13/clk_out1
    SLICE_X12Y85         FDRE                                         r  nolabel_line13/cnt_reg[9]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X12Y85         FDRE (Hold_fdre_C_D)         0.134    -0.142    nolabel_line13/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.275ns (42.409%)  route 0.373ns (57.591%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.573    -0.591    nolabel_line13/clk_out1
    SLICE_X12Y89         FDRE                                         r  nolabel_line13/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  nolabel_line13/cnt_reg[25]/Q
                         net (fo=2, routed)           0.373    -0.054    nolabel_line13/cnt_reg[25]
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.057 r  nolabel_line13/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.057    nolabel_line13/cnt_reg[24]_i_1_n_6
    SLICE_X12Y89         FDRE                                         r  nolabel_line13/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.844    -0.829    nolabel_line13/clk_out1
    SLICE_X12Y89         FDRE                                         r  nolabel_line13/cnt_reg[25]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.318    -0.274    
    SLICE_X12Y89         FDRE (Hold_fdre_C_D)         0.134    -0.140    nolabel_line13/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.275ns (42.409%)  route 0.373ns (57.591%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.574    -0.590    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  nolabel_line13/cnt_reg[29]/Q
                         net (fo=2, routed)           0.373    -0.053    nolabel_line13/cnt_reg[29]
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.058 r  nolabel_line13/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.058    nolabel_line13/cnt_reg[28]_i_1_n_6
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.845    -0.828    nolabel_line13/clk_out1
    SLICE_X12Y90         FDRE                                         r  nolabel_line13/cnt_reg[29]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.318    -0.273    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.134    -0.139    nolabel_line13/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.275ns (42.253%)  route 0.376ns (57.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.572    -0.592    nolabel_line13/clk_out1
    SLICE_X12Y87         FDRE                                         r  nolabel_line13/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  nolabel_line13/cnt_reg[17]/Q
                         net (fo=3, routed)           0.376    -0.052    nolabel_line13/cnt_reg[17]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.059 r  nolabel_line13/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.059    nolabel_line13/cnt_reg[16]_i_1_n_6
    SLICE_X12Y87         FDRE                                         r  nolabel_line13/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.842    -0.831    nolabel_line13/clk_out1
    SLICE_X12Y87         FDRE                                         r  nolabel_line13/cnt_reg[17]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.318    -0.275    
    SLICE_X12Y87         FDRE (Hold_fdre_C_D)         0.134    -0.141    nolabel_line13/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 nolabel_line13/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line13/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.275ns (42.119%)  route 0.378ns (57.881%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.571    -0.593    nolabel_line13/clk_out1
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  nolabel_line13/cnt_reg[13]/Q
                         net (fo=3, routed)           0.378    -0.051    nolabel_line13/cnt_reg[13]
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.060 r  nolabel_line13/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.060    nolabel_line13/cnt_reg[12]_i_1_n_6
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line12/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line12/inst/clkout1_buf/O
                         net (fo=33, routed)          0.841    -0.832    nolabel_line13/clk_out1
    SLICE_X12Y86         FDRE                                         r  nolabel_line13/cnt_reg[13]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.134    -0.142    nolabel_line13/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.201    





