<dec f='dpdk_1805/drivers/net/axgbe/axgbe_phy.h' l='19'/>
<use f='dpdk_1805/drivers/net/axgbe/axgbe_dev.c' l='112' u='c'/>
<use f='dpdk_1805/drivers/net/axgbe/axgbe_dev.c' l='113' u='c'/>
<use f='dpdk_1805/drivers/net/axgbe/axgbe_dev.c' l='146' u='c'/>
<use f='dpdk_1805/drivers/net/axgbe/axgbe_dev.c' l='147' u='c'/>
<doc f='dpdk_1805/drivers/net/axgbe/axgbe_phy.h' l='16'>/* Or MII_ADDR_C45 into regnum for read/write on mii_bus to enable the 21 bit
 * IEEE 802.3ae clause 45 addressing mode used by 10GIGE phy chips.
 */</doc>
