// Seed: 1164616635
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  assign module_1.id_6 = 0;
  input wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri0 id_4,
    output wor id_5,
    output tri1 id_6,
    input tri1 id_7,
    inout tri0 id_8,
    input wor id_9,
    output supply1 id_10,
    input supply1 id_11,
    input supply1 id_12,
    input uwire id_13,
    output tri id_14,
    output tri1 id_15,
    input supply1 id_16,
    input supply1 id_17,
    output uwire id_18,
    output tri1 id_19
);
  logic id_21;
  ;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21
  );
endmodule
