#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb 24 17:50:09 2026
# Process ID: 2980
# Current directory: C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16968 C:\Users\azati\OneDrive\Desktop\Own_IR_Standard\FPGA_Part\Own_IR_receiver\Own_IR_Receiver.xpr
# Log file: C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/vivado.log
# Journal file: C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
open_project C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 1089.027 ; gain = 0.000
update_compile_order -fileset sources_1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
WARNING: [Project 1-153] The current project device 'xc7vx485tffg1157-1' does not match with the device on the 'TUL.COM.TW:PYNQ-Z2:PART0:1.0' board part. A device change to match the device on 'TUL.COM.TW:PYNQ-Z2:PART0:1.0' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to zynq (xc7z020clg400-1)
open_bd_design {C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:nec_ir_receiver:1.0 - nec_ir_receiver_0
Adding component instance block -- xilinx.com:module_ref:nec_ir_receiver:1.0 - nec_ir_receiver_1
Successfully read diagram <design_1> from block design file <C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1285.512 ; gain = 8.512
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1358.211 ; gain = 34.035
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1569.480 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins proc_sys_reset_0/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {arduino_a0_a5 ( Arduino Pins A0 through A5 J1 ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE arduino_a0_a5 [get_bd_cells /axi_gpio_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 arduino_a0_a5
INFO: [BoardRule 102-9] connect_bd_intf_net /arduino_a0_a5 /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {arduino_a0_a5 ( Arduino Pins A0 through A5 J1 ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_1]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE arduino_a0_a5 [get_bd_cells /axi_gpio_1]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 arduino_a0_a5_0
INFO: [BoardRule 102-9] connect_bd_intf_net /arduino_a0_a5_0 /axi_gpio_1/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
Slave segment '/axi_gpio_1/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4121_0000 [ 64K ]>.
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports arduino_a0_a5]
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_intf_ports arduino_a0_a5_0]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1}] [get_bd_cells axi_gpio_1]
endgroup
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1}] [get_bd_cells axi_gpio_0]
endgroup
connect_bd_net [get_bd_pins nec_ir_receiver_0/data_valid] [get_bd_pins axi_gpio_1/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_1/gpio_io_i> is being overridden by the user with net <nec_ir_receiver_0_data_valid>. This pin will not be connected as a part of interface connection <GPIO>.
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_1]
endgroup
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_nets nec_ir_receiver_0_data_valid]
set_property location {3.5 1194 463} [get_bd_cells nec_ir_receiver_0]
set_property location {4 1171 612} [get_bd_cells nec_ir_receiver_1]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_GPIO2_WIDTH {8} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_1]
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_GPIO2_WIDTH {8} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
set_property location {4.5 1498 164} [get_bd_cells axi_gpio_1]
set_property location {5 1545 392} [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins nec_ir_receiver_0/address]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_1/gpio_io_i> is being overridden by the user with net <nec_ir_receiver_0_address>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_i] [get_bd_pins nec_ir_receiver_0/command]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_1/gpio2_io_i> is being overridden by the user with net <nec_ir_receiver_0_command>. This pin will not be connected as a part of interface connection <GPIO2>.
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins nec_ir_receiver_0/command]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net </nec_ir_receiver_0_command>. This pin will not be connected as a part of interface connection <GPIO>.
delete_bd_objs [get_bd_nets nec_ir_receiver_0_command]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_i] [get_bd_pins nec_ir_receiver_0/command]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_1/gpio2_io_i> is being overridden by the user with net <nec_ir_receiver_0_command>. This pin will not be connected as a part of interface connection <GPIO2>.
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins nec_ir_receiver_1/data_valid]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <nec_ir_receiver_1_data_valid>. This pin will not be connected as a part of interface connection <GPIO>.
delete_bd_objs [get_bd_nets nec_ir_receiver_1_data_valid]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins nec_ir_receiver_0/address]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net </nec_ir_receiver_0_address>. This pin will not be connected as a part of interface connection <GPIO>.
delete_bd_objs [get_bd_nets nec_ir_receiver_0_address]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins nec_ir_receiver_1/address]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <nec_ir_receiver_1_address>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_i] [get_bd_pins nec_ir_receiver_1/command]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio2_io_i> is being overridden by the user with net <nec_ir_receiver_1_command>. This pin will not be connected as a part of interface connection <GPIO2>.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {arduino_a0_a5 ( Arduino Pins A0 through A5 J1 ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE arduino_a0_a5 [get_bd_cells /axi_gpio_1]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 arduino_a0_a5
INFO: [BoardRule 102-9] connect_bd_intf_net /arduino_a0_a5 /axi_gpio_1/GPIO
regenerate_bd_layout
connect_bd_net [get_bd_pins nec_ir_receiver_1/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins nec_ir_receiver_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins nec_ir_receiver_1/rst] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins nec_ir_receiver_0/rst] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
delete_bd_objs [get_bd_nets nec_ir_receiver_1_address]
delete_bd_objs [get_bd_nets nec_ir_receiver_1_command]
delete_bd_objs [get_bd_nets nec_ir_receiver_0_command]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_1]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_intf_ports arduino_a0_a5]
set_property location {3 821 514} [get_bd_cells nec_ir_receiver_1]
set_property location {3 903 646} [get_bd_cells nec_ir_receiver_0]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins nec_ir_receiver_1/address]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_1/gpio_io_i> is being overridden by the user with net <nec_ir_receiver_1_address>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_i] [get_bd_pins nec_ir_receiver_1/command]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_1/gpio2_io_i> is being overridden by the user with net <nec_ir_receiver_1_command>. This pin will not be connected as a part of interface connection <GPIO2>.
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins nec_ir_receiver_1/address]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net </nec_ir_receiver_1_address>. This pin will not be connected as a part of interface connection <GPIO>.
delete_bd_objs [get_bd_nets nec_ir_receiver_1_address]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins nec_ir_receiver_1/address]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_1/gpio_io_i> is being overridden by the user with net <nec_ir_receiver_1_address>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins nec_ir_receiver_0/address]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <nec_ir_receiver_0_address>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_i] [get_bd_pins nec_ir_receiver_0/command]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio2_io_i> is being overridden by the user with net <nec_ir_receiver_0_command>. This pin will not be connected as a part of interface connection <GPIO2>.
regenerate_bd_layout
set_property location {3.5 1273 150} [get_bd_cells nec_ir_receiver_0]
set_property location {4 1288 320} [get_bd_cells nec_ir_receiver_0]
set_property location {4 1237 474} [get_bd_cells nec_ir_receiver_1]
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_nec_ir_receiver_0_0
design_1_nec_ir_receiver_1_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
make_bd_pins_external  [get_bd_cells nec_ir_receiver_0]
make_bd_intf_pins_external  [get_bd_cells nec_ir_receiver_0]
INFO: [BD 5-409] No interface pins to be made external for /nec_ir_receiver_0
endgroup
startgroup
make_bd_pins_external  [get_bd_cells nec_ir_receiver_1]
make_bd_intf_pins_external  [get_bd_cells nec_ir_receiver_1]
INFO: [BD 5-409] No interface pins to be made external for /nec_ir_receiver_1
endgroup
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_nec_ir_receiver_0_0
design_1_nec_ir_receiver_1_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
report_ip_status
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Feb 24 18:09:10 2026
| Host         : Azat running 64-bit major release  (build 9200)
| Command      : report_ip_status
------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 8 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+---------------------------------+----------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| Instance Name                   | Status         | Recommendation      | Change    | IP Name            | IP      | New Version   | New        | Original Part        |
|                                 |                |                     | Log       |                    | Version |               | License    |                      |
+---------------------------------+----------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axi_gpio_0_0           | Up-to-date     | No changes required |  *(1)     | AXI GPIO           | 2.0     | 2.0 (Rev. 24) | Included   | xc7z020clg400-1      |
|                                 |                |                     |           |                    | (Rev.   |               |            |                      |
|                                 |                |                     |           |                    | 24)     |               |            |                      |
+---------------------------------+----------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axi_gpio_1_0           | Up-to-date     | No changes required |  *(2)     | AXI GPIO           | 2.0     | 2.0 (Rev. 24) | Included   | xc7z020clg400-1      |
|                                 |                |                     |           |                    | (Rev.   |               |            |                      |
|                                 |                |                     |           |                    | 24)     |               |            |                      |
+---------------------------------+----------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axi_interconnect_0_0   | Up-to-date     | No changes required |  *(3)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 23) | Included   | xc7z020clg400-1      |
|                                 |                |                     |           |                    | (Rev.   |               |            |                      |
|                                 |                |                     |           |                    | 23)     |               |            |                      |
+---------------------------------+----------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_nec_ir_receiver_0_0    | IP part change | Retarget IP         | Change    | nec_ir_receiver_v1 | 1.0     | 1.0 (Rev. 1)  | Included   | xc7vx485tffg1157-1   |
|                                 |                |                     | Log not   |                    | (Rev.   |               |            |                      |
|                                 |                |                     | available |                    | 1)      |               |            |                      |
+---------------------------------+----------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_nec_ir_receiver_1_0    | IP part change | Retarget IP         | Change    | nec_ir_receiver_v1 | 1.0     | 1.0 (Rev. 1)  | Included   | xc7vx485tffg1157-1   |
|                                 |                |                     | Log not   |                    | (Rev.   |               |            |                      |
|                                 |                |                     | available |                    | 1)      |               |            |                      |
+---------------------------------+----------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_proc_sys_reset_0_0     | Up-to-date     | No changes required |  *(4)     | Processor System   | 5.0     | 5.0 (Rev. 13) | Included   | xc7z020clg400-1      |
|                                 |                |                     |           | Reset              | (Rev.   |               |            |                      |
|                                 |                |                     |           |                    | 13)     |               |            |                      |
+---------------------------------+----------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_processing_system7_0_0 | Up-to-date     | No changes required |  *(5)     | ZYNQ7 Processing   | 5.5     | 5.5 (Rev. 6)  | Included   | xc7z020clg400-1      |
|                                 |                |                     |           | System             | (Rev.   |               |            |                      |
|                                 |                |                     |           |                    | 6)      |               |            |                      |
+---------------------------------+----------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_xbar_0                 | Up-to-date     | No changes required |  *(6)     | AXI Crossbar       | 2.1     | 2.1 (Rev. 23) | Included   | xc7z020clg400-1      |
|                                 |                |                     |           |                    | (Rev.   |               |            |                      |
|                                 |                |                     |           |                    | 23)     |               |            |                      |
+---------------------------------+----------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
*(1) c:/Xilinx/Vivado/2020.2/data/ip/xilinx/axi_gpio_v2_0/doc/axi_gpio_v2_0_changelog.txt
*(2) c:/Xilinx/Vivado/2020.2/data/ip/xilinx/axi_gpio_v2_0/doc/axi_gpio_v2_0_changelog.txt
*(3) c:/Xilinx/Vivado/2020.2/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(4) c:/Xilinx/Vivado/2020.2/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(5) c:/Xilinx/Vivado/2020.2/data/ip/xilinx/processing_system7_v5_5/doc/processing_system7_v5_5_changelog.txt
*(6) c:/Xilinx/Vivado/2020.2/data/ip/xilinx/axi_crossbar_v2_1/doc/axi_crossbar_v2_1_changelog.txt


upgrade_ip [get_ips design_1_nec_ir_receiver_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_nec_ir_receiver_0_0 to use current project options
Wrote  : <C:\Users\azati\OneDrive\Desktop\Own_IR_Standard\FPGA_Part\Own_IR_receiver\Own_IR_Receiver.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
c:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.srcs/sources_1/bd/design_1/ip/design_1_nec_ir_receiver_0_0/design_1_nec_ir_receiver_0_0.xci
upgrade_ip [get_ips design_1_nec_ir_receiver_1_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_nec_ir_receiver_1_0 to use current project options
Wrote  : <C:\Users\azati\OneDrive\Desktop\Own_IR_Standard\FPGA_Part\Own_IR_receiver\Own_IR_Receiver.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
c:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.srcs/sources_1/bd/design_1/ip/design_1_nec_ir_receiver_1_0/design_1_nec_ir_receiver_1_0.xci
generate_target all [get_files  C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
CRITICAL WARNING: [BD 41-1347] Reset pin /nec_ir_receiver_0/rst (associated clock /nec_ir_receiver_0/clk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /nec_ir_receiver_1/rst (associated clock /nec_ir_receiver_1/clk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
Wrote  : <C:\Users\azati\OneDrive\Desktop\Own_IR_Standard\FPGA_Part\Own_IR_receiver\Own_IR_Receiver.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : c:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block nec_ir_receiver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nec_ir_receiver_1 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file c:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:01:05 ; elapsed = 00:01:26 . Memory (MB): peak = 1896.211 ; gain = 204.367
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_nec_ir_receiver_0_0_synth_1 design_1_nec_ir_receiver_1_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_proc_sys_reset_0_0_synth_1 design_1_xbar_0_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_axi_gpio_1_0_synth_1 design_1_auto_pc_0_synth_1 -jobs 16
[Tue Feb 24 18:12:29 2026] Launched design_1_nec_ir_receiver_0_0_synth_1, design_1_nec_ir_receiver_1_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_proc_sys_reset_0_0_synth_1, design_1_xbar_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_axi_gpio_1_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_nec_ir_receiver_0_0_synth_1: C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.runs/design_1_nec_ir_receiver_0_0_synth_1/runme.log
design_1_nec_ir_receiver_1_0_synth_1: C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.runs/design_1_nec_ir_receiver_1_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_axi_gpio_1_0_synth_1: C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.runs/design_1_axi_gpio_1_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.runs/design_1_auto_pc_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1896.211 ; gain = 0.000
export_simulation -of_objects [get_files C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.ip_user_files -ipstatic_source_dir C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.cache/compile_simlib/modelsim} {questa=C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.cache/compile_simlib/questa} {riviera=C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.cache/compile_simlib/riviera} {activehdl=C:/Users/azati/OneDrive/Desktop/Own_IR_Standard/FPGA_Part/Own_IR_receiver/Own_IR_Receiver.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
