//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-37061995
// Cuda compilation tools, release 13.1, V13.1.115
// Based on NVVM 21.0.0
//

.version 9.1
.target sm_120
.address_size 64

	// .globl	compute_sota_features_kernel
.const .align 4 .b8 c_vdw_radii[28] = {154, 153, 217, 63, 102, 102, 198, 63, 92, 143, 194, 63, 102, 102, 230, 63, 154, 153, 153, 63, 102, 102, 230, 63, 154, 153, 217, 63};
.const .align 4 .b8 c_sasa_max[80] = {0, 0, 226, 66, 0, 0, 113, 67, 0, 0, 30, 67, 0, 0, 23, 67, 0, 0, 12, 67, 0, 0, 61, 67, 0, 0, 55, 67, 0, 0, 170, 66, 0, 0, 66, 67, 0, 0, 54, 67, 0, 0, 52, 67, 0, 0, 83, 67, 0, 0, 76, 67, 0, 0, 90, 67, 0, 0, 15, 67, 0, 0, 244, 66, 0, 0, 18, 67, 0, 128, 129, 67, 0, 0, 101, 67, 0, 0, 32, 67};
.const .align 4 .b8 c_conservation_propensity[80] = {102, 102, 230, 62, 51, 51, 51, 63, 205, 204, 12, 63, 102, 102, 38, 63, 205, 204, 76, 63, 0, 0, 0, 63, 102, 102, 38, 63, 0, 0, 64, 63, 51, 51, 51, 63, 205, 204, 204, 62, 51, 51, 179, 62, 205, 204, 12, 63, 102, 102, 230, 62, 0, 0, 0, 63, 51, 51, 51, 63, 102, 102, 230, 62, 0, 0, 0, 63, 0, 0, 64, 63, 154, 153, 25, 63, 205, 204, 204, 62};
.const .align 4 .b8 c_hydrophobicity[80] = {82, 184, 30, 63, 0, 0, 0, 0, 236, 81, 184, 61, 205, 204, 76, 61, 225, 122, 148, 62, 0, 0, 0, 0, 0, 0, 0, 0, 143, 194, 245, 62, 184, 30, 5, 62, 102, 102, 102, 63, 102, 102, 102, 63, 0, 0, 0, 0, 10, 215, 35, 63, 174, 71, 97, 63, 123, 20, 46, 63, 205, 204, 76, 61, 184, 30, 5, 62, 61, 10, 87, 63, 133, 235, 209, 62, 92, 143, 66, 63};

.visible .entry compute_sota_features_kernel(
	.param .u64 .ptr .align 1 compute_sota_features_kernel_param_0,
	.param .u64 .ptr .align 1 compute_sota_features_kernel_param_1,
	.param .u64 .ptr .align 1 compute_sota_features_kernel_param_2,
	.param .u64 .ptr .align 1 compute_sota_features_kernel_param_3,
	.param .u64 .ptr .align 1 compute_sota_features_kernel_param_4,
	.param .u64 .ptr .align 1 compute_sota_features_kernel_param_5,
	.param .u32 compute_sota_features_kernel_param_6,
	.param .u64 .ptr .align 1 compute_sota_features_kernel_param_7
)
{
	.reg .pred 	%p<277>;
	.reg .b32 	%r<1580>;
	.reg .b64 	%rd<245>;

	ld.param.b64 	%rd45, [compute_sota_features_kernel_param_0];
	ld.param.b64 	%rd46, [compute_sota_features_kernel_param_1];
	ld.param.b64 	%rd47, [compute_sota_features_kernel_param_2];
	ld.param.b64 	%rd43, [compute_sota_features_kernel_param_3];
	ld.param.b64 	%rd48, [compute_sota_features_kernel_param_5];
	ld.param.b32 	%r615, [compute_sota_features_kernel_param_6];
	ld.param.b64 	%rd49, [compute_sota_features_kernel_param_7];
	cvta.to.global.u64 	%rd1, %rd45;
	cvta.to.global.u64 	%rd2, %rd49;
	cvta.to.global.u64 	%rd3, %rd48;
	cvta.to.global.u64 	%rd4, %rd46;
	cvta.to.global.u64 	%rd5, %rd47;
	mov.u32 	%r616, %ctaid.x;
	mov.u32 	%r617, %ntid.x;
	mul.lo.s32 	%r1, %r616, %r617;
	mov.u32 	%r2, %tid.x;
	add.s32 	%r3, %r1, %r2;
	setp.ge.s32 	%p1, %r3, %r615;
	@%p1 bra 	$L__BB0_258;
	mul.wide.s32 	%rd50, %r3, 4;
	add.s64 	%rd51, %rd5, %rd50;
	ld.global.nc.b32 	%r4, [%rd51];
	setp.gt.s32 	%p2, %r4, -1;
	@%p2 bra 	$L__BB0_3;
	mul.lo.s32 	%r1268, %r3, 30;
	mul.wide.s32 	%rd229, %r1268, 4;
	add.s64 	%rd230, %rd2, %rd229;
	st.global.b32 	[%rd230], 0;
	st.global.b32 	[%rd230+4], 0;
	st.global.b32 	[%rd230+8], 0;
	st.global.b32 	[%rd230+12], 0;
	st.global.b32 	[%rd230+16], 0;
	st.global.b32 	[%rd230+20], 0;
	st.global.b32 	[%rd230+24], 0;
	st.global.b32 	[%rd230+28], 0;
	st.global.b32 	[%rd230+32], 0;
	st.global.b32 	[%rd230+36], 0;
	st.global.b32 	[%rd230+40], 0;
	st.global.b32 	[%rd230+44], 0;
	st.global.b32 	[%rd230+48], 0;
	st.global.b32 	[%rd230+52], 0;
	st.global.b32 	[%rd230+56], 0;
	st.global.b32 	[%rd230+60], 0;
	st.global.b32 	[%rd230+64], 0;
	st.global.b32 	[%rd230+68], 0;
	st.global.b32 	[%rd230+72], 0;
	st.global.b32 	[%rd230+76], 0;
	st.global.b32 	[%rd230+80], 0;
	st.global.b32 	[%rd230+84], 0;
	st.global.b32 	[%rd230+88], 0;
	st.global.b32 	[%rd230+92], 0;
	st.global.b32 	[%rd230+96], 0;
	st.global.b32 	[%rd230+100], 0;
	st.global.b32 	[%rd230+104], 0;
	st.global.b32 	[%rd230+108], 0;
	st.global.b32 	[%rd230+112], 0;
	st.global.b32 	[%rd230+116], 0;
	bra.uni 	$L__BB0_258;
$L__BB0_3:
	mul.lo.s32 	%r619, %r4, 3;
	mul.wide.u32 	%rd52, %r619, 4;
	add.s64 	%rd53, %rd4, %rd52;
	ld.global.nc.b32 	%r5, [%rd53];
	ld.global.nc.b32 	%r6, [%rd53+4];
	ld.global.nc.b32 	%r7, [%rd53+8];
	cvta.to.global.u64 	%rd54, %rd43;
	add.s64 	%rd56, %rd54, %rd50;
	ld.global.nc.b32 	%r8, [%rd56];
	add.s64 	%rd57, %rd3, %rd50;
	ld.global.nc.b32 	%r9, [%rd57];
	setp.lt.s32 	%p3, %r615, 1;
	mov.b32 	%r1293, 0f00000000;
	mov.b32 	%r1275, %r1293;
	@%p3 bra 	$L__BB0_26;
	mul.lo.s32 	%r10, %r615, %r3;
	add.s32 	%r624, %r615, -1;
	and.b32 	%r11, %r615, 3;
	setp.lt.u32 	%p4, %r624, 3;
	mov.b32 	%r1275, 0f00000000;
	mov.b32 	%r1285, 0;
	mov.b32 	%r1274, %r1285;
	@%p4 bra 	$L__BB0_19;
	and.b32 	%r1285, %r615, 2147483644;
	mov.b32 	%r1275, 0f00000000;
	mov.b32 	%r1269, 0;
	cvt.s64.s32 	%rd60, %r10;
	mov.b32 	%r1274, %r1269;
$L__BB0_6:
	setp.eq.s32 	%p5, %r1269, %r3;
	@%p5 bra 	$L__BB0_9;
	add.s32 	%r627, %r1269, %r10;
	mul.wide.s32 	%rd58, %r627, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.nc.b32 	%r16, [%rd59];
	setp.geu.ftz.f32 	%p6, %r16, 0f41200000;
	@%p6 bra 	$L__BB0_9;
	neg.ftz.f32 	%r628, %r16;
	mul.ftz.f32 	%r629, %r16, %r628;
	mov.b32 	%r630, 0f41900000;
	div.approx.ftz.f32 	%r631, %r629, %r630;
	mul.ftz.f32 	%r632, %r631, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r633, %r632;
	add.ftz.f32 	%r1275, %r1275, %r633;
	add.s32 	%r1274, %r1274, 1;
$L__BB0_9:
	add.s32 	%r21, %r1269, 1;
	setp.eq.s32 	%p7, %r21, %r3;
	cvt.s64.s32 	%rd61, %r1269;
	add.s64 	%rd62, %rd61, %rd60;
	shl.b64 	%rd63, %rd62, 2;
	add.s64 	%rd6, %rd1, %rd63;
	@%p7 bra 	$L__BB0_12;
	ld.global.nc.b32 	%r22, [%rd6+4];
	setp.geu.ftz.f32 	%p8, %r22, 0f41200000;
	@%p8 bra 	$L__BB0_12;
	neg.ftz.f32 	%r634, %r22;
	mul.ftz.f32 	%r635, %r22, %r634;
	mov.b32 	%r636, 0f41900000;
	div.approx.ftz.f32 	%r637, %r635, %r636;
	mul.ftz.f32 	%r638, %r637, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r639, %r638;
	add.ftz.f32 	%r1275, %r1275, %r639;
	add.s32 	%r1274, %r1274, 1;
$L__BB0_12:
	add.s32 	%r640, %r21, 1;
	setp.eq.s32 	%p9, %r640, %r3;
	@%p9 bra 	$L__BB0_15;
	ld.global.nc.b32 	%r27, [%rd6+8];
	setp.geu.ftz.f32 	%p10, %r27, 0f41200000;
	@%p10 bra 	$L__BB0_15;
	neg.ftz.f32 	%r641, %r27;
	mul.ftz.f32 	%r642, %r27, %r641;
	mov.b32 	%r643, 0f41900000;
	div.approx.ftz.f32 	%r644, %r642, %r643;
	mul.ftz.f32 	%r645, %r644, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r646, %r645;
	add.ftz.f32 	%r1275, %r1275, %r646;
	add.s32 	%r1274, %r1274, 1;
$L__BB0_15:
	add.s32 	%r647, %r21, 2;
	setp.eq.s32 	%p11, %r647, %r3;
	@%p11 bra 	$L__BB0_18;
	ld.global.nc.b32 	%r32, [%rd6+12];
	setp.geu.ftz.f32 	%p12, %r32, 0f41200000;
	@%p12 bra 	$L__BB0_18;
	neg.ftz.f32 	%r648, %r32;
	mul.ftz.f32 	%r649, %r32, %r648;
	mov.b32 	%r650, 0f41900000;
	div.approx.ftz.f32 	%r651, %r649, %r650;
	mul.ftz.f32 	%r652, %r651, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r653, %r652;
	add.ftz.f32 	%r1275, %r1275, %r653;
	add.s32 	%r1274, %r1274, 1;
$L__BB0_18:
	add.s32 	%r1269, %r21, 3;
	setp.ne.s32 	%p13, %r1269, %r1285;
	@%p13 bra 	$L__BB0_6;
$L__BB0_19:
	setp.eq.s32 	%p14, %r11, 0;
	@%p14 bra 	$L__BB0_25;
	mov.b32 	%r1288, 0;
$L__BB0_21:
	.pragma "nounroll";
	setp.eq.s32 	%p15, %r1285, %r3;
	@%p15 bra 	$L__BB0_24;
	add.s32 	%r655, %r1285, %r10;
	mul.wide.s32 	%rd64, %r655, 4;
	add.s64 	%rd65, %rd1, %rd64;
	ld.global.nc.b32 	%r47, [%rd65];
	setp.geu.ftz.f32 	%p16, %r47, 0f41200000;
	@%p16 bra 	$L__BB0_24;
	neg.ftz.f32 	%r656, %r47;
	mul.ftz.f32 	%r657, %r47, %r656;
	mov.b32 	%r658, 0f41900000;
	div.approx.ftz.f32 	%r659, %r657, %r658;
	mul.ftz.f32 	%r660, %r659, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r661, %r660;
	add.ftz.f32 	%r1275, %r1275, %r661;
	add.s32 	%r1274, %r1274, 1;
$L__BB0_24:
	add.s32 	%r1285, %r1285, 1;
	add.s32 	%r1288, %r1288, 1;
	setp.ne.s32 	%p17, %r1288, %r11;
	@%p17 bra 	$L__BB0_21;
$L__BB0_25:
	cvt.rn.f32.s32 	%r1293, %r1274;
$L__BB0_26:
	setp.lt.s32 	%p18, %r615, 1;
	setp.gt.ftz.f32 	%p19, %r9, 0f3F000000;
	setp.gt.ftz.f32 	%p20, %r9, 0f3F333333;
	mul.ftz.f32 	%r664, %r1275, 0fBE99999A;
	mul.ftz.f32 	%r665, %r664, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r666, %r665;
	selp.b64 	%rd66, 1, 0, %p19;
	selp.b64 	%rd67, 4, %rd66, %p20;
	shl.b64 	%rd68, %rd67, 2;
	mov.b64 	%rd69, c_sasa_max;
	add.s64 	%rd70, %rd69, %rd68;
	ld.const.b32 	%r667, [%rd70];
	mul.ftz.f32 	%r668, %r666, %r667;
	mov.b32 	%r669, 0f43818000;
	div.approx.ftz.f32 	%r670, %r668, %r669;
	mul.lo.s32 	%r671, %r3, 30;
	mul.wide.s32 	%rd71, %r671, 4;
	add.s64 	%rd7, %rd2, %rd71;
	st.global.b32 	[%rd7], %r670;
	max.ftz.f32 	%r672, %r667, 0f3F800000;
	div.approx.ftz.f32 	%r673, %r668, %r672;
	st.global.b32 	[%rd7+4], %r673;
	mov.b32 	%r674, 0f3F800000;
	sub.ftz.f32 	%r60, %r674, %r673;
	st.global.b32 	[%rd7+8], %r60;
	max.ftz.f32 	%r675, %r1293, 0f3F800000;
	div.approx.ftz.f32 	%r676, %r1275, %r675;
	st.global.b32 	[%rd7+12], %r676;
	setp.gt.ftz.f32 	%p21, %r9, 0f3F266666;
	setp.gt.ftz.f32 	%p22, %r666, 0f3F000000;
	setp.gt.ftz.f32 	%p23, %r9, 0f3F400000;
	setp.lt.ftz.f32 	%p24, %r666, 0f3E99999A;
	selp.f32 	%r677, 0fBE99999A, 0f00000000, %p24;
	selp.f32 	%r678, %r677, 0f00000000, %p23;
	selp.f32 	%r679, 0f3F800000, %r678, %p22;
	selp.f32 	%r61, %r679, %r678, %p21;
	abs.ftz.f32 	%r1318, %r61;
	mov.b32 	%r1317, 0f00000000;
	mov.b32 	%r1316, 0;
	mov.b32 	%r1319, %r1317;
	mov.b32 	%r1320, %r1317;
	mov.b32 	%r1321, %r1317;
	mov.b32 	%r1322, %r1317;
	@%p18 bra 	$L__BB0_46;
	mul.lo.s32 	%r63, %r615, %r3;
	setp.eq.s32 	%p25, %r615, 1;
	mov.b32 	%r1322, 0f00000000;
	mov.b32 	%r1330, 0;
	mov.b32 	%r1321, %r1322;
	mov.b32 	%r1320, %r1322;
	mov.b32 	%r1319, %r1322;
	mov.b32 	%r1317, %r1322;
	mov.b32 	%r1316, %r1330;
	@%p25 bra 	$L__BB0_40;
	and.b32 	%r1330, %r615, 2147483646;
	mov.b32 	%r1322, 0f00000000;
	mov.b32 	%r1295, 0;
	cvt.s64.s32 	%rd81, %r63;
	mov.b32 	%r1316, %r1295;
$L__BB0_29:
	setp.eq.s32 	%p26, %r1295, %r3;
	@%p26 bra 	$L__BB0_34;
	add.s32 	%r686, %r1295, %r63;
	mul.wide.s32 	%rd72, %r686, 4;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.nc.b32 	%r73, [%rd73];
	setp.geu.ftz.f32 	%p27, %r73, 0f41700000;
	setp.leu.ftz.f32 	%p28, %r73, 0f3F000000;
	or.pred 	%p29, %p27, %p28;
	@%p29 bra 	$L__BB0_34;
	ld.param.b64 	%rd231, [compute_sota_features_kernel_param_4];
	cvta.to.global.u64 	%rd74, %rd231;
	mul.wide.u32 	%rd75, %r1295, 4;
	add.s64 	%rd76, %rd74, %rd75;
	ld.global.nc.b32 	%r687, [%rd76];
	add.s64 	%rd77, %rd3, %rd75;
	ld.global.nc.b32 	%r689, [%rd77];
	mov.b32 	%r690, 0f3F800000;
	sub.ftz.f32 	%r691, %r690, %r687;
	setp.gt.ftz.f32 	%p30, %r689, 0f3F266666;
	setp.gt.ftz.f32 	%p31, %r691, 0f3F000000;
	setp.gt.ftz.f32 	%p32, %r689, 0f3F400000;
	setp.lt.ftz.f32 	%p33, %r691, 0f3E99999A;
	selp.f32 	%r692, 0fBE99999A, 0f00000000, %p33;
	selp.f32 	%r693, %r692, 0f00000000, %p32;
	selp.f32 	%r694, 0f3F800000, %r693, %p31;
	selp.f32 	%r74, %r694, %r693, %p30;
	neg.ftz.f32 	%r695, %r73;
	mov.b32 	%r696, 0f41000000;
	div.approx.ftz.f32 	%r697, %r695, %r696;
	mul.ftz.f32 	%r698, %r697, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r75, %r698;
	mul.ftz.f32 	%r699, %r74, 0f4084CCCD;
	mul.ftz.f32 	%r700, %r75, %r699;
	div.approx.ftz.f32 	%r76, %r700, %r73;
	add.s64 	%rd78, %rd5, %rd75;
	ld.global.nc.b32 	%r77, [%rd78];
	setp.lt.s32 	%p34, %r77, 0;
	@%p34 bra 	$L__BB0_33;
	mul.lo.s32 	%r701, %r77, 3;
	mul.wide.u32 	%rd79, %r701, 4;
	add.s64 	%rd80, %rd4, %rd79;
	ld.global.nc.b32 	%r702, [%rd80];
	sub.ftz.f32 	%r703, %r702, %r5;
	ld.global.nc.b32 	%r704, [%rd80+4];
	sub.ftz.f32 	%r705, %r704, %r6;
	ld.global.nc.b32 	%r706, [%rd80+8];
	sub.ftz.f32 	%r707, %r706, %r7;
	rcp.approx.ftz.f32 	%r708, %r73;
	add.ftz.f32 	%r709, %r708, 0f3E000000;
	mul.ftz.f32 	%r710, %r709, %r76;
	div.approx.ftz.f32 	%r711, %r710, %r73;
	mul.ftz.f32 	%r712, %r703, %r711;
	sub.ftz.f32 	%r1321, %r1321, %r712;
	mul.ftz.f32 	%r713, %r705, %r711;
	sub.ftz.f32 	%r1320, %r1320, %r713;
	mul.ftz.f32 	%r714, %r711, %r707;
	sub.ftz.f32 	%r1319, %r1319, %r714;
$L__BB0_33:
	abs.ftz.f32 	%r715, %r74;
	fma.rn.ftz.f32 	%r1318, %r75, %r715, %r1318;
	setp.gt.ftz.f32 	%p35, %r715, 0f3DCCCCCD;
	mul.ftz.f32 	%r716, %r61, %r74;
	mul.ftz.f32 	%r717, %r75, %r716;
	sub.ftz.f32 	%r718, %r1317, %r717;
	selp.b32 	%r719, 1, 0, %p35;
	add.s32 	%r1316, %r1316, %r719;
	selp.f32 	%r1317, %r718, %r1317, %p35;
	add.ftz.f32 	%r1322, %r1322, %r76;
$L__BB0_34:
	add.s32 	%r95, %r1295, 1;
	setp.eq.s32 	%p36, %r95, %r3;
	@%p36 bra 	$L__BB0_39;
	cvt.s64.s32 	%rd82, %r1295;
	add.s64 	%rd83, %rd82, %rd81;
	shl.b64 	%rd84, %rd83, 2;
	add.s64 	%rd85, %rd1, %rd84;
	ld.global.nc.b32 	%r96, [%rd85+4];
	setp.geu.ftz.f32 	%p37, %r96, 0f41700000;
	setp.leu.ftz.f32 	%p38, %r96, 0f3F000000;
	or.pred 	%p39, %p37, %p38;
	@%p39 bra 	$L__BB0_39;
	ld.param.b64 	%rd232, [compute_sota_features_kernel_param_4];
	cvta.to.global.u64 	%rd86, %rd232;
	mul.wide.u32 	%rd87, %r1295, 4;
	add.s64 	%rd88, %rd86, %rd87;
	ld.global.nc.b32 	%r720, [%rd88+4];
	add.s64 	%rd89, %rd3, %rd87;
	ld.global.nc.b32 	%r722, [%rd89+4];
	mov.b32 	%r723, 0f3F800000;
	sub.ftz.f32 	%r724, %r723, %r720;
	setp.gt.ftz.f32 	%p40, %r722, 0f3F266666;
	setp.gt.ftz.f32 	%p41, %r724, 0f3F000000;
	setp.gt.ftz.f32 	%p42, %r722, 0f3F400000;
	setp.lt.ftz.f32 	%p43, %r724, 0f3E99999A;
	selp.f32 	%r725, 0fBE99999A, 0f00000000, %p43;
	selp.f32 	%r726, %r725, 0f00000000, %p42;
	selp.f32 	%r727, 0f3F800000, %r726, %p41;
	selp.f32 	%r97, %r727, %r726, %p40;
	neg.ftz.f32 	%r728, %r96;
	mov.b32 	%r729, 0f41000000;
	div.approx.ftz.f32 	%r730, %r728, %r729;
	mul.ftz.f32 	%r731, %r730, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r98, %r731;
	mul.ftz.f32 	%r732, %r97, 0f4084CCCD;
	mul.ftz.f32 	%r733, %r98, %r732;
	div.approx.ftz.f32 	%r99, %r733, %r96;
	add.s64 	%rd90, %rd5, %rd87;
	ld.global.nc.b32 	%r100, [%rd90+4];
	setp.lt.s32 	%p44, %r100, 0;
	@%p44 bra 	$L__BB0_38;
	mul.lo.s32 	%r734, %r100, 3;
	mul.wide.u32 	%rd91, %r734, 4;
	add.s64 	%rd92, %rd4, %rd91;
	ld.global.nc.b32 	%r735, [%rd92];
	sub.ftz.f32 	%r736, %r735, %r5;
	ld.global.nc.b32 	%r737, [%rd92+4];
	sub.ftz.f32 	%r738, %r737, %r6;
	ld.global.nc.b32 	%r739, [%rd92+8];
	sub.ftz.f32 	%r740, %r739, %r7;
	rcp.approx.ftz.f32 	%r741, %r96;
	add.ftz.f32 	%r742, %r741, 0f3E000000;
	mul.ftz.f32 	%r743, %r742, %r99;
	div.approx.ftz.f32 	%r744, %r743, %r96;
	mul.ftz.f32 	%r745, %r736, %r744;
	sub.ftz.f32 	%r1321, %r1321, %r745;
	mul.ftz.f32 	%r746, %r738, %r744;
	sub.ftz.f32 	%r1320, %r1320, %r746;
	mul.ftz.f32 	%r747, %r744, %r740;
	sub.ftz.f32 	%r1319, %r1319, %r747;
$L__BB0_38:
	abs.ftz.f32 	%r748, %r97;
	fma.rn.ftz.f32 	%r1318, %r98, %r748, %r1318;
	setp.gt.ftz.f32 	%p45, %r748, 0f3DCCCCCD;
	mul.ftz.f32 	%r749, %r61, %r97;
	mul.ftz.f32 	%r750, %r98, %r749;
	sub.ftz.f32 	%r751, %r1317, %r750;
	selp.b32 	%r752, 1, 0, %p45;
	add.s32 	%r1316, %r1316, %r752;
	selp.f32 	%r1317, %r751, %r1317, %p45;
	add.ftz.f32 	%r1322, %r1322, %r99;
$L__BB0_39:
	add.s32 	%r1295, %r95, 1;
	setp.ne.s32 	%p46, %r1295, %r1330;
	@%p46 bra 	$L__BB0_29;
$L__BB0_40:
	and.b32 	%r753, %r615, 1;
	setp.ne.b32 	%p47, %r753, 0;
	not.pred 	%p48, %p47;
	@%p48 bra 	$L__BB0_46;
	setp.eq.s32 	%p49, %r1330, %r3;
	@%p49 bra 	$L__BB0_46;
	add.s32 	%r754, %r1330, %r63;
	mul.wide.s32 	%rd93, %r754, 4;
	add.s64 	%rd94, %rd1, %rd93;
	ld.global.nc.b32 	%r134, [%rd94];
	setp.geu.ftz.f32 	%p50, %r134, 0f41700000;
	setp.leu.ftz.f32 	%p51, %r134, 0f3F000000;
	or.pred 	%p52, %p50, %p51;
	@%p52 bra 	$L__BB0_46;
	ld.param.b64 	%rd233, [compute_sota_features_kernel_param_4];
	cvta.to.global.u64 	%rd95, %rd233;
	mul.wide.u32 	%rd96, %r1330, 4;
	add.s64 	%rd97, %rd95, %rd96;
	ld.global.nc.b32 	%r755, [%rd97];
	add.s64 	%rd98, %rd3, %rd96;
	ld.global.nc.b32 	%r757, [%rd98];
	mov.b32 	%r758, 0f3F800000;
	sub.ftz.f32 	%r759, %r758, %r755;
	setp.gt.ftz.f32 	%p53, %r757, 0f3F266666;
	setp.gt.ftz.f32 	%p54, %r759, 0f3F000000;
	setp.gt.ftz.f32 	%p55, %r757, 0f3F400000;
	setp.lt.ftz.f32 	%p56, %r759, 0f3E99999A;
	selp.f32 	%r760, 0fBE99999A, 0f00000000, %p56;
	selp.f32 	%r761, %r760, 0f00000000, %p55;
	selp.f32 	%r762, 0f3F800000, %r761, %p54;
	selp.f32 	%r135, %r762, %r761, %p53;
	neg.ftz.f32 	%r763, %r134;
	mov.b32 	%r764, 0f41000000;
	div.approx.ftz.f32 	%r765, %r763, %r764;
	mul.ftz.f32 	%r766, %r765, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%r136, %r766;
	mul.ftz.f32 	%r767, %r135, 0f4084CCCD;
	mul.ftz.f32 	%r768, %r136, %r767;
	div.approx.ftz.f32 	%r137, %r768, %r134;
	add.s64 	%rd99, %rd5, %rd96;
	ld.global.nc.b32 	%r138, [%rd99];
	setp.lt.s32 	%p57, %r138, 0;
	@%p57 bra 	$L__BB0_45;
	mul.lo.s32 	%r769, %r138, 3;
	mul.wide.u32 	%rd100, %r769, 4;
	add.s64 	%rd101, %rd4, %rd100;
	ld.global.nc.b32 	%r770, [%rd101];
	sub.ftz.f32 	%r771, %r770, %r5;
	ld.global.nc.b32 	%r772, [%rd101+4];
	sub.ftz.f32 	%r773, %r772, %r6;
	ld.global.nc.b32 	%r774, [%rd101+8];
	sub.ftz.f32 	%r775, %r774, %r7;
	rcp.approx.ftz.f32 	%r776, %r134;
	add.ftz.f32 	%r777, %r776, 0f3E000000;
	mul.ftz.f32 	%r778, %r777, %r137;
	div.approx.ftz.f32 	%r779, %r778, %r134;
	mul.ftz.f32 	%r780, %r771, %r779;
	sub.ftz.f32 	%r1321, %r1321, %r780;
	mul.ftz.f32 	%r781, %r773, %r779;
	sub.ftz.f32 	%r1320, %r1320, %r781;
	mul.ftz.f32 	%r782, %r779, %r775;
	sub.ftz.f32 	%r1319, %r1319, %r782;
$L__BB0_45:
	abs.ftz.f32 	%r783, %r135;
	fma.rn.ftz.f32 	%r1318, %r136, %r783, %r1318;
	setp.gt.ftz.f32 	%p58, %r783, 0f3DCCCCCD;
	mul.ftz.f32 	%r784, %r61, %r135;
	mul.ftz.f32 	%r785, %r136, %r784;
	sub.ftz.f32 	%r786, %r1317, %r785;
	selp.b32 	%r787, 1, 0, %p58;
	add.s32 	%r1316, %r1316, %r787;
	selp.f32 	%r1317, %r786, %r1317, %p58;
	add.ftz.f32 	%r1322, %r1322, %r137;
$L__BB0_46:
	mul.ftz.f32 	%r789, %r1321, %r1321;
	fma.rn.ftz.f32 	%r790, %r1320, %r1320, %r789;
	fma.rn.ftz.f32 	%r791, %r1319, %r1319, %r790;
	sqrt.approx.ftz.f32 	%r792, %r791;
	mov.b32 	%r793, 0f41A00000;
	div.approx.ftz.f32 	%r794, %r1322, %r793;
	tanh.approx.f32 	%r156, %r794;
	st.global.b32 	[%rd7+16], %r156;
	mov.b32 	%r795, 0f40A00000;
	div.approx.ftz.f32 	%r796, %r792, %r795;
	tanh.approx.f32 	%r797, %r796;
	st.global.b32 	[%rd7+20], %r797;
	mov.b32 	%r798, 0f40400000;
	div.approx.ftz.f32 	%r799, %r1318, %r798;
	tanh.approx.f32 	%r800, %r799;
	st.global.b32 	[%rd7+24], %r800;
	setp.lt.s32 	%p59, %r1316, 1;
	mov.b32 	%r1348, 0f00000000;
	@%p59 bra 	$L__BB0_48;
	cvt.rn.f32.u32 	%r801, %r1316;
	div.approx.ftz.f32 	%r802, %r1317, %r801;
	tanh.approx.f32 	%r1348, %r802;
$L__BB0_48:
	st.global.b32 	[%rd7+28], %r1348;
	setp.gt.ftz.f32 	%p60, %r9, 0f3F333333;
	setp.gt.ftz.f32 	%p61, %r9, 0f3F000000;
	selp.b64 	%rd102, 1, 0, %p61;
	selp.b64 	%rd103, 4, %rd102, %p60;
	shl.b64 	%rd104, %rd103, 2;
	mov.b64 	%rd105, c_conservation_propensity;
	add.s64 	%rd106, %rd105, %rd104;
	ld.const.b32 	%r159, [%rd106];
	add.s32 	%r160, %r3, -4;
	setp.lt.s32 	%p62, %r3, 4;
	setp.ge.s32 	%p63, %r160, %r615;
	mov.b32 	%r1352, 0;
	mov.b32 	%r1351, 0f00000000;
	or.pred 	%p64, %p62, %p63;
	@%p64 bra 	$L__BB0_50;
	mul.wide.u32 	%rd107, %r160, 4;
	add.s64 	%rd108, %rd3, %rd107;
	ld.global.nc.b32 	%r806, [%rd108];
	add.ftz.f32 	%r1351, %r806, 0f00000000;
	mov.b32 	%r1352, 1;
$L__BB0_50:
	add.s32 	%r164, %r160, 1;
	setp.lt.s32 	%p65, %r3, 3;
	setp.ge.s32 	%p66, %r164, %r615;
	or.pred 	%p67, %p65, %p66;
	@%p67 bra 	$L__BB0_52;
	mul.wide.u32 	%rd109, %r164, 4;
	add.s64 	%rd110, %rd3, %rd109;
	ld.global.nc.b32 	%r807, [%rd110];
	add.ftz.f32 	%r1351, %r1351, %r807;
	add.s32 	%r1352, %r1352, 1;
$L__BB0_52:
	add.s32 	%r169, %r160, 2;
	setp.lt.s32 	%p68, %r3, 2;
	setp.ge.s32 	%p69, %r169, %r615;
	or.pred 	%p70, %p68, %p69;
	@%p70 bra 	$L__BB0_54;
	mul.wide.u32 	%rd111, %r169, 4;
	add.s64 	%rd112, %rd3, %rd111;
	ld.global.nc.b32 	%r808, [%rd112];
	add.ftz.f32 	%r1351, %r1351, %r808;
	add.s32 	%r1352, %r1352, 1;
$L__BB0_54:
	setp.lt.s32 	%p71, %r3, 1;
	setp.gt.s32 	%p72, %r3, %r615;
	or.pred 	%p73, %p71, %p72;
	@%p73 bra 	$L__BB0_56;
	add.s32 	%r809, %r160, 3;
	mul.wide.u32 	%rd113, %r809, 4;
	add.s64 	%rd114, %rd3, %rd113;
	ld.global.nc.b32 	%r810, [%rd114];
	add.ftz.f32 	%r1351, %r1351, %r810;
	add.s32 	%r1352, %r1352, 1;
$L__BB0_56:
	add.s32 	%r178, %r160, 5;
	setp.lt.s32 	%p74, %r3, -1;
	setp.ge.s32 	%p75, %r178, %r615;
	or.pred 	%p76, %p74, %p75;
	@%p76 bra 	$L__BB0_58;
	mul.wide.u32 	%rd115, %r178, 4;
	add.s64 	%rd116, %rd3, %rd115;
	ld.global.nc.b32 	%r811, [%rd116];
	add.ftz.f32 	%r1351, %r1351, %r811;
	add.s32 	%r1352, %r1352, 1;
$L__BB0_58:
	add.s32 	%r183, %r160, 6;
	setp.lt.s32 	%p77, %r3, -2;
	setp.ge.s32 	%p78, %r183, %r615;
	or.pred 	%p79, %p77, %p78;
	@%p79 bra 	$L__BB0_60;
	mul.wide.u32 	%rd117, %r183, 4;
	add.s64 	%rd118, %rd3, %rd117;
	ld.global.nc.b32 	%r812, [%rd118];
	add.ftz.f32 	%r1351, %r1351, %r812;
	add.s32 	%r1352, %r1352, 1;
$L__BB0_60:
	add.s32 	%r188, %r160, 7;
	setp.lt.s32 	%p80, %r3, -3;
	setp.ge.s32 	%p81, %r188, %r615;
	or.pred 	%p82, %p80, %p81;
	@%p82 bra 	$L__BB0_62;
	mul.wide.u32 	%rd119, %r188, 4;
	add.s64 	%rd120, %rd3, %rd119;
	ld.global.nc.b32 	%r813, [%rd120];
	add.ftz.f32 	%r1351, %r1351, %r813;
	add.s32 	%r1352, %r1352, 1;
$L__BB0_62:
	add.s32 	%r193, %r160, 8;
	setp.lt.s32 	%p83, %r3, -4;
	setp.ge.s32 	%p84, %r193, %r615;
	or.pred 	%p85, %p83, %p84;
	@%p85 bra 	$L__BB0_64;
	mul.wide.u32 	%rd121, %r193, 4;
	add.s64 	%rd122, %rd3, %rd121;
	ld.global.nc.b32 	%r814, [%rd122];
	add.ftz.f32 	%r1351, %r1351, %r814;
	add.s32 	%r1352, %r1352, 1;
$L__BB0_64:
	setp.eq.s32 	%p86, %r1352, 0;
	mov.b32 	%r1365, %r9;
	@%p86 bra 	$L__BB0_66;
	cvt.rn.f32.u32 	%r815, %r1352;
	div.approx.ftz.f32 	%r1365, %r1351, %r815;
$L__BB0_66:
	setp.lt.s32 	%p87, %r615, 1;
	max.ftz.f32 	%r818, %r1365, 0f3DCCCCCD;
	div.approx.ftz.f32 	%r819, %r9, %r818;
	st.global.b32 	[%rd7+32], %r159;
	mov.b32 	%r820, 0f40000000;
	div.approx.ftz.f32 	%r821, %r819, %r820;
	min.ftz.f32 	%r822, %r821, 0f3F800000;
	st.global.b32 	[%rd7+36], %r822;
	mul.ftz.f32 	%r823, %r9, %r666;
	st.global.b32 	[%rd7+40], %r823;
	add.ftz.f32 	%r824, %r666, 0fBF000000;
	abs.ftz.f32 	%r825, %r824;
	add.ftz.f32 	%r826, %r825, %r825;
	mov.b32 	%r827, 0f3F800000;
	sub.ftz.f32 	%r828, %r827, %r826;
	mul.ftz.f32 	%r829, %r9, %r828;
	st.global.b32 	[%rd7+44], %r829;
	mov.b32 	%r1385, 0f00000000;
	mov.b32 	%r1384, 0;
	@%p87 bra 	$L__BB0_88;
	mul.lo.s32 	%r200, %r615, %r3;
	add.s32 	%r834, %r615, -1;
	and.b32 	%r201, %r615, 3;
	setp.lt.u32 	%p88, %r834, 3;
	mov.b32 	%r1385, 0f00000000;
	mov.b32 	%r1368, 0;
	mov.b32 	%r1384, %r1368;
	@%p88 bra 	$L__BB0_82;
	and.b32 	%r1368, %r615, 2147483644;
	mov.b32 	%r1385, 0f00000000;
	mov.b32 	%r1379, 0;
	cvt.s64.s32 	%rd125, %r200;
	mov.b32 	%r1384, %r1379;
$L__BB0_69:
	setp.eq.s32 	%p89, %r1379, %r3;
	@%p89 bra 	$L__BB0_72;
	add.s32 	%r837, %r1379, %r200;
	mul.wide.s32 	%rd123, %r837, 4;
	add.s64 	%rd124, %rd1, %rd123;
	ld.global.nc.b32 	%r227, [%rd124];
	setp.geu.ftz.f32 	%p90, %r227, 0f41000000;
	@%p90 bra 	$L__BB0_72;
	add.s32 	%r1384, %r1384, 1;
	max.ftz.f32 	%r838, %r227, 0f3DCCCCCD;
	rcp.approx.ftz.f32 	%r839, %r838;
	add.ftz.f32 	%r1385, %r1385, %r839;
$L__BB0_72:
	add.s32 	%r232, %r1379, 1;
	setp.eq.s32 	%p91, %r232, %r3;
	cvt.s64.s32 	%rd126, %r1379;
	add.s64 	%rd127, %rd126, %rd125;
	shl.b64 	%rd128, %rd127, 2;
	add.s64 	%rd8, %rd1, %rd128;
	@%p91 bra 	$L__BB0_75;
	ld.global.nc.b32 	%r233, [%rd8+4];
	setp.geu.ftz.f32 	%p92, %r233, 0f41000000;
	@%p92 bra 	$L__BB0_75;
	add.s32 	%r1384, %r1384, 1;
	max.ftz.f32 	%r840, %r233, 0f3DCCCCCD;
	rcp.approx.ftz.f32 	%r841, %r840;
	add.ftz.f32 	%r1385, %r1385, %r841;
$L__BB0_75:
	add.s32 	%r842, %r232, 1;
	setp.eq.s32 	%p93, %r842, %r3;
	@%p93 bra 	$L__BB0_78;
	ld.global.nc.b32 	%r238, [%rd8+8];
	setp.geu.ftz.f32 	%p94, %r238, 0f41000000;
	@%p94 bra 	$L__BB0_78;
	add.s32 	%r1384, %r1384, 1;
	max.ftz.f32 	%r843, %r238, 0f3DCCCCCD;
	rcp.approx.ftz.f32 	%r844, %r843;
	add.ftz.f32 	%r1385, %r1385, %r844;
$L__BB0_78:
	add.s32 	%r845, %r232, 2;
	setp.eq.s32 	%p95, %r845, %r3;
	@%p95 bra 	$L__BB0_81;
	ld.global.nc.b32 	%r243, [%rd8+12];
	setp.geu.ftz.f32 	%p96, %r243, 0f41000000;
	@%p96 bra 	$L__BB0_81;
	add.s32 	%r1384, %r1384, 1;
	max.ftz.f32 	%r846, %r243, 0f3DCCCCCD;
	rcp.approx.ftz.f32 	%r847, %r846;
	add.ftz.f32 	%r1385, %r1385, %r847;
$L__BB0_81:
	add.s32 	%r1379, %r232, 3;
	setp.eq.s32 	%p97, %r1379, %r1368;
	@%p97 bra 	$L__BB0_82;
	bra.uni 	$L__BB0_69;
$L__BB0_82:
	setp.eq.s32 	%p98, %r201, 0;
	@%p98 bra 	$L__BB0_88;
	mov.b32 	%r1374, 0;
$L__BB0_84:
	.pragma "nounroll";
	setp.eq.s32 	%p99, %r1368, %r3;
	@%p99 bra 	$L__BB0_87;
	add.s32 	%r849, %r1368, %r200;
	mul.wide.s32 	%rd129, %r849, 4;
	add.s64 	%rd130, %rd1, %rd129;
	ld.global.nc.b32 	%r212, [%rd130];
	setp.geu.ftz.f32 	%p100, %r212, 0f41000000;
	@%p100 bra 	$L__BB0_87;
	add.s32 	%r1384, %r1384, 1;
	max.ftz.f32 	%r850, %r212, 0f3DCCCCCD;
	rcp.approx.ftz.f32 	%r851, %r850;
	add.ftz.f32 	%r1385, %r1385, %r851;
$L__BB0_87:
	add.s32 	%r1368, %r1368, 1;
	add.s32 	%r1374, %r1374, 1;
	setp.ne.s32 	%p101, %r1374, %r201;
	@%p101 bra 	$L__BB0_84;
$L__BB0_88:
	setp.lt.s32 	%p102, %r615, 1;
	mov.b32 	%r1391, 0f00000000;
	@%p102 bra 	$L__BB0_167;
	and.b32 	%r221, %r615, 15;
	and.b32 	%r222, %r615, 7;
	and.b32 	%r223, %r615, 3;
	mov.b32 	%r1391, 0f00000000;
	mov.b32 	%r1390, 0;
$L__BB0_90:
	setp.eq.s32 	%p103, %r1390, %r3;
	@%p103 bra 	$L__BB0_166;
	mad.lo.s32 	%r855, %r615, %r3, %r1390;
	mul.wide.s32 	%rd131, %r855, 4;
	add.s64 	%rd132, %rd1, %rd131;
	ld.global.nc.b32 	%r856, [%rd132];
	setp.geu.ftz.f32 	%p104, %r856, 0f41000000;
	@%p104 bra 	$L__BB0_166;
	add.s32 	%r859, %r615, -1;
	setp.lt.u32 	%p105, %r859, 15;
	mul.lo.s32 	%r251, %r1390, %r615;
	mov.b32 	%r1424, 0;
	mov.b32 	%r1396, %r1424;
	@%p105 bra 	$L__BB0_127;
	neg.s32 	%r1392, %r1390;
	mul.wide.u32 	%rd133, %r251, 4;
	add.s64 	%rd134, %rd1, %rd133;
	add.s64 	%rd236, %rd134, 32;
	mov.b32 	%r1394, 0;
	mov.b32 	%r1393, %r251;
	mov.b32 	%r1396, %r1394;
$L__BB0_94:
	.pragma "nounroll";
	setp.eq.s32 	%p106, %r1392, 0;
	@%p106 bra 	$L__BB0_96;
	mul.wide.u32 	%rd135, %r1393, 4;
	add.s64 	%rd136, %rd1, %rd135;
	ld.global.nc.b32 	%r861, [%rd136];
	setp.lt.ftz.f32 	%p107, %r861, 0f41000000;
	selp.b32 	%r862, 1, 0, %p107;
	add.s32 	%r1396, %r1396, %r862;
$L__BB0_96:
	add.s32 	%r259, %r1394, 1;
	setp.eq.s32 	%p108, %r259, %r1390;
	@%p108 bra 	$L__BB0_98;
	ld.global.nc.b32 	%r863, [%rd236+-28];
	setp.lt.ftz.f32 	%p109, %r863, 0f41000000;
	selp.b32 	%r864, 1, 0, %p109;
	add.s32 	%r1396, %r1396, %r864;
$L__BB0_98:
	add.s32 	%r865, %r259, 1;
	setp.eq.s32 	%p110, %r865, %r1390;
	@%p110 bra 	$L__BB0_100;
	ld.global.nc.b32 	%r866, [%rd236+-24];
	setp.lt.ftz.f32 	%p111, %r866, 0f41000000;
	selp.b32 	%r867, 1, 0, %p111;
	add.s32 	%r1396, %r1396, %r867;
$L__BB0_100:
	add.s32 	%r868, %r259, 2;
	setp.eq.s32 	%p112, %r868, %r1390;
	@%p112 bra 	$L__BB0_102;
	ld.global.nc.b32 	%r869, [%rd236+-20];
	setp.lt.ftz.f32 	%p113, %r869, 0f41000000;
	selp.b32 	%r870, 1, 0, %p113;
	add.s32 	%r1396, %r1396, %r870;
$L__BB0_102:
	add.s32 	%r871, %r259, 3;
	setp.eq.s32 	%p114, %r871, %r1390;
	@%p114 bra 	$L__BB0_104;
	ld.global.nc.b32 	%r872, [%rd236+-16];
	setp.lt.ftz.f32 	%p115, %r872, 0f41000000;
	selp.b32 	%r873, 1, 0, %p115;
	add.s32 	%r1396, %r1396, %r873;
$L__BB0_104:
	add.s32 	%r874, %r259, 4;
	setp.eq.s32 	%p116, %r874, %r1390;
	@%p116 bra 	$L__BB0_106;
	ld.global.nc.b32 	%r875, [%rd236+-12];
	setp.lt.ftz.f32 	%p117, %r875, 0f41000000;
	selp.b32 	%r876, 1, 0, %p117;
	add.s32 	%r1396, %r1396, %r876;
$L__BB0_106:
	add.s32 	%r877, %r259, 5;
	setp.eq.s32 	%p118, %r877, %r1390;
	@%p118 bra 	$L__BB0_108;
	ld.global.nc.b32 	%r878, [%rd236+-8];
	setp.lt.ftz.f32 	%p119, %r878, 0f41000000;
	selp.b32 	%r879, 1, 0, %p119;
	add.s32 	%r1396, %r1396, %r879;
$L__BB0_108:
	add.s32 	%r880, %r259, 6;
	setp.eq.s32 	%p120, %r880, %r1390;
	@%p120 bra 	$L__BB0_110;
	ld.global.nc.b32 	%r881, [%rd236+-4];
	setp.lt.ftz.f32 	%p121, %r881, 0f41000000;
	selp.b32 	%r882, 1, 0, %p121;
	add.s32 	%r1396, %r1396, %r882;
$L__BB0_110:
	add.s32 	%r883, %r259, 7;
	setp.eq.s32 	%p122, %r883, %r1390;
	@%p122 bra 	$L__BB0_112;
	ld.global.nc.b32 	%r884, [%rd236];
	setp.lt.ftz.f32 	%p123, %r884, 0f41000000;
	selp.b32 	%r885, 1, 0, %p123;
	add.s32 	%r1396, %r1396, %r885;
$L__BB0_112:
	add.s32 	%r886, %r259, 8;
	setp.eq.s32 	%p124, %r886, %r1390;
	@%p124 bra 	$L__BB0_114;
	ld.global.nc.b32 	%r887, [%rd236+4];
	setp.lt.ftz.f32 	%p125, %r887, 0f41000000;
	selp.b32 	%r888, 1, 0, %p125;
	add.s32 	%r1396, %r1396, %r888;
$L__BB0_114:
	add.s32 	%r889, %r259, 9;
	setp.eq.s32 	%p126, %r889, %r1390;
	@%p126 bra 	$L__BB0_116;
	ld.global.nc.b32 	%r890, [%rd236+8];
	setp.lt.ftz.f32 	%p127, %r890, 0f41000000;
	selp.b32 	%r891, 1, 0, %p127;
	add.s32 	%r1396, %r1396, %r891;
$L__BB0_116:
	add.s32 	%r892, %r259, 10;
	setp.eq.s32 	%p128, %r892, %r1390;
	@%p128 bra 	$L__BB0_118;
	ld.global.nc.b32 	%r893, [%rd236+12];
	setp.lt.ftz.f32 	%p129, %r893, 0f41000000;
	selp.b32 	%r894, 1, 0, %p129;
	add.s32 	%r1396, %r1396, %r894;
$L__BB0_118:
	add.s32 	%r895, %r259, 11;
	setp.eq.s32 	%p130, %r895, %r1390;
	@%p130 bra 	$L__BB0_120;
	ld.global.nc.b32 	%r896, [%rd236+16];
	setp.lt.ftz.f32 	%p131, %r896, 0f41000000;
	selp.b32 	%r897, 1, 0, %p131;
	add.s32 	%r1396, %r1396, %r897;
$L__BB0_120:
	add.s32 	%r898, %r259, 12;
	setp.eq.s32 	%p132, %r898, %r1390;
	@%p132 bra 	$L__BB0_122;
	ld.global.nc.b32 	%r899, [%rd236+20];
	setp.lt.ftz.f32 	%p133, %r899, 0f41000000;
	selp.b32 	%r900, 1, 0, %p133;
	add.s32 	%r1396, %r1396, %r900;
$L__BB0_122:
	add.s32 	%r901, %r259, 13;
	setp.eq.s32 	%p134, %r901, %r1390;
	@%p134 bra 	$L__BB0_124;
	ld.global.nc.b32 	%r902, [%rd236+24];
	setp.lt.ftz.f32 	%p135, %r902, 0f41000000;
	selp.b32 	%r903, 1, 0, %p135;
	add.s32 	%r1396, %r1396, %r903;
$L__BB0_124:
	add.s32 	%r904, %r259, 14;
	setp.eq.s32 	%p136, %r904, %r1390;
	@%p136 bra 	$L__BB0_126;
	ld.global.nc.b32 	%r905, [%rd236+28];
	setp.lt.ftz.f32 	%p137, %r905, 0f41000000;
	selp.b32 	%r906, 1, 0, %p137;
	add.s32 	%r1396, %r1396, %r906;
$L__BB0_126:
	add.s32 	%r1394, %r259, 15;
	add.s32 	%r1393, %r1393, 16;
	add.s32 	%r1392, %r1392, 16;
	add.s64 	%rd236, %rd236, 64;
	and.b32 	%r1424, %r615, 2147483632;
	setp.ne.s32 	%p138, %r1394, %r1424;
	@%p138 bra 	$L__BB0_94;
$L__BB0_127:
	setp.eq.s32 	%p139, %r221, 0;
	@%p139 bra 	$L__BB0_165;
	add.s32 	%r908, %r221, -1;
	setp.lt.u32 	%p140, %r908, 7;
	@%p140 bra 	$L__BB0_146;
	setp.eq.s32 	%p141, %r1424, %r1390;
	@%p141 bra 	$L__BB0_131;
	add.s32 	%r909, %r1424, %r251;
	mul.wide.u32 	%rd137, %r909, 4;
	add.s64 	%rd138, %rd1, %rd137;
	ld.global.nc.b32 	%r910, [%rd138];
	setp.lt.ftz.f32 	%p142, %r910, 0f41000000;
	selp.b32 	%r911, 1, 0, %p142;
	add.s32 	%r1396, %r1396, %r911;
$L__BB0_131:
	add.s32 	%r299, %r1424, 1;
	setp.eq.s32 	%p143, %r299, %r1390;
	cvt.u64.u32 	%rd139, %r251;
	cvt.u64.u32 	%rd140, %r1424;
	add.s64 	%rd141, %rd140, %rd139;
	shl.b64 	%rd142, %rd141, 2;
	add.s64 	%rd12, %rd1, %rd142;
	@%p143 bra 	$L__BB0_133;
	ld.global.nc.b32 	%r912, [%rd12+4];
	setp.lt.ftz.f32 	%p144, %r912, 0f41000000;
	selp.b32 	%r913, 1, 0, %p144;
	add.s32 	%r1396, %r1396, %r913;
$L__BB0_133:
	add.s32 	%r914, %r299, 1;
	setp.eq.s32 	%p145, %r914, %r1390;
	@%p145 bra 	$L__BB0_135;
	ld.global.nc.b32 	%r915, [%rd12+8];
	setp.lt.ftz.f32 	%p146, %r915, 0f41000000;
	selp.b32 	%r916, 1, 0, %p146;
	add.s32 	%r1396, %r1396, %r916;
$L__BB0_135:
	add.s32 	%r917, %r299, 2;
	setp.eq.s32 	%p147, %r917, %r1390;
	@%p147 bra 	$L__BB0_137;
	ld.global.nc.b32 	%r918, [%rd12+12];
	setp.lt.ftz.f32 	%p148, %r918, 0f41000000;
	selp.b32 	%r919, 1, 0, %p148;
	add.s32 	%r1396, %r1396, %r919;
$L__BB0_137:
	add.s32 	%r920, %r299, 3;
	setp.eq.s32 	%p149, %r920, %r1390;
	@%p149 bra 	$L__BB0_139;
	ld.global.nc.b32 	%r921, [%rd12+16];
	setp.lt.ftz.f32 	%p150, %r921, 0f41000000;
	selp.b32 	%r922, 1, 0, %p150;
	add.s32 	%r1396, %r1396, %r922;
$L__BB0_139:
	add.s32 	%r923, %r299, 4;
	setp.eq.s32 	%p151, %r923, %r1390;
	@%p151 bra 	$L__BB0_141;
	ld.global.nc.b32 	%r924, [%rd12+20];
	setp.lt.ftz.f32 	%p152, %r924, 0f41000000;
	selp.b32 	%r925, 1, 0, %p152;
	add.s32 	%r1396, %r1396, %r925;
$L__BB0_141:
	add.s32 	%r926, %r299, 5;
	setp.eq.s32 	%p153, %r926, %r1390;
	@%p153 bra 	$L__BB0_143;
	ld.global.nc.b32 	%r927, [%rd12+24];
	setp.lt.ftz.f32 	%p154, %r927, 0f41000000;
	selp.b32 	%r928, 1, 0, %p154;
	add.s32 	%r1396, %r1396, %r928;
$L__BB0_143:
	add.s32 	%r929, %r299, 6;
	setp.eq.s32 	%p155, %r929, %r1390;
	@%p155 bra 	$L__BB0_145;
	ld.global.nc.b32 	%r930, [%rd12+28];
	setp.lt.ftz.f32 	%p156, %r930, 0f41000000;
	selp.b32 	%r931, 1, 0, %p156;
	add.s32 	%r1396, %r1396, %r931;
$L__BB0_145:
	add.s32 	%r1424, %r299, 7;
$L__BB0_146:
	setp.eq.s32 	%p157, %r222, 0;
	@%p157 bra 	$L__BB0_165;
	add.s32 	%r933, %r222, -1;
	setp.lt.u32 	%p158, %r933, 3;
	@%p158 bra 	$L__BB0_157;
	setp.eq.s32 	%p159, %r1424, %r1390;
	@%p159 bra 	$L__BB0_150;
	add.s32 	%r934, %r1424, %r251;
	mul.wide.u32 	%rd143, %r934, 4;
	add.s64 	%rd144, %rd1, %rd143;
	ld.global.nc.b32 	%r935, [%rd144];
	setp.lt.ftz.f32 	%p160, %r935, 0f41000000;
	selp.b32 	%r936, 1, 0, %p160;
	add.s32 	%r1396, %r1396, %r936;
$L__BB0_150:
	add.s32 	%r320, %r1424, 1;
	setp.eq.s32 	%p161, %r320, %r1390;
	cvt.u64.u32 	%rd145, %r251;
	cvt.u64.u32 	%rd146, %r1424;
	add.s64 	%rd147, %rd146, %rd145;
	shl.b64 	%rd148, %rd147, 2;
	add.s64 	%rd13, %rd1, %rd148;
	@%p161 bra 	$L__BB0_152;
	ld.global.nc.b32 	%r937, [%rd13+4];
	setp.lt.ftz.f32 	%p162, %r937, 0f41000000;
	selp.b32 	%r938, 1, 0, %p162;
	add.s32 	%r1396, %r1396, %r938;
$L__BB0_152:
	add.s32 	%r939, %r320, 1;
	setp.eq.s32 	%p163, %r939, %r1390;
	@%p163 bra 	$L__BB0_154;
	ld.global.nc.b32 	%r940, [%rd13+8];
	setp.lt.ftz.f32 	%p164, %r940, 0f41000000;
	selp.b32 	%r941, 1, 0, %p164;
	add.s32 	%r1396, %r1396, %r941;
$L__BB0_154:
	add.s32 	%r942, %r320, 2;
	setp.eq.s32 	%p165, %r942, %r1390;
	@%p165 bra 	$L__BB0_156;
	ld.global.nc.b32 	%r943, [%rd13+12];
	setp.lt.ftz.f32 	%p166, %r943, 0f41000000;
	selp.b32 	%r944, 1, 0, %p166;
	add.s32 	%r1396, %r1396, %r944;
$L__BB0_156:
	add.s32 	%r1424, %r320, 3;
$L__BB0_157:
	setp.eq.s32 	%p167, %r223, 0;
	@%p167 bra 	$L__BB0_165;
	setp.eq.s32 	%p168, %r1424, %r1390;
	@%p168 bra 	$L__BB0_160;
	add.s32 	%r945, %r1424, %r251;
	mul.wide.u32 	%rd149, %r945, 4;
	add.s64 	%rd150, %rd1, %rd149;
	ld.global.nc.b32 	%r946, [%rd150];
	setp.lt.ftz.f32 	%p169, %r946, 0f41000000;
	selp.b32 	%r947, 1, 0, %p169;
	add.s32 	%r1396, %r1396, %r947;
$L__BB0_160:
	setp.eq.s32 	%p170, %r223, 1;
	add.s32 	%r333, %r1424, 1;
	@%p170 bra 	$L__BB0_165;
	setp.eq.s32 	%p171, %r333, %r1390;
	cvt.u64.u32 	%rd151, %r251;
	cvt.u64.u32 	%rd152, %r1424;
	add.s64 	%rd153, %rd152, %rd151;
	shl.b64 	%rd154, %rd153, 2;
	add.s64 	%rd14, %rd1, %rd154;
	@%p171 bra 	$L__BB0_163;
	ld.global.nc.b32 	%r948, [%rd14+4];
	setp.lt.ftz.f32 	%p172, %r948, 0f41000000;
	selp.b32 	%r949, 1, 0, %p172;
	add.s32 	%r1396, %r1396, %r949;
$L__BB0_163:
	setp.eq.s32 	%p173, %r223, 2;
	add.s32 	%r950, %r333, 1;
	setp.eq.s32 	%p174, %r950, %r1390;
	or.pred 	%p175, %p173, %p174;
	@%p175 bra 	$L__BB0_165;
	ld.global.nc.b32 	%r951, [%rd14+8];
	setp.lt.ftz.f32 	%p176, %r951, 0f41000000;
	selp.b32 	%r952, 1, 0, %p176;
	add.s32 	%r1396, %r1396, %r952;
$L__BB0_165:
	cvt.rn.f32.s32 	%r953, %r1396;
	add.ftz.f32 	%r1391, %r1391, %r953;
$L__BB0_166:
	add.s32 	%r1390, %r1390, 1;
	setp.ne.s32 	%p177, %r1390, %r615;
	@%p177 bra 	$L__BB0_90;
$L__BB0_167:
	cvt.rn.f32.s32 	%r955, %r1384;
	add.s32 	%r342, %r615, -1;
	cvt.rn.f32.s32 	%r956, %r342;
	max.ftz.f32 	%r957, %r956, 0f3F800000;
	div.approx.ftz.f32 	%r343, %r955, %r957;
	cvt.rn.f32.s32 	%r958, %r3;
	cvt.rn.f32.s32 	%r959, %r615;
	max.ftz.f32 	%r960, %r959, 0f3F800000;
	div.approx.ftz.f32 	%r961, %r958, %r960;
	add.ftz.f32 	%r962, %r961, 0fBF000000;
	abs.ftz.f32 	%r963, %r962;
	add.ftz.f32 	%r964, %r963, %r963;
	mov.b32 	%r965, 0f3F800000;
	sub.ftz.f32 	%r966, %r965, %r964;
	mul.ftz.f32 	%r344, %r343, %r966;
	st.global.b32 	[%rd7+48], %r343;
	st.global.b32 	[%rd7+52], %r344;
	mov.b32 	%r967, 0f40A00000;
	div.approx.ftz.f32 	%r968, %r1385, %r967;
	tanh.approx.f32 	%r969, %r968;
	st.global.b32 	[%rd7+56], %r969;
	setp.lt.s32 	%p178, %r1384, 1;
	mov.b32 	%r1438, 0f00000000;
	@%p178 bra 	$L__BB0_169;
	cvt.rn.f32.u32 	%r970, %r1384;
	mul.ftz.f32 	%r971, %r970, 0f41200000;
	div.approx.ftz.f32 	%r972, %r1391, %r971;
	tanh.approx.f32 	%r1438, %r972;
$L__BB0_169:
	setp.lt.s32 	%p179, %r615, 1;
	st.global.b32 	[%rd7+60], %r1438;
	mov.b32 	%r1453, 0;
	mov.b32 	%r1450, 0f00000000;
	mov.b32 	%r1451, %r1450;
	mov.b32 	%r1452, %r1450;
	@%p179 bra 	$L__BB0_196;
	mul.lo.s32 	%r347, %r615, %r3;
	setp.lt.u32 	%p180, %r342, 3;
	mov.b32 	%r1452, 0f00000000;
	mov.b32 	%r1466, 0;
	mov.b32 	%r1453, %r1466;
	mov.b32 	%r1451, %r1452;
	mov.b32 	%r1450, %r1452;
	@%p180 bra 	$L__BB0_189;
	neg.s32 	%r1440, %r3;
	add.s64 	%rd237, %rd5, 8;
	mov.b32 	%r1452, 0f00000000;
	mov.b32 	%r1441, 0;
	cvt.s64.s32 	%rd159, %r347;
	mov.b32 	%r1439, %r347;
	mov.b32 	%r1453, %r1441;
$L__BB0_172:
	setp.eq.s32 	%p181, %r1440, 0;
	@%p181 bra 	$L__BB0_176;
	mul.wide.s32 	%rd155, %r1439, 4;
	add.s64 	%rd156, %rd1, %rd155;
	ld.global.nc.b32 	%r981, [%rd156];
	setp.geu.ftz.f32 	%p182, %r981, 0f41200000;
	@%p182 bra 	$L__BB0_176;
	ld.global.nc.b32 	%r356, [%rd237+-8];
	setp.lt.s32 	%p183, %r356, 0;
	@%p183 bra 	$L__BB0_176;
	mul.lo.s32 	%r982, %r356, 3;
	mul.wide.u32 	%rd157, %r982, 4;
	add.s64 	%rd158, %rd4, %rd157;
	ld.global.nc.b32 	%r983, [%rd158];
	add.ftz.f32 	%r1452, %r1452, %r983;
	ld.global.nc.b32 	%r984, [%rd158+4];
	add.ftz.f32 	%r1451, %r1451, %r984;
	ld.global.nc.b32 	%r985, [%rd158+8];
	add.ftz.f32 	%r1450, %r1450, %r985;
	add.s32 	%r1453, %r1453, 1;
$L__BB0_176:
	add.s32 	%r365, %r1441, 1;
	setp.eq.s32 	%p184, %r365, %r3;
	cvt.s64.s32 	%rd160, %r1441;
	add.s64 	%rd161, %rd160, %rd159;
	shl.b64 	%rd162, %rd161, 2;
	add.s64 	%rd17, %rd1, %rd162;
	@%p184 bra 	$L__BB0_180;
	ld.global.nc.b32 	%r986, [%rd17+4];
	setp.geu.ftz.f32 	%p185, %r986, 0f41200000;
	@%p185 bra 	$L__BB0_180;
	ld.global.nc.b32 	%r366, [%rd237+-4];
	setp.lt.s32 	%p186, %r366, 0;
	@%p186 bra 	$L__BB0_180;
	mul.lo.s32 	%r987, %r366, 3;
	mul.wide.u32 	%rd163, %r987, 4;
	add.s64 	%rd164, %rd4, %rd163;
	ld.global.nc.b32 	%r988, [%rd164];
	add.ftz.f32 	%r1452, %r1452, %r988;
	ld.global.nc.b32 	%r989, [%rd164+4];
	add.ftz.f32 	%r1451, %r1451, %r989;
	ld.global.nc.b32 	%r990, [%rd164+8];
	add.ftz.f32 	%r1450, %r1450, %r990;
	add.s32 	%r1453, %r1453, 1;
$L__BB0_180:
	add.s32 	%r991, %r365, 1;
	setp.eq.s32 	%p187, %r991, %r3;
	@%p187 bra 	$L__BB0_184;
	cvt.s64.s32 	%rd165, %r1441;
	cvt.s64.s32 	%rd166, %r347;
	add.s64 	%rd167, %rd165, %rd166;
	shl.b64 	%rd168, %rd167, 2;
	add.s64 	%rd169, %rd1, %rd168;
	ld.global.nc.b32 	%r992, [%rd169+8];
	setp.geu.ftz.f32 	%p188, %r992, 0f41200000;
	@%p188 bra 	$L__BB0_184;
	ld.global.nc.b32 	%r375, [%rd237];
	setp.lt.s32 	%p189, %r375, 0;
	@%p189 bra 	$L__BB0_184;
	mul.lo.s32 	%r993, %r375, 3;
	mul.wide.u32 	%rd170, %r993, 4;
	add.s64 	%rd171, %rd4, %rd170;
	ld.global.nc.b32 	%r994, [%rd171];
	add.ftz.f32 	%r1452, %r1452, %r994;
	ld.global.nc.b32 	%r995, [%rd171+4];
	add.ftz.f32 	%r1451, %r1451, %r995;
	ld.global.nc.b32 	%r996, [%rd171+8];
	add.ftz.f32 	%r1450, %r1450, %r996;
	add.s32 	%r1453, %r1453, 1;
$L__BB0_184:
	add.s32 	%r997, %r365, 2;
	setp.eq.s32 	%p190, %r997, %r3;
	@%p190 bra 	$L__BB0_188;
	cvt.s64.s32 	%rd172, %r1441;
	add.s64 	%rd174, %rd172, %rd159;
	shl.b64 	%rd175, %rd174, 2;
	add.s64 	%rd176, %rd1, %rd175;
	ld.global.nc.b32 	%r998, [%rd176+12];
	setp.geu.ftz.f32 	%p191, %r998, 0f41200000;
	@%p191 bra 	$L__BB0_188;
	ld.global.nc.b32 	%r384, [%rd237+4];
	setp.lt.s32 	%p192, %r384, 0;
	@%p192 bra 	$L__BB0_188;
	mul.lo.s32 	%r999, %r384, 3;
	mul.wide.u32 	%rd177, %r999, 4;
	add.s64 	%rd178, %rd4, %rd177;
	ld.global.nc.b32 	%r1000, [%rd178];
	add.ftz.f32 	%r1452, %r1452, %r1000;
	ld.global.nc.b32 	%r1001, [%rd178+4];
	add.ftz.f32 	%r1451, %r1451, %r1001;
	ld.global.nc.b32 	%r1002, [%rd178+8];
	add.ftz.f32 	%r1450, %r1450, %r1002;
	add.s32 	%r1453, %r1453, 1;
$L__BB0_188:
	add.s32 	%r1441, %r365, 3;
	add.s32 	%r1440, %r1440, 4;
	add.s64 	%rd237, %rd237, 16;
	add.s32 	%r1439, %r1439, 4;
	and.b32 	%r1466, %r615, 2147483644;
	setp.ne.s32 	%p193, %r1441, %r1466;
	@%p193 bra 	$L__BB0_172;
$L__BB0_189:
	and.b32 	%r406, %r615, 3;
	setp.eq.s32 	%p194, %r406, 0;
	@%p194 bra 	$L__BB0_196;
	mul.wide.u32 	%rd179, %r1466, 4;
	add.s64 	%rd238, %rd5, %rd179;
	add.s32 	%r1473, %r1466, %r347;
	sub.s32 	%r1003, %r1466, %r1;
	sub.s32 	%r1472, %r1003, %r2;
	neg.s32 	%r1471, %r406;
$L__BB0_191:
	.pragma "nounroll";
	setp.eq.s32 	%p195, %r1472, 0;
	@%p195 bra 	$L__BB0_195;
	mul.wide.s32 	%rd180, %r1473, 4;
	add.s64 	%rd181, %rd1, %rd180;
	ld.global.nc.b32 	%r1004, [%rd181];
	setp.geu.ftz.f32 	%p196, %r1004, 0f41200000;
	@%p196 bra 	$L__BB0_195;
	ld.global.nc.b32 	%r417, [%rd238];
	setp.lt.s32 	%p197, %r417, 0;
	@%p197 bra 	$L__BB0_195;
	mul.lo.s32 	%r1005, %r417, 3;
	mul.wide.u32 	%rd182, %r1005, 4;
	add.s64 	%rd183, %rd4, %rd182;
	ld.global.nc.b32 	%r1006, [%rd183];
	add.ftz.f32 	%r1452, %r1452, %r1006;
	ld.global.nc.b32 	%r1007, [%rd183+4];
	add.ftz.f32 	%r1451, %r1451, %r1007;
	ld.global.nc.b32 	%r1008, [%rd183+8];
	add.ftz.f32 	%r1450, %r1450, %r1008;
	add.s32 	%r1453, %r1453, 1;
$L__BB0_195:
	add.s64 	%rd238, %rd238, 4;
	add.s32 	%r1473, %r1473, 1;
	add.s32 	%r1472, %r1472, 1;
	add.s32 	%r1471, %r1471, 1;
	setp.ne.s32 	%p198, %r1471, 0;
	@%p198 bra 	$L__BB0_191;
$L__BB0_196:
	setp.lt.s32 	%p199, %r1453, 1;
	mov.b32 	%r1486, %r7;
	mov.b32 	%r1487, %r6;
	mov.b32 	%r1488, %r5;
	@%p199 bra 	$L__BB0_198;
	cvt.rn.f32.u32 	%r1009, %r1453;
	div.approx.ftz.f32 	%r1488, %r1452, %r1009;
	div.approx.ftz.f32 	%r1487, %r1451, %r1009;
	div.approx.ftz.f32 	%r1486, %r1450, %r1009;
$L__BB0_198:
	setp.lt.s32 	%p200, %r615, 1;
	mov.b32 	%r1500, 0f00000000;
	mov.b32 	%r1501, %r1500;
	mov.b32 	%r1502, %r1500;
	mov.b32 	%r1503, %r1500;
	@%p200 bra 	$L__BB0_225;
	mul.lo.s32 	%r1489, %r615, %r3;
	setp.lt.u32 	%p201, %r342, 3;
	mov.b32 	%r1503, 0f00000000;
	mov.b32 	%r1516, 0;
	mov.b32 	%r1502, %r1503;
	mov.b32 	%r1501, %r1503;
	mov.b32 	%r1500, %r1503;
	@%p201 bra 	$L__BB0_218;
	neg.s32 	%r1490, %r3;
	add.s64 	%rd239, %rd5, 8;
	mov.b32 	%r1503, 0f00000000;
	mov.b32 	%r1491, 0;
$L__BB0_201:
	setp.eq.s32 	%p202, %r1490, 0;
	@%p202 bra 	$L__BB0_205;
	mul.wide.s32 	%rd184, %r1489, 4;
	add.s64 	%rd185, %rd1, %rd184;
	ld.global.nc.b32 	%r1016, [%rd185];
	setp.geu.ftz.f32 	%p203, %r1016, 0f41200000;
	@%p203 bra 	$L__BB0_205;
	ld.global.nc.b32 	%r448, [%rd239+-8];
	setp.lt.s32 	%p204, %r448, 0;
	@%p204 bra 	$L__BB0_205;
	mul.lo.s32 	%r1017, %r448, 3;
	mul.wide.u32 	%rd186, %r1017, 4;
	add.s64 	%rd187, %rd4, %rd186;
	ld.global.nc.b32 	%r1018, [%rd187];
	sub.ftz.f32 	%r1019, %r1018, %r1488;
	ld.global.nc.b32 	%r1020, [%rd187+4];
	sub.ftz.f32 	%r1021, %r1020, %r1487;
	ld.global.nc.b32 	%r1022, [%rd187+8];
	sub.ftz.f32 	%r1023, %r1022, %r1486;
	fma.rn.ftz.f32 	%r1500, %r1019, %r1019, %r1500;
	fma.rn.ftz.f32 	%r1501, %r1021, %r1021, %r1501;
	fma.rn.ftz.f32 	%r1502, %r1023, %r1023, %r1502;
	sub.ftz.f32 	%r1024, %r1018, %r5;
	sub.ftz.f32 	%r1025, %r1020, %r6;
	sub.ftz.f32 	%r1026, %r1022, %r7;
	sub.ftz.f32 	%r1027, %r1488, %r5;
	sub.ftz.f32 	%r1028, %r1487, %r6;
	mul.ftz.f32 	%r1029, %r1028, %r1025;
	fma.rn.ftz.f32 	%r1030, %r1027, %r1024, %r1029;
	sub.ftz.f32 	%r1031, %r1486, %r7;
	fma.rn.ftz.f32 	%r1032, %r1031, %r1026, %r1030;
	setp.gt.ftz.f32 	%p205, %r1032, 0f00000000;
	selp.f32 	%r1033, 0f3F800000, 0fBF800000, %p205;
	add.ftz.f32 	%r1503, %r1503, %r1033;
$L__BB0_205:
	add.s32 	%r457, %r1491, 1;
	setp.eq.s32 	%p206, %r457, %r3;
	@%p206 bra 	$L__BB0_209;
	cvt.s64.s32 	%rd188, %r1491;
	mul.lo.s32 	%r1034, %r615, %r3;
	cvt.s64.s32 	%rd189, %r1034;
	add.s64 	%rd190, %rd188, %rd189;
	shl.b64 	%rd191, %rd190, 2;
	add.s64 	%rd192, %rd1, %rd191;
	ld.global.nc.b32 	%r1035, [%rd192+4];
	setp.geu.ftz.f32 	%p207, %r1035, 0f41200000;
	@%p207 bra 	$L__BB0_209;
	ld.global.nc.b32 	%r458, [%rd239+-4];
	setp.lt.s32 	%p208, %r458, 0;
	@%p208 bra 	$L__BB0_209;
	mul.lo.s32 	%r1036, %r458, 3;
	mul.wide.u32 	%rd193, %r1036, 4;
	add.s64 	%rd194, %rd4, %rd193;
	ld.global.nc.b32 	%r1037, [%rd194];
	sub.ftz.f32 	%r1038, %r1037, %r1488;
	ld.global.nc.b32 	%r1039, [%rd194+4];
	sub.ftz.f32 	%r1040, %r1039, %r1487;
	ld.global.nc.b32 	%r1041, [%rd194+8];
	sub.ftz.f32 	%r1042, %r1041, %r1486;
	fma.rn.ftz.f32 	%r1500, %r1038, %r1038, %r1500;
	fma.rn.ftz.f32 	%r1501, %r1040, %r1040, %r1501;
	fma.rn.ftz.f32 	%r1502, %r1042, %r1042, %r1502;
	sub.ftz.f32 	%r1043, %r1037, %r5;
	sub.ftz.f32 	%r1044, %r1039, %r6;
	sub.ftz.f32 	%r1045, %r1041, %r7;
	sub.ftz.f32 	%r1046, %r1488, %r5;
	sub.ftz.f32 	%r1047, %r1487, %r6;
	mul.ftz.f32 	%r1048, %r1047, %r1044;
	fma.rn.ftz.f32 	%r1049, %r1046, %r1043, %r1048;
	sub.ftz.f32 	%r1050, %r1486, %r7;
	fma.rn.ftz.f32 	%r1051, %r1050, %r1045, %r1049;
	setp.gt.ftz.f32 	%p209, %r1051, 0f00000000;
	selp.f32 	%r1052, 0f3F800000, 0fBF800000, %p209;
	add.ftz.f32 	%r1503, %r1503, %r1052;
$L__BB0_209:
	add.s32 	%r1053, %r457, 1;
	setp.eq.s32 	%p210, %r1053, %r3;
	@%p210 bra 	$L__BB0_213;
	cvt.s64.s32 	%rd195, %r1491;
	mul.lo.s32 	%r1054, %r615, %r3;
	cvt.s64.s32 	%rd196, %r1054;
	add.s64 	%rd197, %rd195, %rd196;
	shl.b64 	%rd198, %rd197, 2;
	add.s64 	%rd199, %rd1, %rd198;
	ld.global.nc.b32 	%r1055, [%rd199+8];
	setp.geu.ftz.f32 	%p211, %r1055, 0f41200000;
	@%p211 bra 	$L__BB0_213;
	ld.global.nc.b32 	%r467, [%rd239];
	setp.lt.s32 	%p212, %r467, 0;
	@%p212 bra 	$L__BB0_213;
	mul.lo.s32 	%r1056, %r467, 3;
	mul.wide.u32 	%rd200, %r1056, 4;
	add.s64 	%rd201, %rd4, %rd200;
	ld.global.nc.b32 	%r1057, [%rd201];
	sub.ftz.f32 	%r1058, %r1057, %r1488;
	ld.global.nc.b32 	%r1059, [%rd201+4];
	sub.ftz.f32 	%r1060, %r1059, %r1487;
	ld.global.nc.b32 	%r1061, [%rd201+8];
	sub.ftz.f32 	%r1062, %r1061, %r1486;
	fma.rn.ftz.f32 	%r1500, %r1058, %r1058, %r1500;
	fma.rn.ftz.f32 	%r1501, %r1060, %r1060, %r1501;
	fma.rn.ftz.f32 	%r1502, %r1062, %r1062, %r1502;
	sub.ftz.f32 	%r1063, %r1057, %r5;
	sub.ftz.f32 	%r1064, %r1059, %r6;
	sub.ftz.f32 	%r1065, %r1061, %r7;
	sub.ftz.f32 	%r1066, %r1488, %r5;
	sub.ftz.f32 	%r1067, %r1487, %r6;
	mul.ftz.f32 	%r1068, %r1067, %r1064;
	fma.rn.ftz.f32 	%r1069, %r1066, %r1063, %r1068;
	sub.ftz.f32 	%r1070, %r1486, %r7;
	fma.rn.ftz.f32 	%r1071, %r1070, %r1065, %r1069;
	setp.gt.ftz.f32 	%p213, %r1071, 0f00000000;
	selp.f32 	%r1072, 0f3F800000, 0fBF800000, %p213;
	add.ftz.f32 	%r1503, %r1503, %r1072;
$L__BB0_213:
	add.s32 	%r1073, %r457, 2;
	setp.eq.s32 	%p214, %r1073, %r3;
	@%p214 bra 	$L__BB0_217;
	cvt.s64.s32 	%rd202, %r1491;
	mul.lo.s32 	%r1074, %r615, %r3;
	cvt.s64.s32 	%rd203, %r1074;
	add.s64 	%rd204, %rd202, %rd203;
	shl.b64 	%rd205, %rd204, 2;
	add.s64 	%rd206, %rd1, %rd205;
	ld.global.nc.b32 	%r1075, [%rd206+12];
	setp.geu.ftz.f32 	%p215, %r1075, 0f41200000;
	@%p215 bra 	$L__BB0_217;
	ld.global.nc.b32 	%r476, [%rd239+4];
	setp.lt.s32 	%p216, %r476, 0;
	@%p216 bra 	$L__BB0_217;
	mul.lo.s32 	%r1076, %r476, 3;
	mul.wide.u32 	%rd207, %r1076, 4;
	add.s64 	%rd208, %rd4, %rd207;
	ld.global.nc.b32 	%r1077, [%rd208];
	sub.ftz.f32 	%r1078, %r1077, %r1488;
	ld.global.nc.b32 	%r1079, [%rd208+4];
	sub.ftz.f32 	%r1080, %r1079, %r1487;
	ld.global.nc.b32 	%r1081, [%rd208+8];
	sub.ftz.f32 	%r1082, %r1081, %r1486;
	fma.rn.ftz.f32 	%r1500, %r1078, %r1078, %r1500;
	fma.rn.ftz.f32 	%r1501, %r1080, %r1080, %r1501;
	fma.rn.ftz.f32 	%r1502, %r1082, %r1082, %r1502;
	sub.ftz.f32 	%r1083, %r1077, %r5;
	sub.ftz.f32 	%r1084, %r1079, %r6;
	sub.ftz.f32 	%r1085, %r1081, %r7;
	sub.ftz.f32 	%r1086, %r1488, %r5;
	sub.ftz.f32 	%r1087, %r1487, %r6;
	mul.ftz.f32 	%r1088, %r1087, %r1084;
	fma.rn.ftz.f32 	%r1089, %r1086, %r1083, %r1088;
	sub.ftz.f32 	%r1090, %r1486, %r7;
	fma.rn.ftz.f32 	%r1091, %r1090, %r1085, %r1089;
	setp.gt.ftz.f32 	%p217, %r1091, 0f00000000;
	selp.f32 	%r1092, 0f3F800000, 0fBF800000, %p217;
	add.ftz.f32 	%r1503, %r1503, %r1092;
$L__BB0_217:
	add.s32 	%r1491, %r457, 3;
	add.s32 	%r1490, %r1490, 4;
	add.s64 	%rd239, %rd239, 16;
	add.s32 	%r1489, %r1489, 4;
	and.b32 	%r1516, %r615, 2147483644;
	setp.ne.s32 	%p218, %r1491, %r1516;
	@%p218 bra 	$L__BB0_201;
$L__BB0_218:
	and.b32 	%r1093, %r615, 3;
	setp.eq.s32 	%p219, %r1093, 0;
	@%p219 bra 	$L__BB0_225;
	mul.wide.u32 	%rd209, %r1516, 4;
	add.s64 	%rd240, %rd5, %rd209;
	mad.lo.s32 	%r1523, %r615, %r3, %r1516;
	sub.s32 	%r1094, %r1516, %r1;
	sub.s32 	%r1522, %r1094, %r2;
	neg.s32 	%r1521, %r1093;
$L__BB0_220:
	.pragma "nounroll";
	setp.eq.s32 	%p220, %r1522, 0;
	@%p220 bra 	$L__BB0_224;
	mul.wide.s32 	%rd210, %r1523, 4;
	add.s64 	%rd211, %rd1, %rd210;
	ld.global.nc.b32 	%r1096, [%rd211];
	setp.geu.ftz.f32 	%p221, %r1096, 0f41200000;
	@%p221 bra 	$L__BB0_224;
	ld.global.nc.b32 	%r508, [%rd240];
	setp.lt.s32 	%p222, %r508, 0;
	@%p222 bra 	$L__BB0_224;
	mul.lo.s32 	%r1097, %r508, 3;
	mul.wide.u32 	%rd212, %r1097, 4;
	add.s64 	%rd213, %rd4, %rd212;
	ld.global.nc.b32 	%r1098, [%rd213];
	sub.ftz.f32 	%r1099, %r1098, %r1488;
	ld.global.nc.b32 	%r1100, [%rd213+4];
	sub.ftz.f32 	%r1101, %r1100, %r1487;
	ld.global.nc.b32 	%r1102, [%rd213+8];
	sub.ftz.f32 	%r1103, %r1102, %r1486;
	fma.rn.ftz.f32 	%r1500, %r1099, %r1099, %r1500;
	fma.rn.ftz.f32 	%r1501, %r1101, %r1101, %r1501;
	fma.rn.ftz.f32 	%r1502, %r1103, %r1103, %r1502;
	sub.ftz.f32 	%r1104, %r1098, %r5;
	sub.ftz.f32 	%r1105, %r1100, %r6;
	sub.ftz.f32 	%r1106, %r1102, %r7;
	sub.ftz.f32 	%r1107, %r1488, %r5;
	sub.ftz.f32 	%r1108, %r1487, %r6;
	mul.ftz.f32 	%r1109, %r1108, %r1105;
	fma.rn.ftz.f32 	%r1110, %r1107, %r1104, %r1109;
	sub.ftz.f32 	%r1111, %r1486, %r7;
	fma.rn.ftz.f32 	%r1112, %r1111, %r1106, %r1110;
	setp.gt.ftz.f32 	%p223, %r1112, 0f00000000;
	selp.f32 	%r1113, 0f3F800000, 0fBF800000, %p223;
	add.ftz.f32 	%r1503, %r1503, %r1113;
$L__BB0_224:
	add.s64 	%rd240, %rd240, 4;
	add.s32 	%r1523, %r1523, 1;
	add.s32 	%r1522, %r1522, 1;
	add.s32 	%r1521, %r1521, 1;
	setp.ne.s32 	%p224, %r1521, 0;
	@%p224 bra 	$L__BB0_220;
$L__BB0_225:
	setp.lt.s32 	%p225, %r1453, 1;
	@%p225 bra 	$L__BB0_227;
	cvt.rn.f32.u32 	%r1114, %r1453;
	div.approx.ftz.f32 	%r1500, %r1500, %r1114;
	div.approx.ftz.f32 	%r1501, %r1501, %r1114;
	div.approx.ftz.f32 	%r1502, %r1502, %r1114;
$L__BB0_227:
	setp.lt.s32 	%p226, %r1453, 1;
	add.ftz.f32 	%r1116, %r1500, %r1501;
	add.ftz.f32 	%r530, %r1116, %r1502;
	mov.b32 	%r1117, 0f40400000;
	div.approx.ftz.f32 	%r1118, %r530, %r1117;
	add.ftz.f32 	%r1119, %r1118, 0f358637BD;
	min.ftz.f32 	%r1120, %r1500, %r1501;
	min.ftz.f32 	%r1121, %r1120, %r1502;
	div.approx.ftz.f32 	%r1122, %r1121, %r1119;
	min.ftz.f32 	%r1123, %r1122, 0f3F800000;
	st.global.b32 	[%rd7+64], %r1123;
	mov.b32 	%r1539, 0f00000000;
	@%p226 bra 	$L__BB0_229;
	cvt.rn.f32.u32 	%r1124, %r1453;
	div.approx.ftz.f32 	%r1539, %r1503, %r1124;
$L__BB0_229:
	setp.lt.s32 	%p227, %r615, 1;
	st.global.b32 	[%rd7+68], %r1539;
	sqrt.approx.ftz.f32 	%r1126, %r530;
	mov.b32 	%r1127, 0f40A00000;
	div.approx.ftz.f32 	%r1128, %r1126, %r1127;
	tanh.approx.f32 	%r533, %r1128;
	st.global.b32 	[%rd7+72], %r533;
	add.ftz.f32 	%r1129, %r8, 0fC1200000;
	mov.b32 	%r1130, 0f428C0000;
	div.approx.ftz.f32 	%r1131, %r1129, %r1130;
	min.ftz.f32 	%r1132, %r1131, 0f3F800000;
	max.ftz.f32 	%r1133, %r1132, 0f00000000;
	st.global.b32 	[%rd7+76], %r1133;
	mul.ftz.f32 	%r1134, %r666, %r1133;
	st.global.b32 	[%rd7+80], %r1134;
	mov.b32 	%r1135, 0f3F800000;
	sub.ftz.f32 	%r1136, %r1135, %r343;
	mul.ftz.f32 	%r1137, %r1136, %r1133;
	st.global.b32 	[%rd7+84], %r1137;
	mov.b32 	%r1549, 0f00000000;
	mov.b32 	%r1550, %r1549;
	mov.b32 	%r1551, %r1549;
	@%p227 bra 	$L__BB0_251;
	mul.lo.s32 	%r534, %r615, %r3;
	and.b32 	%r535, %r615, 3;
	setp.lt.u32 	%p228, %r342, 3;
	mov.b32 	%r1551, 0f00000000;
	mov.b32 	%r1561, 0;
	mov.b32 	%r1550, %r1551;
	mov.b32 	%r1549, %r1551;
	@%p228 bra 	$L__BB0_245;
	ld.param.b64 	%rd234, [compute_sota_features_kernel_param_4];
	and.b32 	%r1561, %r615, 2147483644;
	neg.s32 	%r1540, %r3;
	cvta.to.global.u64 	%rd214, %rd234;
	add.s64 	%rd242, %rd214, 8;
	add.s64 	%rd241, %rd3, 8;
	add.s64 	%rd30, %rd1, 8;
	cvt.s64.s32 	%rd31, %r534;
	mov.b32 	%r1551, 0f00000000;
	mov.b32 	%r1542, 0;
	mov.b32 	%r1541, %r534;
$L__BB0_232:
	setp.eq.s32 	%p229, %r1540, 0;
	@%p229 bra 	$L__BB0_235;
	mul.wide.s32 	%rd215, %r1541, 4;
	add.s64 	%rd216, %rd1, %rd215;
	ld.global.nc.b32 	%r544, [%rd216];
	setp.geu.ftz.f32 	%p230, %r544, 0f40C00000;
	@%p230 bra 	$L__BB0_235;
	mov.b32 	%r1143, 0f40C00000;
	div.approx.ftz.f32 	%r1144, %r544, %r1143;
	mov.b32 	%r1145, 0f3F800000;
	sub.ftz.f32 	%r1146, %r1145, %r1144;
	ld.global.nc.b32 	%r1147, [%rd242+-8];
	ld.global.nc.b32 	%r1148, [%rd241+-8];
	sub.ftz.f32 	%r1150, %r1145, %r1147;
	setp.gt.ftz.f32 	%p231, %r1147, 0f3F19999A;
	add.ftz.f32 	%r1151, %r1549, %r1146;
	selp.f32 	%r1549, %r1151, %r1549, %p231;
	setp.gt.ftz.f32 	%p232, %r1150, 0f3F19999A;
	setp.gt.ftz.f32 	%p233, %r1148, 0f3F19999A;
	add.ftz.f32 	%r1152, %r1550, %r1146;
	selp.f32 	%r1153, %r1152, %r1550, %p233;
	selp.f32 	%r1550, %r1153, %r1550, %p232;
	setp.gt.ftz.f32 	%p234, %r1147, 0f3E99999A;
	setp.lt.ftz.f32 	%p235, %r1147, 0f3F333333;
	setp.gt.ftz.f32 	%p236, %r1148, 0f3F0CCCCD;
	add.ftz.f32 	%r1154, %r1551, %r1146;
	selp.f32 	%r1155, %r1154, %r1551, %p235;
	selp.f32 	%r1156, %r1155, %r1551, %p236;
	selp.f32 	%r1551, %r1156, %r1551, %p234;
$L__BB0_235:
	cvt.s64.s32 	%rd217, %r1542;
	add.s64 	%rd218, %rd31, %rd217;
	shl.b64 	%rd219, %rd218, 2;
	add.s64 	%rd34, %rd30, %rd219;
	add.s32 	%r551, %r1542, 1;
	setp.eq.s32 	%p237, %r551, %r3;
	@%p237 bra 	$L__BB0_238;
	ld.global.nc.b32 	%r552, [%rd34+-4];
	setp.geu.ftz.f32 	%p238, %r552, 0f40C00000;
	@%p238 bra 	$L__BB0_238;
	mov.b32 	%r1157, 0f40C00000;
	div.approx.ftz.f32 	%r1158, %r552, %r1157;
	mov.b32 	%r1159, 0f3F800000;
	sub.ftz.f32 	%r1160, %r1159, %r1158;
	ld.global.nc.b32 	%r1161, [%rd242+-4];
	ld.global.nc.b32 	%r1162, [%rd241+-4];
	sub.ftz.f32 	%r1164, %r1159, %r1161;
	setp.gt.ftz.f32 	%p239, %r1161, 0f3F19999A;
	add.ftz.f32 	%r1165, %r1549, %r1160;
	selp.f32 	%r1549, %r1165, %r1549, %p239;
	setp.gt.ftz.f32 	%p240, %r1164, 0f3F19999A;
	setp.gt.ftz.f32 	%p241, %r1162, 0f3F19999A;
	add.ftz.f32 	%r1166, %r1550, %r1160;
	selp.f32 	%r1167, %r1166, %r1550, %p241;
	selp.f32 	%r1550, %r1167, %r1550, %p240;
	setp.gt.ftz.f32 	%p242, %r1161, 0f3E99999A;
	setp.lt.ftz.f32 	%p243, %r1161, 0f3F333333;
	setp.gt.ftz.f32 	%p244, %r1162, 0f3F0CCCCD;
	add.ftz.f32 	%r1168, %r1551, %r1160;
	selp.f32 	%r1169, %r1168, %r1551, %p243;
	selp.f32 	%r1170, %r1169, %r1551, %p244;
	selp.f32 	%r1551, %r1170, %r1551, %p242;
$L__BB0_238:
	add.s32 	%r1171, %r551, 1;
	setp.eq.s32 	%p245, %r1171, %r3;
	@%p245 bra 	$L__BB0_241;
	ld.global.nc.b32 	%r559, [%rd34];
	setp.geu.ftz.f32 	%p246, %r559, 0f40C00000;
	@%p246 bra 	$L__BB0_241;
	mov.b32 	%r1172, 0f40C00000;
	div.approx.ftz.f32 	%r1173, %r559, %r1172;
	mov.b32 	%r1174, 0f3F800000;
	sub.ftz.f32 	%r1175, %r1174, %r1173;
	ld.global.nc.b32 	%r1176, [%rd242];
	ld.global.nc.b32 	%r1177, [%rd241];
	sub.ftz.f32 	%r1179, %r1174, %r1176;
	setp.gt.ftz.f32 	%p247, %r1176, 0f3F19999A;
	add.ftz.f32 	%r1180, %r1549, %r1175;
	selp.f32 	%r1549, %r1180, %r1549, %p247;
	setp.gt.ftz.f32 	%p248, %r1179, 0f3F19999A;
	setp.gt.ftz.f32 	%p249, %r1177, 0f3F19999A;
	add.ftz.f32 	%r1181, %r1550, %r1175;
	selp.f32 	%r1182, %r1181, %r1550, %p249;
	selp.f32 	%r1550, %r1182, %r1550, %p248;
	setp.gt.ftz.f32 	%p250, %r1176, 0f3E99999A;
	setp.lt.ftz.f32 	%p251, %r1176, 0f3F333333;
	setp.gt.ftz.f32 	%p252, %r1177, 0f3F0CCCCD;
	add.ftz.f32 	%r1183, %r1551, %r1175;
	selp.f32 	%r1184, %r1183, %r1551, %p251;
	selp.f32 	%r1185, %r1184, %r1551, %p252;
	selp.f32 	%r1551, %r1185, %r1551, %p250;
$L__BB0_241:
	add.s32 	%r1186, %r551, 2;
	setp.eq.s32 	%p253, %r1186, %r3;
	@%p253 bra 	$L__BB0_244;
	ld.global.nc.b32 	%r566, [%rd34+4];
	setp.geu.ftz.f32 	%p254, %r566, 0f40C00000;
	@%p254 bra 	$L__BB0_244;
	mov.b32 	%r1187, 0f40C00000;
	div.approx.ftz.f32 	%r1188, %r566, %r1187;
	mov.b32 	%r1189, 0f3F800000;
	sub.ftz.f32 	%r1190, %r1189, %r1188;
	ld.global.nc.b32 	%r1191, [%rd242+4];
	ld.global.nc.b32 	%r1192, [%rd241+4];
	sub.ftz.f32 	%r1194, %r1189, %r1191;
	setp.gt.ftz.f32 	%p255, %r1191, 0f3F19999A;
	add.ftz.f32 	%r1195, %r1549, %r1190;
	selp.f32 	%r1549, %r1195, %r1549, %p255;
	setp.gt.ftz.f32 	%p256, %r1194, 0f3F19999A;
	setp.gt.ftz.f32 	%p257, %r1192, 0f3F19999A;
	add.ftz.f32 	%r1196, %r1550, %r1190;
	selp.f32 	%r1197, %r1196, %r1550, %p257;
	selp.f32 	%r1550, %r1197, %r1550, %p256;
	setp.gt.ftz.f32 	%p258, %r1191, 0f3E99999A;
	setp.lt.ftz.f32 	%p259, %r1191, 0f3F333333;
	setp.gt.ftz.f32 	%p260, %r1192, 0f3F0CCCCD;
	add.ftz.f32 	%r1198, %r1551, %r1190;
	selp.f32 	%r1199, %r1198, %r1551, %p259;
	selp.f32 	%r1200, %r1199, %r1551, %p260;
	selp.f32 	%r1551, %r1200, %r1551, %p258;
$L__BB0_244:
	add.s32 	%r1542, %r551, 3;
	add.s32 	%r1541, %r1541, 4;
	add.s32 	%r1540, %r1540, 4;
	add.s64 	%rd242, %rd242, 16;
	add.s64 	%rd241, %rd241, 16;
	setp.ne.s32 	%p261, %r1542, %r1561;
	@%p261 bra 	$L__BB0_232;
$L__BB0_245:
	setp.eq.s32 	%p262, %r535, 0;
	@%p262 bra 	$L__BB0_251;
	ld.param.b64 	%rd235, [compute_sota_features_kernel_param_4];
	mul.wide.u32 	%rd220, %r1561, 4;
	add.s64 	%rd244, %rd3, %rd220;
	cvta.to.global.u64 	%rd221, %rd235;
	add.s64 	%rd243, %rd221, %rd220;
	add.s32 	%r1567, %r1561, %r534;
	sub.s32 	%r1201, %r1561, %r1;
	sub.s32 	%r1566, %r1201, %r2;
	neg.s32 	%r1565, %r535;
$L__BB0_247:
	.pragma "nounroll";
	setp.eq.s32 	%p263, %r1566, 0;
	@%p263 bra 	$L__BB0_250;
	mul.wide.s32 	%rd222, %r1567, 4;
	add.s64 	%rd223, %rd1, %rd222;
	ld.global.nc.b32 	%r592, [%rd223];
	setp.geu.ftz.f32 	%p264, %r592, 0f40C00000;
	@%p264 bra 	$L__BB0_250;
	mov.b32 	%r1202, 0f40C00000;
	div.approx.ftz.f32 	%r1203, %r592, %r1202;
	mov.b32 	%r1204, 0f3F800000;
	sub.ftz.f32 	%r1205, %r1204, %r1203;
	ld.global.nc.b32 	%r1206, [%rd243];
	ld.global.nc.b32 	%r1207, [%rd244];
	sub.ftz.f32 	%r1209, %r1204, %r1206;
	setp.gt.ftz.f32 	%p265, %r1206, 0f3F19999A;
	add.ftz.f32 	%r1210, %r1549, %r1205;
	selp.f32 	%r1549, %r1210, %r1549, %p265;
	setp.gt.ftz.f32 	%p266, %r1209, 0f3F19999A;
	setp.gt.ftz.f32 	%p267, %r1207, 0f3F19999A;
	add.ftz.f32 	%r1211, %r1550, %r1205;
	selp.f32 	%r1212, %r1211, %r1550, %p267;
	selp.f32 	%r1550, %r1212, %r1550, %p266;
	setp.gt.ftz.f32 	%p268, %r1206, 0f3E99999A;
	setp.lt.ftz.f32 	%p269, %r1206, 0f3F333333;
	setp.gt.ftz.f32 	%p270, %r1207, 0f3F0CCCCD;
	add.ftz.f32 	%r1213, %r1551, %r1205;
	selp.f32 	%r1214, %r1213, %r1551, %p269;
	selp.f32 	%r1215, %r1214, %r1551, %p270;
	selp.f32 	%r1551, %r1215, %r1551, %p268;
$L__BB0_250:
	add.s64 	%rd244, %rd244, 4;
	add.s64 	%rd243, %rd243, 4;
	add.s32 	%r1567, %r1567, 1;
	add.s32 	%r1566, %r1566, 1;
	add.s32 	%r1565, %r1565, 1;
	setp.ne.s32 	%p271, %r1565, 0;
	@%p271 bra 	$L__BB0_247;
$L__BB0_251:
	mov.b32 	%r1217, 0f40400000;
	div.approx.ftz.f32 	%r1218, %r1549, %r1217;
	tanh.approx.f32 	%r605, %r1218;
	st.global.b32 	[%rd7+88], %r605;
	div.approx.ftz.f32 	%r1219, %r1550, %r1217;
	tanh.approx.f32 	%r1220, %r1219;
	st.global.b32 	[%rd7+92], %r1220;
	mov.b32 	%r1221, 0f40000000;
	div.approx.ftz.f32 	%r1222, %r1551, %r1221;
	tanh.approx.f32 	%r1223, %r1222;
	st.global.b32 	[%rd7+96], %r1223;
	add.ftz.f32 	%r1224, %r1549, %r1550;
	add.ftz.f32 	%r1225, %r1224, %r1551;
	add.ftz.f32 	%r1226, %r1225, 0f3C23D70A;
	div.approx.ftz.f32 	%r606, %r1549, %r1226;
	div.approx.ftz.f32 	%r607, %r1550, %r1226;
	div.approx.ftz.f32 	%r608, %r1551, %r1226;
	setp.leu.ftz.f32 	%p272, %r606, 0f3C23D70A;
	mov.b32 	%r1578, 0f00000000;
	@%p272 bra 	$L__BB0_253;
	add.ftz.f32 	%r1227, %r606, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1228, %r1227;
	mul.ftz.f32 	%r1229, %r1228, 0fBF317218;
	fma.rn.ftz.f32 	%r1578, %r606, %r1229, 0f00000000;
$L__BB0_253:
	setp.leu.ftz.f32 	%p273, %r607, 0f3C23D70A;
	@%p273 bra 	$L__BB0_255;
	add.ftz.f32 	%r1230, %r607, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1231, %r1230;
	mul.ftz.f32 	%r1232, %r1231, 0fBF317218;
	fma.rn.ftz.f32 	%r1578, %r607, %r1232, %r1578;
$L__BB0_255:
	setp.leu.ftz.f32 	%p274, %r608, 0f3C23D70A;
	@%p274 bra 	$L__BB0_257;
	add.ftz.f32 	%r1233, %r608, 0f2EDBE6FF;
	lg2.approx.ftz.f32 	%r1234, %r1233;
	mul.ftz.f32 	%r1235, %r1234, 0fBF317218;
	fma.rn.ftz.f32 	%r1578, %r608, %r1235, %r1578;
$L__BB0_257:
	mov.b32 	%r1236, 0f3F8CCCCD;
	div.approx.ftz.f32 	%r1237, %r1578, %r1236;
	st.global.b32 	[%rd7+100], %r1237;
	setp.gt.ftz.f32 	%p275, %r9, 0f3F333333;
	setp.gt.ftz.f32 	%p276, %r9, 0f3F000000;
	selp.b64 	%rd224, 1, 0, %p276;
	selp.b64 	%rd225, 4, %rd224, %p275;
	shl.b64 	%rd226, %rd225, 2;
	mov.b64 	%rd227, c_hydrophobicity;
	add.s64 	%rd228, %rd227, %rd226;
	ld.const.b32 	%r1238, [%rd228];
	mov.b32 	%r1239, 0f3F800000;
	sub.ftz.f32 	%r1240, %r1239, %r1539;
	mov.b32 	%r1241, 0f40000000;
	div.approx.ftz.f32 	%r1242, %r1240, %r1241;
	mul.ftz.f32 	%r1243, %r60, 0f3E800000;
	fma.rn.ftz.f32 	%r1244, %r1238, 0f3EB33333, %r1243;
	fma.rn.ftz.f32 	%r1245, %r1242, 0f3E4CCCCD, %r1244;
	abs.ftz.f32 	%r1246, %r156;
	sub.ftz.f32 	%r1247, %r1239, %r1246;
	fma.rn.ftz.f32 	%r1248, %r1247, 0f3E4CCCCD, %r1245;
	mul.ftz.f32 	%r1249, %r1248, 0f3EB33333;
	fma.rn.ftz.f32 	%r1250, %r9, 0f3E99999A, %r1249;
	fma.rn.ftz.f32 	%r1251, %r533, 0f3E4CCCCD, %r1250;
	fma.rn.ftz.f32 	%r1252, %r605, 0f3E19999A, %r1251;
	add.ftz.f32 	%r1253, %r666, 0fBECCCCCD;
	abs.ftz.f32 	%r1254, %r1253;
	add.ftz.f32 	%r1255, %r1254, %r1254;
	sub.ftz.f32 	%r1256, %r1239, %r1255;
	mul.ftz.f32 	%r1257, %r1256, %r1237;
	add.ftz.f32 	%r1258, %r1238, 0fBF000000;
	abs.ftz.f32 	%r1259, %r1258;
	sub.ftz.f32 	%r1260, %r1239, %r1259;
	mul.ftz.f32 	%r1261, %r1260, %r1257;
	mul.ftz.f32 	%r1262, %r344, 0f3E800000;
	fma.rn.ftz.f32 	%r1263, %r1438, 0f3E800000, %r1262;
	fma.rn.ftz.f32 	%r1264, %r1242, 0f3E800000, %r1263;
	mul.ftz.f32 	%r1265, %r9, %r666;
	fma.rn.ftz.f32 	%r1266, %r1265, 0f3E800000, %r1264;
	st.global.b32 	[%rd7+104], %r1248;
	st.global.b32 	[%rd7+108], %r1252;
	max.ftz.f32 	%r1267, %r1261, 0f00000000;
	st.global.b32 	[%rd7+112], %r1267;
	st.global.b32 	[%rd7+116], %r1266;
$L__BB0_258:
	ret;

}
