Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 24 01:11:58 2021
| Host         : KomaroKomp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (192)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (15)
6. checking no_output_delay (10)
7. checking multiple_clock (4828)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (192)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (4828)
---------------------------------
 There are 4828 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.240        0.000                      0                38683        0.061        0.000                      0                38683        3.000        0.000                       0                  4834  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
clk_in                              {0.000 5.000}      10.000          100.000         
  clk_out1_clock_gen_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clock_gen_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                         {0.000 5.000}      10.000          100.000         
  clk_out1_clock_gen_clk_wiz_0_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clock_gen_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clock_gen_clk_wiz_0_0         19.240        0.000                      0                38124        0.158        0.000                      0                38124       18.950        0.000                       0                  4830  
  clkfbout_clock_gen_clk_wiz_0_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_clock_gen_clk_wiz_0_0_1       19.243        0.000                      0                38124        0.158        0.000                      0                38124       18.950        0.000                       0                  4830  
  clkfbout_clock_gen_clk_wiz_0_0_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clock_gen_clk_wiz_0_0_1  clk_out1_clock_gen_clk_wiz_0_0         19.240        0.000                      0                38124        0.061        0.000                      0                38124  
clk_out1_clock_gen_clk_wiz_0_0    clk_out1_clock_gen_clk_wiz_0_0_1       19.240        0.000                      0                38124        0.061        0.000                      0                38124  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out1_clock_gen_clk_wiz_0_0    clk_out1_clock_gen_clk_wiz_0_0         35.014        0.000                      0                  559        0.386        0.000                      0                  559  
**async_default**                 clk_out1_clock_gen_clk_wiz_0_0_1  clk_out1_clock_gen_clk_wiz_0_0         35.014        0.000                      0                  559        0.288        0.000                      0                  559  
**async_default**                 clk_out1_clock_gen_clk_wiz_0_0    clk_out1_clock_gen_clk_wiz_0_0_1       35.014        0.000                      0                  559        0.288        0.000                      0                  559  
**async_default**                 clk_out1_clock_gen_clk_wiz_0_0_1  clk_out1_clock_gen_clk_wiz_0_0_1       35.017        0.000                      0                  559        0.386        0.000                      0                  559  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_gen_clk_wiz_0_0
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.240ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.319ns  (logic 1.912ns (9.410%)  route 18.407ns (90.590%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 39.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.339    -0.511    core_0/h2_0/clk_out
    SLICE_X36Y135        FDCE                                         r  core_0/h2_0/tos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.393    -0.118 r  core_0/h2_0/tos_c_reg[3]/Q
                         net (fo=104, routed)         3.957     3.839    core_0/h2_0/io_daddr[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.097     3.936 r  core_0/h2_0/compare[equal]0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.936    core_0/h2_0/compare[equal]0_carry_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.348 r  core_0/h2_0/compare[equal]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.348    core_0/h2_0/compare[equal]0_carry_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.468 f  core_0/h2_0/compare[equal]0_carry__0/CO[1]
                         net (fo=13, routed)          1.020     5.489    core_0/mem_h2_0/CO[0]
    SLICE_X1Y120         LUT4 (Prop_lut4_I3_O)        0.263     5.752 f  core_0/mem_h2_0/tos_c[8]_i_11/O
                         net (fo=5, routed)           0.798     6.550    core_0/h2_0/tos_c_reg[8]_11
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.239     6.789 f  core_0/h2_0/tos_c[10]_i_7/O
                         net (fo=1, routed)           0.489     7.278    core_0/h2_0/tos_c[10]_i_7_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I3_O)        0.097     7.375 f  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=2, routed)           0.205     7.580    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.097     7.677 f  core_0/h2_0/ram_reg_128_255_0_0_i_3/O
                         net (fo=173, routed)         6.628    14.305    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    14.402 r  core_0/h2_0/ram_reg_1280_1407_0_0_i_2/O
                         net (fo=4, routed)           0.294    14.696    core_0/h2_0/ram_reg_1280_1407_0_0_i_2_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.097    14.793 r  core_0/h2_0/ram_reg_6400_6527_0_0_i_1/O
                         net (fo=64, routed)          5.015    19.808    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WE
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.320    39.190    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WCLK
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.HIGH/CLK
                         clock pessimism              0.341    39.530    
                         clock uncertainty           -0.098    39.433    
    SLICE_X2Y102         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    39.049    core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.HIGH
  -------------------------------------------------------------------
                         required time                         39.049    
                         arrival time                         -19.808    
  -------------------------------------------------------------------
                         slack                                 19.240    

Slack (MET) :             19.240ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.319ns  (logic 1.912ns (9.410%)  route 18.407ns (90.590%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 39.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.339    -0.511    core_0/h2_0/clk_out
    SLICE_X36Y135        FDCE                                         r  core_0/h2_0/tos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.393    -0.118 r  core_0/h2_0/tos_c_reg[3]/Q
                         net (fo=104, routed)         3.957     3.839    core_0/h2_0/io_daddr[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.097     3.936 r  core_0/h2_0/compare[equal]0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.936    core_0/h2_0/compare[equal]0_carry_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.348 r  core_0/h2_0/compare[equal]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.348    core_0/h2_0/compare[equal]0_carry_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.468 f  core_0/h2_0/compare[equal]0_carry__0/CO[1]
                         net (fo=13, routed)          1.020     5.489    core_0/mem_h2_0/CO[0]
    SLICE_X1Y120         LUT4 (Prop_lut4_I3_O)        0.263     5.752 f  core_0/mem_h2_0/tos_c[8]_i_11/O
                         net (fo=5, routed)           0.798     6.550    core_0/h2_0/tos_c_reg[8]_11
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.239     6.789 f  core_0/h2_0/tos_c[10]_i_7/O
                         net (fo=1, routed)           0.489     7.278    core_0/h2_0/tos_c[10]_i_7_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I3_O)        0.097     7.375 f  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=2, routed)           0.205     7.580    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.097     7.677 f  core_0/h2_0/ram_reg_128_255_0_0_i_3/O
                         net (fo=173, routed)         6.628    14.305    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    14.402 r  core_0/h2_0/ram_reg_1280_1407_0_0_i_2/O
                         net (fo=4, routed)           0.294    14.696    core_0/h2_0/ram_reg_1280_1407_0_0_i_2_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.097    14.793 r  core_0/h2_0/ram_reg_6400_6527_0_0_i_1/O
                         net (fo=64, routed)          5.015    19.808    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WE
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.320    39.190    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WCLK
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.LOW/CLK
                         clock pessimism              0.341    39.530    
                         clock uncertainty           -0.098    39.433    
    SLICE_X2Y102         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    39.049    core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.LOW
  -------------------------------------------------------------------
                         required time                         39.049    
                         arrival time                         -19.808    
  -------------------------------------------------------------------
                         slack                                 19.240    

Slack (MET) :             19.240ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.319ns  (logic 1.912ns (9.410%)  route 18.407ns (90.590%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 39.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.339    -0.511    core_0/h2_0/clk_out
    SLICE_X36Y135        FDCE                                         r  core_0/h2_0/tos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.393    -0.118 r  core_0/h2_0/tos_c_reg[3]/Q
                         net (fo=104, routed)         3.957     3.839    core_0/h2_0/io_daddr[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.097     3.936 r  core_0/h2_0/compare[equal]0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.936    core_0/h2_0/compare[equal]0_carry_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.348 r  core_0/h2_0/compare[equal]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.348    core_0/h2_0/compare[equal]0_carry_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.468 f  core_0/h2_0/compare[equal]0_carry__0/CO[1]
                         net (fo=13, routed)          1.020     5.489    core_0/mem_h2_0/CO[0]
    SLICE_X1Y120         LUT4 (Prop_lut4_I3_O)        0.263     5.752 f  core_0/mem_h2_0/tos_c[8]_i_11/O
                         net (fo=5, routed)           0.798     6.550    core_0/h2_0/tos_c_reg[8]_11
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.239     6.789 f  core_0/h2_0/tos_c[10]_i_7/O
                         net (fo=1, routed)           0.489     7.278    core_0/h2_0/tos_c[10]_i_7_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I3_O)        0.097     7.375 f  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=2, routed)           0.205     7.580    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.097     7.677 f  core_0/h2_0/ram_reg_128_255_0_0_i_3/O
                         net (fo=173, routed)         6.628    14.305    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    14.402 r  core_0/h2_0/ram_reg_1280_1407_0_0_i_2/O
                         net (fo=4, routed)           0.294    14.696    core_0/h2_0/ram_reg_1280_1407_0_0_i_2_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.097    14.793 r  core_0/h2_0/ram_reg_6400_6527_0_0_i_1/O
                         net (fo=64, routed)          5.015    19.808    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WE
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.320    39.190    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WCLK
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.HIGH/CLK
                         clock pessimism              0.341    39.530    
                         clock uncertainty           -0.098    39.433    
    SLICE_X2Y102         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    39.049    core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.HIGH
  -------------------------------------------------------------------
                         required time                         39.049    
                         arrival time                         -19.808    
  -------------------------------------------------------------------
                         slack                                 19.240    

Slack (MET) :             19.240ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.319ns  (logic 1.912ns (9.410%)  route 18.407ns (90.590%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 39.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.339    -0.511    core_0/h2_0/clk_out
    SLICE_X36Y135        FDCE                                         r  core_0/h2_0/tos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.393    -0.118 r  core_0/h2_0/tos_c_reg[3]/Q
                         net (fo=104, routed)         3.957     3.839    core_0/h2_0/io_daddr[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.097     3.936 r  core_0/h2_0/compare[equal]0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.936    core_0/h2_0/compare[equal]0_carry_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.348 r  core_0/h2_0/compare[equal]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.348    core_0/h2_0/compare[equal]0_carry_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.468 f  core_0/h2_0/compare[equal]0_carry__0/CO[1]
                         net (fo=13, routed)          1.020     5.489    core_0/mem_h2_0/CO[0]
    SLICE_X1Y120         LUT4 (Prop_lut4_I3_O)        0.263     5.752 f  core_0/mem_h2_0/tos_c[8]_i_11/O
                         net (fo=5, routed)           0.798     6.550    core_0/h2_0/tos_c_reg[8]_11
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.239     6.789 f  core_0/h2_0/tos_c[10]_i_7/O
                         net (fo=1, routed)           0.489     7.278    core_0/h2_0/tos_c[10]_i_7_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I3_O)        0.097     7.375 f  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=2, routed)           0.205     7.580    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.097     7.677 f  core_0/h2_0/ram_reg_128_255_0_0_i_3/O
                         net (fo=173, routed)         6.628    14.305    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    14.402 r  core_0/h2_0/ram_reg_1280_1407_0_0_i_2/O
                         net (fo=4, routed)           0.294    14.696    core_0/h2_0/ram_reg_1280_1407_0_0_i_2_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.097    14.793 r  core_0/h2_0/ram_reg_6400_6527_0_0_i_1/O
                         net (fo=64, routed)          5.015    19.808    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WE
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.320    39.190    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WCLK
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.LOW/CLK
                         clock pessimism              0.341    39.530    
                         clock uncertainty           -0.098    39.433    
    SLICE_X2Y102         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    39.049    core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.LOW
  -------------------------------------------------------------------
                         required time                         39.049    
                         arrival time                         -19.808    
  -------------------------------------------------------------------
                         slack                                 19.240    

Slack (MET) :             19.293ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.477ns  (logic 1.907ns (9.313%)  route 18.570ns (90.687%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.890ns = ( 39.110 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.403    -0.447    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.313    -0.134 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=21, routed)          1.888     1.754    core_0/h2_0/tos_c_reg[14]_0[1]
    SLICE_X19Y128        LUT2 (Prop_lut2_I0_O)        0.215     1.969 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=19, routed)          1.747     3.716    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.239     3.955 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.754     4.710    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I0_O)        0.097     4.807 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.533     5.339    core_0/h2_0/pc_n1
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.436 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       12.020    17.456    core_0/mem_h2_0/ram_reg_7424_7551_9_9/DPRA0
    SLICE_X6Y207         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    17.553 r  core_0/mem_h2_0/ram_reg_7424_7551_9_9/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.553    core_0/mem_h2_0/ram_reg_7424_7551_9_9/DPO1
    SLICE_X6Y207         MUXF7 (Prop_muxf7_I1_O)      0.160    17.713 r  core_0/mem_h2_0/ram_reg_7424_7551_9_9/F7.DP/O
                         net (fo=1, routed)           0.982    18.695    core_0/mem_h2_0/ram_reg_7424_7551_9_9_n_0
    SLICE_X7Y198         LUT6 (Prop_lut6_I1_O)        0.215    18.910 r  core_0/mem_h2_0/a_dout[9]_i_16/O
                         net (fo=1, routed)           0.000    18.910    core_0/mem_h2_0/a_dout[9]_i_16_n_0
    SLICE_X7Y198         MUXF7 (Prop_muxf7_I0_O)      0.163    19.073 r  core_0/mem_h2_0/a_dout_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    19.073    core_0/mem_h2_0/a_dout_reg[9]_i_7_n_0
    SLICE_X7Y198         MUXF8 (Prop_muxf8_I1_O)      0.072    19.145 r  core_0/mem_h2_0/a_dout_reg[9]_i_2/O
                         net (fo=1, routed)           0.646    19.792    core_0/mem_h2_0/a_dout_reg[9]_i_2_n_0
    SLICE_X9Y189         LUT6 (Prop_lut6_I0_O)        0.239    20.031 r  core_0/mem_h2_0/a_dout[9]_i_1/O
                         net (fo=1, routed)           0.000    20.031    core_0/mem_h2_0/p_0_out[9]
    SLICE_X9Y189         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.240    39.110    core_0/mem_h2_0/clk_out
    SLICE_X9Y189         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[9]/C
                         clock pessimism              0.281    39.391    
                         clock uncertainty           -0.098    39.294    
    SLICE_X9Y189         FDRE (Setup_fdre_C_D)        0.030    39.324    core_0/mem_h2_0/a_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         39.324    
                         arrival time                         -20.031    
  -------------------------------------------------------------------
                         slack                                 19.293    

Slack (MET) :             19.302ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.527ns  (logic 1.929ns (9.398%)  route 18.598ns (90.602%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.834ns = ( 39.166 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.403    -0.447    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.313    -0.134 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=21, routed)          1.888     1.754    core_0/h2_0/tos_c_reg[14]_0[1]
    SLICE_X19Y128        LUT2 (Prop_lut2_I0_O)        0.215     1.969 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=19, routed)          1.747     3.716    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.239     3.955 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.754     4.710    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I0_O)        0.097     4.807 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.533     5.339    core_0/h2_0/pc_n1
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.436 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       12.016    17.452    core_0/mem_h2_0/ram_reg_384_511_15_15/DPRA0
    SLICE_X6Y209         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    17.549 r  core_0/mem_h2_0/ram_reg_384_511_15_15/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.549    core_0/mem_h2_0/ram_reg_384_511_15_15/DPO1
    SLICE_X6Y209         MUXF7 (Prop_muxf7_I1_O)      0.160    17.709 r  core_0/mem_h2_0/ram_reg_384_511_15_15/F7.DP/O
                         net (fo=1, routed)           0.786    18.495    core_0/mem_h2_0/ram_reg_384_511_15_15_n_0
    SLICE_X7Y196         LUT6 (Prop_lut6_I0_O)        0.215    18.710 r  core_0/mem_h2_0/a_dout[15]_i_26/O
                         net (fo=1, routed)           0.000    18.710    core_0/mem_h2_0/a_dout[15]_i_26_n_0
    SLICE_X7Y196         MUXF7 (Prop_muxf7_I0_O)      0.181    18.891 r  core_0/mem_h2_0/a_dout_reg[15]_i_12/O
                         net (fo=1, routed)           0.000    18.891    core_0/mem_h2_0/a_dout_reg[15]_i_12_n_0
    SLICE_X7Y196         MUXF8 (Prop_muxf8_I0_O)      0.076    18.967 r  core_0/mem_h2_0/a_dout_reg[15]_i_5/O
                         net (fo=1, routed)           0.874    19.841    core_0/mem_h2_0/a_dout_reg[15]_i_5_n_0
    SLICE_X7Y184         LUT6 (Prop_lut6_I5_O)        0.239    20.080 r  core_0/mem_h2_0/a_dout[15]_i_1/O
                         net (fo=1, routed)           0.000    20.080    core_0/mem_h2_0/p_0_out[15]
    SLICE_X7Y184         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.296    39.166    core_0/mem_h2_0/clk_out
    SLICE_X7Y184         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/C
                         clock pessimism              0.281    39.447    
                         clock uncertainty           -0.098    39.350    
    SLICE_X7Y184         FDRE (Setup_fdre_C_D)        0.032    39.382    core_0/mem_h2_0/a_dout_reg[15]
  -------------------------------------------------------------------
                         required time                         39.382    
                         arrival time                         -20.080    
  -------------------------------------------------------------------
                         slack                                 19.302    

Slack (MET) :             19.338ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.420ns  (logic 1.907ns (9.339%)  route 18.513ns (90.661%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.903ns = ( 39.097 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.403    -0.447    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.313    -0.134 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=21, routed)          1.888     1.754    core_0/h2_0/tos_c_reg[14]_0[1]
    SLICE_X19Y128        LUT2 (Prop_lut2_I0_O)        0.215     1.969 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=19, routed)          1.747     3.716    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.239     3.955 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.754     4.710    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I0_O)        0.097     4.807 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.533     5.339    core_0/h2_0/pc_n1
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.436 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       12.019    17.455    core_0/mem_h2_0/ram_reg_1280_1407_12_12/DPRA0
    SLICE_X40Y179        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    17.552 r  core_0/mem_h2_0/ram_reg_1280_1407_12_12/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.552    core_0/mem_h2_0/ram_reg_1280_1407_12_12/DPO1
    SLICE_X40Y179        MUXF7 (Prop_muxf7_I1_O)      0.160    17.712 r  core_0/mem_h2_0/ram_reg_1280_1407_12_12/F7.DP/O
                         net (fo=1, routed)           0.826    18.538    core_0/mem_h2_0/ram_reg_1280_1407_12_12_n_0
    SLICE_X23Y181        LUT6 (Prop_lut6_I1_O)        0.215    18.753 r  core_0/mem_h2_0/a_dout[12]_i_28/O
                         net (fo=1, routed)           0.000    18.753    core_0/mem_h2_0/a_dout[12]_i_28_n_0
    SLICE_X23Y181        MUXF7 (Prop_muxf7_I0_O)      0.163    18.916 r  core_0/mem_h2_0/a_dout_reg[12]_i_13/O
                         net (fo=1, routed)           0.000    18.916    core_0/mem_h2_0/a_dout_reg[12]_i_13_n_0
    SLICE_X23Y181        MUXF8 (Prop_muxf8_I1_O)      0.072    18.988 r  core_0/mem_h2_0/a_dout_reg[12]_i_5/O
                         net (fo=1, routed)           0.746    19.734    core_0/mem_h2_0/a_dout_reg[12]_i_5_n_0
    SLICE_X23Y172        LUT6 (Prop_lut6_I5_O)        0.239    19.973 r  core_0/mem_h2_0/a_dout[12]_i_1/O
                         net (fo=1, routed)           0.000    19.973    core_0/mem_h2_0/p_0_out[12]
    SLICE_X23Y172        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.227    39.097    core_0/mem_h2_0/clk_out
    SLICE_X23Y172        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[12]/C
                         clock pessimism              0.281    39.378    
                         clock uncertainty           -0.098    39.281    
    SLICE_X23Y172        FDRE (Setup_fdre_C_D)        0.030    39.311    core_0/mem_h2_0/a_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         39.311    
                         arrival time                         -19.973    
  -------------------------------------------------------------------
                         slack                                 19.338    

Slack (MET) :             19.396ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.370ns  (logic 1.929ns (9.470%)  route 18.441ns (90.530%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 39.104 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.403    -0.447    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.313    -0.134 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=21, routed)          1.888     1.754    core_0/h2_0/tos_c_reg[14]_0[1]
    SLICE_X19Y128        LUT2 (Prop_lut2_I0_O)        0.215     1.969 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=19, routed)          1.747     3.716    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.239     3.955 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.754     4.710    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I0_O)        0.097     4.807 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.533     5.339    core_0/h2_0/pc_n1
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.436 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       12.126    17.563    core_0/mem_h2_0/ram_reg_2048_2175_11_11/DPRA0
    SLICE_X36Y176        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    17.660 r  core_0/mem_h2_0/ram_reg_2048_2175_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.660    core_0/mem_h2_0/ram_reg_2048_2175_11_11/DPO1
    SLICE_X36Y176        MUXF7 (Prop_muxf7_I1_O)      0.160    17.820 r  core_0/mem_h2_0/ram_reg_2048_2175_11_11/F7.DP/O
                         net (fo=1, routed)           0.852    18.671    core_0/mem_h2_0/ram_reg_2048_2175_11_11_n_0
    SLICE_X21Y180        LUT6 (Prop_lut6_I5_O)        0.215    18.886 r  core_0/mem_h2_0/a_dout[11]_i_22/O
                         net (fo=1, routed)           0.000    18.886    core_0/mem_h2_0/a_dout[11]_i_22_n_0
    SLICE_X21Y180        MUXF7 (Prop_muxf7_I0_O)      0.181    19.067 r  core_0/mem_h2_0/a_dout_reg[11]_i_10/O
                         net (fo=1, routed)           0.000    19.067    core_0/mem_h2_0/a_dout_reg[11]_i_10_n_0
    SLICE_X21Y180        MUXF8 (Prop_muxf8_I0_O)      0.076    19.143 r  core_0/mem_h2_0/a_dout_reg[11]_i_4/O
                         net (fo=1, routed)           0.541    19.685    core_0/mem_h2_0/a_dout_reg[11]_i_4_n_0
    SLICE_X21Y183        LUT6 (Prop_lut6_I3_O)        0.239    19.924 r  core_0/mem_h2_0/a_dout[11]_i_1/O
                         net (fo=1, routed)           0.000    19.924    core_0/mem_h2_0/p_0_out[11]
    SLICE_X21Y183        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.234    39.104    core_0/mem_h2_0/clk_out
    SLICE_X21Y183        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/C
                         clock pessimism              0.281    39.385    
                         clock uncertainty           -0.098    39.288    
    SLICE_X21Y183        FDRE (Setup_fdre_C_D)        0.032    39.320    core_0/mem_h2_0/a_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         39.320    
                         arrival time                         -19.924    
  -------------------------------------------------------------------
                         slack                                 19.396    

Slack (MET) :             19.601ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.169ns  (logic 1.907ns (9.455%)  route 18.262ns (90.545%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.890ns = ( 39.110 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.403    -0.447    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.313    -0.134 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=21, routed)          1.888     1.754    core_0/h2_0/tos_c_reg[14]_0[1]
    SLICE_X19Y128        LUT2 (Prop_lut2_I0_O)        0.215     1.969 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=19, routed)          1.747     3.716    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.239     3.955 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.754     4.710    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I0_O)        0.097     4.807 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.533     5.339    core_0/h2_0/pc_n1
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.436 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       11.451    16.887    core_0/mem_h2_0/ram_reg_7424_7551_13_13/DPRA0
    SLICE_X6Y204         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    16.984 r  core_0/mem_h2_0/ram_reg_7424_7551_13_13/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.984    core_0/mem_h2_0/ram_reg_7424_7551_13_13/DPO1
    SLICE_X6Y204         MUXF7 (Prop_muxf7_I1_O)      0.160    17.144 r  core_0/mem_h2_0/ram_reg_7424_7551_13_13/F7.DP/O
                         net (fo=1, routed)           1.111    18.255    core_0/mem_h2_0/ram_reg_7424_7551_13_13_n_0
    SLICE_X7Y197         LUT6 (Prop_lut6_I1_O)        0.215    18.470 r  core_0/mem_h2_0/a_dout[13]_i_16/O
                         net (fo=1, routed)           0.000    18.470    core_0/mem_h2_0/a_dout[13]_i_16_n_0
    SLICE_X7Y197         MUXF7 (Prop_muxf7_I0_O)      0.163    18.633 r  core_0/mem_h2_0/a_dout_reg[13]_i_7/O
                         net (fo=1, routed)           0.000    18.633    core_0/mem_h2_0/a_dout_reg[13]_i_7_n_0
    SLICE_X7Y197         MUXF8 (Prop_muxf8_I1_O)      0.072    18.705 r  core_0/mem_h2_0/a_dout_reg[13]_i_2/O
                         net (fo=1, routed)           0.779    19.483    core_0/mem_h2_0/a_dout_reg[13]_i_2_n_0
    SLICE_X13Y189        LUT6 (Prop_lut6_I0_O)        0.239    19.722 r  core_0/mem_h2_0/a_dout[13]_i_1/O
                         net (fo=1, routed)           0.000    19.722    core_0/mem_h2_0/p_0_out[13]
    SLICE_X13Y189        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.240    39.110    core_0/mem_h2_0/clk_out
    SLICE_X13Y189        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[13]/C
                         clock pessimism              0.281    39.391    
                         clock uncertainty           -0.098    39.294    
    SLICE_X13Y189        FDRE (Setup_fdre_C_D)        0.030    39.324    core_0/mem_h2_0/a_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         39.324    
                         arrival time                         -19.722    
  -------------------------------------------------------------------
                         slack                                 19.601    

Slack (MET) :             19.637ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_6400_6527_1_1/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.860ns  (logic 1.912ns (9.627%)  route 17.948ns (90.373%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.872ns = ( 39.128 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.339    -0.511    core_0/h2_0/clk_out
    SLICE_X36Y135        FDCE                                         r  core_0/h2_0/tos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.393    -0.118 r  core_0/h2_0/tos_c_reg[3]/Q
                         net (fo=104, routed)         3.957     3.839    core_0/h2_0/io_daddr[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.097     3.936 r  core_0/h2_0/compare[equal]0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.936    core_0/h2_0/compare[equal]0_carry_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.348 r  core_0/h2_0/compare[equal]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.348    core_0/h2_0/compare[equal]0_carry_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.468 f  core_0/h2_0/compare[equal]0_carry__0/CO[1]
                         net (fo=13, routed)          1.020     5.489    core_0/mem_h2_0/CO[0]
    SLICE_X1Y120         LUT4 (Prop_lut4_I3_O)        0.263     5.752 f  core_0/mem_h2_0/tos_c[8]_i_11/O
                         net (fo=5, routed)           0.798     6.550    core_0/h2_0/tos_c_reg[8]_11
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.239     6.789 f  core_0/h2_0/tos_c[10]_i_7/O
                         net (fo=1, routed)           0.489     7.278    core_0/h2_0/tos_c[10]_i_7_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I3_O)        0.097     7.375 f  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=2, routed)           0.205     7.580    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.097     7.677 f  core_0/h2_0/ram_reg_128_255_0_0_i_3/O
                         net (fo=173, routed)         6.628    14.305    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    14.402 r  core_0/h2_0/ram_reg_1280_1407_0_0_i_2/O
                         net (fo=4, routed)           0.294    14.696    core_0/h2_0/ram_reg_1280_1407_0_0_i_2_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.097    14.793 r  core_0/h2_0/ram_reg_6400_6527_0_0_i_1/O
                         net (fo=64, routed)          4.557    19.350    core_0/mem_h2_0/ram_reg_6400_6527_1_1/WE
    SLICE_X18Y106        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_1_1/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.258    39.128    core_0/mem_h2_0/ram_reg_6400_6527_1_1/WCLK
    SLICE_X18Y106        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_1_1/DP.HIGH/CLK
                         clock pessimism              0.341    39.468    
                         clock uncertainty           -0.098    39.371    
    SLICE_X18Y106        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    38.987    core_0/mem_h2_0/ram_reg_6400_6527_1_1/DP.HIGH
  -------------------------------------------------------------------
                         required time                         38.987    
                         arrival time                         -19.350    
  -------------------------------------------------------------------
                         slack                                 19.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.189ns (67.864%)  route 0.089ns (32.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/Q
                         net (fo=2, routed)           0.089    -0.424    button_debouncer/debouncer[2].d_instance/timer/Q[1]
    SLICE_X0Y121         LUT4 (Prop_lut4_I2_O)        0.048    -0.376 r  button_debouncer/debouncer[2].d_instance/timer/rst_i_1__1/O
                         net (fo=1, routed)           0.000    -0.376    button_debouncer/debouncer[2].d_instance/timer_n_1
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.917    -0.897    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
                         clock pessimism              0.255    -0.642    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.107    -0.535    button_debouncer/debouncer[2].d_instance/rst_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[0].d_instance/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.189ns (66.417%)  route 0.096ns (33.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.646    -0.654    button_debouncer/debouncer[0].d_instance/clk_out
    SLICE_X4Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  button_debouncer/debouncer[0].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.096    -0.417    button_debouncer/debouncer[0].d_instance/timer/Q[0]
    SLICE_X5Y119         LUT4 (Prop_lut4_I3_O)        0.048    -0.369 r  button_debouncer/debouncer[0].d_instance/timer/rst_i_1__3/O
                         net (fo=1, routed)           0.000    -0.369    button_debouncer/debouncer[0].d_instance/timer_n_1
    SLICE_X5Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.918    -0.896    button_debouncer/debouncer[0].d_instance/clk_out
    SLICE_X5Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/rst_reg/C
                         clock pessimism              0.255    -0.641    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.107    -0.534    button_debouncer/debouncer[0].d_instance/rst_reg
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/do_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/Q
                         net (fo=2, routed)           0.089    -0.424    button_debouncer/debouncer[2].d_instance/timer/Q[1]
    SLICE_X0Y121         LUT4 (Prop_lut4_I0_O)        0.045    -0.379 r  button_debouncer/debouncer[2].d_instance/timer/do_i_1__1/O
                         net (fo=1, routed)           0.000    -0.379    button_debouncer/debouncer[2].d_instance/timer_n_0
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/do_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.917    -0.897    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/do_reg/C
                         clock pessimism              0.255    -0.642    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.091    -0.551    button_debouncer/debouncer[2].d_instance/do_reg
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.451%)  route 0.118ns (45.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y122         FDRE                                         r  button_debouncer/debouncer[2].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  button_debouncer/debouncer[2].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.118    -0.396    button_debouncer/debouncer[2].d_instance/ff_reg_n_0_[0]
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.917    -0.897    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/C
                         clock pessimism              0.256    -0.641    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.070    -0.571    button_debouncer/debouncer[2].d_instance/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X0Y122         FDRE                                         r  button_debouncer/debouncer[3].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  button_debouncer/debouncer[3].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.116    -0.397    button_debouncer/debouncer[3].d_instance/ff_reg_n_0_[0]
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[3].d_instance/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.917    -0.897    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[3].d_instance/ff_reg[1]/C
                         clock pessimism              0.256    -0.641    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.066    -0.575    button_debouncer/debouncer[3].d_instance/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[0].d_instance/do_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (66.059%)  route 0.096ns (33.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.646    -0.654    button_debouncer/debouncer[0].d_instance/clk_out
    SLICE_X4Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  button_debouncer/debouncer[0].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.096    -0.417    button_debouncer/debouncer[0].d_instance/timer/Q[0]
    SLICE_X5Y119         LUT4 (Prop_lut4_I1_O)        0.045    -0.372 r  button_debouncer/debouncer[0].d_instance/timer/do_i_1/O
                         net (fo=1, routed)           0.000    -0.372    button_debouncer/debouncer[0].d_instance/timer_n_0
    SLICE_X5Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/do_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.918    -0.896    button_debouncer/debouncer[0].d_instance/clk_out
    SLICE_X5Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/do_reg/C
                         clock pessimism              0.255    -0.641    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.091    -0.550    button_debouncer/debouncer[0].d_instance/do_reg
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 core_0/edges/changes[0].d_instance/sin_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irq_in/r_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.227ns (78.163%)  route 0.063ns (21.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.615    -0.685    core_0/edges/changes[0].d_instance/clk_out
    SLICE_X23Y120        FDCE                                         r  core_0/edges/changes[0].d_instance/sin_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y120        FDCE (Prop_fdce_C_Q)         0.128    -0.557 f  core_0/edges/changes[0].d_instance/sin_1_reg/Q
                         net (fo=3, routed)           0.063    -0.493    core_0/edges/changes[7].d_instance/sin_1
    SLICE_X23Y120        LUT6 (Prop_lut6_I3_O)        0.099    -0.394 r  core_0/edges/changes[7].d_instance/r_c[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.394    core_0/irqh_0/irq_in/irq_edges
    SLICE_X23Y120        FDCE                                         r  core_0/irqh_0/irq_in/r_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.885    -0.929    core_0/irqh_0/irq_in/clk_out
    SLICE_X23Y120        FDCE                                         r  core_0/irqh_0/irq_in/r_c_reg[0]/C
                         clock pessimism              0.244    -0.685    
    SLICE_X23Y120        FDCE (Hold_fdce_C_D)         0.091    -0.594    core_0/irqh_0/irq_in/r_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_fifo_0/uart_core_0/baud_rx/div_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_rx/div_c_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.754%)  route 0.075ns (23.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.624    -0.676    uart_fifo_0/uart_core_0/baud_rx/clk_out
    SLICE_X22Y105        FDCE                                         r  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y105        FDCE (Prop_fdce_C_Q)         0.148    -0.528 r  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[2]/Q
                         net (fo=3, routed)           0.075    -0.453    uart_fifo_0/uart_core_0/baud_rx/div_c_reg[2]
    SLICE_X22Y105        LUT6 (Prop_lut6_I0_O)        0.098    -0.355 r  uart_fifo_0/uart_core_0/baud_rx/div_c[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.355    uart_fifo_0/uart_core_0/baud_rx/div_c[3]_i_1__0_n_0
    SLICE_X22Y105        FDCE                                         r  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.896    -0.918    uart_fifo_0/uart_core_0/baud_rx/clk_out
    SLICE_X22Y105        FDCE                                         r  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[3]/C
                         clock pessimism              0.242    -0.676    
    SLICE_X22Y105        FDCE (Hold_fdce_C_D)         0.121    -0.555    uart_fifo_0/uart_core_0/baud_rx/div_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 core_0/edges/changes[2].d_instance/sin_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irc_in/r_c_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.246ns (75.469%)  route 0.080ns (24.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.611    -0.689    core_0/edges/changes[2].d_instance/clk_out
    SLICE_X22Y124        FDCE                                         r  core_0/edges/changes[2].d_instance/sin_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y124        FDCE (Prop_fdce_C_Q)         0.148    -0.541 r  core_0/edges/changes[2].d_instance/sin_0_reg/Q
                         net (fo=3, routed)           0.080    -0.461    core_0/edges/changes[2].d_instance/sin_0
    SLICE_X22Y124        LUT2 (Prop_lut2_I0_O)        0.098    -0.363 r  core_0/edges/changes[2].d_instance/r_c[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    core_0/irqh_0/irc_in/D[2]
    SLICE_X22Y124        FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.880    -0.934    core_0/irqh_0/irc_in/clk_out
    SLICE_X22Y124        FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[2]/C
                         clock pessimism              0.245    -0.689    
    SLICE_X22Y124        FDCE (Hold_fdce_C_D)         0.120    -0.569    core_0/irqh_0/irc_in/r_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 core_0/edges/changes[3].d_instance/sin_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irc_in/r_c_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.227ns (75.712%)  route 0.073ns (24.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.611    -0.689    core_0/edges/changes[3].d_instance/clk_out
    SLICE_X21Y125        FDCE                                         r  core_0/edges/changes[3].d_instance/sin_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDCE (Prop_fdce_C_Q)         0.128    -0.561 r  core_0/edges/changes[3].d_instance/sin_0_reg/Q
                         net (fo=3, routed)           0.073    -0.488    core_0/edges/changes[3].d_instance/sin_0
    SLICE_X21Y125        LUT2 (Prop_lut2_I0_O)        0.099    -0.389 r  core_0/edges/changes[3].d_instance/r_c[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.389    core_0/irqh_0/irc_in/D[3]
    SLICE_X21Y125        FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.880    -0.934    core_0/irqh_0/irc_in/clk_out
    SLICE_X21Y125        FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[3]/C
                         clock pessimism              0.245    -0.689    
    SLICE_X21Y125        FDCE (Hold_fdce_C_D)         0.091    -0.598    core_0/irqh_0/irc_in/r_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_gen_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y0    clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y119     button_debouncer/debouncer[0].d_instance/do_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y119     button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y119     button_debouncer/debouncer[0].d_instance/ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y119     button_debouncer/debouncer[0].d_instance/rst_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y115     button_debouncer/debouncer[0].d_instance/timer/c_c_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y116     button_debouncer/debouncer[0].d_instance/timer/c_c_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y116     button_debouncer/debouncer[0].d_instance/timer/c_c_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y118     button_debouncer/debouncer[0].d_instance/timer/c_c_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X18Y121    core_0/mem_h2_0/ram_reg_5504_5631_5_5/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X18Y121    core_0/mem_h2_0/ram_reg_5504_5631_5_5/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X18Y121    core_0/mem_h2_0/ram_reg_5504_5631_5_5/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X18Y121    core_0/mem_h2_0/ram_reg_5504_5631_5_5/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y136     core_0/mem_h2_0/ram_reg_5504_5631_7_7/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y136     core_0/mem_h2_0/ram_reg_5504_5631_7_7/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y136     core_0/mem_h2_0/ram_reg_5504_5631_7_7/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y136     core_0/mem_h2_0/ram_reg_5504_5631_7_7/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y132     core_0/mem_h2_0/ram_reg_6144_6271_7_7/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y132     core_0/mem_h2_0/ram_reg_6144_6271_7_7/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X10Y114    core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X10Y114    core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X12Y116    core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X12Y116    core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X12Y116    core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X12Y116    core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X14Y190    core_0/mem_h2_0/ram_reg_1024_1151_9_9/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X14Y190    core_0/mem_h2_0/ram_reg_1024_1151_9_9/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X14Y190    core_0/mem_h2_0/ram_reg_1024_1151_9_9/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X14Y190    core_0/mem_h2_0/ram_reg_1024_1151_9_9/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_gen_clk_wiz_0_0
  To Clock:  clkfbout_clock_gen_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_gen_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    clock_manager/clock_gen_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_gen_clk_wiz_0_0_1
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.243ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.319ns  (logic 1.912ns (9.410%)  route 18.407ns (90.590%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 39.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.339    -0.511    core_0/h2_0/clk_out
    SLICE_X36Y135        FDCE                                         r  core_0/h2_0/tos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.393    -0.118 r  core_0/h2_0/tos_c_reg[3]/Q
                         net (fo=104, routed)         3.957     3.839    core_0/h2_0/io_daddr[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.097     3.936 r  core_0/h2_0/compare[equal]0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.936    core_0/h2_0/compare[equal]0_carry_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.348 r  core_0/h2_0/compare[equal]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.348    core_0/h2_0/compare[equal]0_carry_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.468 f  core_0/h2_0/compare[equal]0_carry__0/CO[1]
                         net (fo=13, routed)          1.020     5.489    core_0/mem_h2_0/CO[0]
    SLICE_X1Y120         LUT4 (Prop_lut4_I3_O)        0.263     5.752 f  core_0/mem_h2_0/tos_c[8]_i_11/O
                         net (fo=5, routed)           0.798     6.550    core_0/h2_0/tos_c_reg[8]_11
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.239     6.789 f  core_0/h2_0/tos_c[10]_i_7/O
                         net (fo=1, routed)           0.489     7.278    core_0/h2_0/tos_c[10]_i_7_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I3_O)        0.097     7.375 f  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=2, routed)           0.205     7.580    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.097     7.677 f  core_0/h2_0/ram_reg_128_255_0_0_i_3/O
                         net (fo=173, routed)         6.628    14.305    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    14.402 r  core_0/h2_0/ram_reg_1280_1407_0_0_i_2/O
                         net (fo=4, routed)           0.294    14.696    core_0/h2_0/ram_reg_1280_1407_0_0_i_2_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.097    14.793 r  core_0/h2_0/ram_reg_6400_6527_0_0_i_1/O
                         net (fo=64, routed)          5.015    19.808    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WE
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.320    39.190    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WCLK
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.HIGH/CLK
                         clock pessimism              0.341    39.530    
                         clock uncertainty           -0.094    39.436    
    SLICE_X2Y102         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    39.052    core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.HIGH
  -------------------------------------------------------------------
                         required time                         39.052    
                         arrival time                         -19.808    
  -------------------------------------------------------------------
                         slack                                 19.243    

Slack (MET) :             19.243ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.319ns  (logic 1.912ns (9.410%)  route 18.407ns (90.590%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 39.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.339    -0.511    core_0/h2_0/clk_out
    SLICE_X36Y135        FDCE                                         r  core_0/h2_0/tos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.393    -0.118 r  core_0/h2_0/tos_c_reg[3]/Q
                         net (fo=104, routed)         3.957     3.839    core_0/h2_0/io_daddr[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.097     3.936 r  core_0/h2_0/compare[equal]0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.936    core_0/h2_0/compare[equal]0_carry_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.348 r  core_0/h2_0/compare[equal]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.348    core_0/h2_0/compare[equal]0_carry_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.468 f  core_0/h2_0/compare[equal]0_carry__0/CO[1]
                         net (fo=13, routed)          1.020     5.489    core_0/mem_h2_0/CO[0]
    SLICE_X1Y120         LUT4 (Prop_lut4_I3_O)        0.263     5.752 f  core_0/mem_h2_0/tos_c[8]_i_11/O
                         net (fo=5, routed)           0.798     6.550    core_0/h2_0/tos_c_reg[8]_11
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.239     6.789 f  core_0/h2_0/tos_c[10]_i_7/O
                         net (fo=1, routed)           0.489     7.278    core_0/h2_0/tos_c[10]_i_7_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I3_O)        0.097     7.375 f  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=2, routed)           0.205     7.580    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.097     7.677 f  core_0/h2_0/ram_reg_128_255_0_0_i_3/O
                         net (fo=173, routed)         6.628    14.305    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    14.402 r  core_0/h2_0/ram_reg_1280_1407_0_0_i_2/O
                         net (fo=4, routed)           0.294    14.696    core_0/h2_0/ram_reg_1280_1407_0_0_i_2_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.097    14.793 r  core_0/h2_0/ram_reg_6400_6527_0_0_i_1/O
                         net (fo=64, routed)          5.015    19.808    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WE
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.320    39.190    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WCLK
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.LOW/CLK
                         clock pessimism              0.341    39.530    
                         clock uncertainty           -0.094    39.436    
    SLICE_X2Y102         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    39.052    core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.LOW
  -------------------------------------------------------------------
                         required time                         39.052    
                         arrival time                         -19.808    
  -------------------------------------------------------------------
                         slack                                 19.243    

Slack (MET) :             19.243ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.319ns  (logic 1.912ns (9.410%)  route 18.407ns (90.590%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 39.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.339    -0.511    core_0/h2_0/clk_out
    SLICE_X36Y135        FDCE                                         r  core_0/h2_0/tos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.393    -0.118 r  core_0/h2_0/tos_c_reg[3]/Q
                         net (fo=104, routed)         3.957     3.839    core_0/h2_0/io_daddr[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.097     3.936 r  core_0/h2_0/compare[equal]0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.936    core_0/h2_0/compare[equal]0_carry_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.348 r  core_0/h2_0/compare[equal]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.348    core_0/h2_0/compare[equal]0_carry_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.468 f  core_0/h2_0/compare[equal]0_carry__0/CO[1]
                         net (fo=13, routed)          1.020     5.489    core_0/mem_h2_0/CO[0]
    SLICE_X1Y120         LUT4 (Prop_lut4_I3_O)        0.263     5.752 f  core_0/mem_h2_0/tos_c[8]_i_11/O
                         net (fo=5, routed)           0.798     6.550    core_0/h2_0/tos_c_reg[8]_11
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.239     6.789 f  core_0/h2_0/tos_c[10]_i_7/O
                         net (fo=1, routed)           0.489     7.278    core_0/h2_0/tos_c[10]_i_7_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I3_O)        0.097     7.375 f  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=2, routed)           0.205     7.580    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.097     7.677 f  core_0/h2_0/ram_reg_128_255_0_0_i_3/O
                         net (fo=173, routed)         6.628    14.305    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    14.402 r  core_0/h2_0/ram_reg_1280_1407_0_0_i_2/O
                         net (fo=4, routed)           0.294    14.696    core_0/h2_0/ram_reg_1280_1407_0_0_i_2_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.097    14.793 r  core_0/h2_0/ram_reg_6400_6527_0_0_i_1/O
                         net (fo=64, routed)          5.015    19.808    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WE
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.320    39.190    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WCLK
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.HIGH/CLK
                         clock pessimism              0.341    39.530    
                         clock uncertainty           -0.094    39.436    
    SLICE_X2Y102         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    39.052    core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.HIGH
  -------------------------------------------------------------------
                         required time                         39.052    
                         arrival time                         -19.808    
  -------------------------------------------------------------------
                         slack                                 19.243    

Slack (MET) :             19.243ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.319ns  (logic 1.912ns (9.410%)  route 18.407ns (90.590%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 39.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.339    -0.511    core_0/h2_0/clk_out
    SLICE_X36Y135        FDCE                                         r  core_0/h2_0/tos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.393    -0.118 r  core_0/h2_0/tos_c_reg[3]/Q
                         net (fo=104, routed)         3.957     3.839    core_0/h2_0/io_daddr[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.097     3.936 r  core_0/h2_0/compare[equal]0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.936    core_0/h2_0/compare[equal]0_carry_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.348 r  core_0/h2_0/compare[equal]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.348    core_0/h2_0/compare[equal]0_carry_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.468 f  core_0/h2_0/compare[equal]0_carry__0/CO[1]
                         net (fo=13, routed)          1.020     5.489    core_0/mem_h2_0/CO[0]
    SLICE_X1Y120         LUT4 (Prop_lut4_I3_O)        0.263     5.752 f  core_0/mem_h2_0/tos_c[8]_i_11/O
                         net (fo=5, routed)           0.798     6.550    core_0/h2_0/tos_c_reg[8]_11
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.239     6.789 f  core_0/h2_0/tos_c[10]_i_7/O
                         net (fo=1, routed)           0.489     7.278    core_0/h2_0/tos_c[10]_i_7_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I3_O)        0.097     7.375 f  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=2, routed)           0.205     7.580    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.097     7.677 f  core_0/h2_0/ram_reg_128_255_0_0_i_3/O
                         net (fo=173, routed)         6.628    14.305    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    14.402 r  core_0/h2_0/ram_reg_1280_1407_0_0_i_2/O
                         net (fo=4, routed)           0.294    14.696    core_0/h2_0/ram_reg_1280_1407_0_0_i_2_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.097    14.793 r  core_0/h2_0/ram_reg_6400_6527_0_0_i_1/O
                         net (fo=64, routed)          5.015    19.808    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WE
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.320    39.190    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WCLK
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.LOW/CLK
                         clock pessimism              0.341    39.530    
                         clock uncertainty           -0.094    39.436    
    SLICE_X2Y102         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    39.052    core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.LOW
  -------------------------------------------------------------------
                         required time                         39.052    
                         arrival time                         -19.808    
  -------------------------------------------------------------------
                         slack                                 19.243    

Slack (MET) :             19.296ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.477ns  (logic 1.907ns (9.313%)  route 18.570ns (90.687%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.890ns = ( 39.110 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.403    -0.447    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.313    -0.134 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=21, routed)          1.888     1.754    core_0/h2_0/tos_c_reg[14]_0[1]
    SLICE_X19Y128        LUT2 (Prop_lut2_I0_O)        0.215     1.969 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=19, routed)          1.747     3.716    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.239     3.955 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.754     4.710    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I0_O)        0.097     4.807 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.533     5.339    core_0/h2_0/pc_n1
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.436 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       12.020    17.456    core_0/mem_h2_0/ram_reg_7424_7551_9_9/DPRA0
    SLICE_X6Y207         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    17.553 r  core_0/mem_h2_0/ram_reg_7424_7551_9_9/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.553    core_0/mem_h2_0/ram_reg_7424_7551_9_9/DPO1
    SLICE_X6Y207         MUXF7 (Prop_muxf7_I1_O)      0.160    17.713 r  core_0/mem_h2_0/ram_reg_7424_7551_9_9/F7.DP/O
                         net (fo=1, routed)           0.982    18.695    core_0/mem_h2_0/ram_reg_7424_7551_9_9_n_0
    SLICE_X7Y198         LUT6 (Prop_lut6_I1_O)        0.215    18.910 r  core_0/mem_h2_0/a_dout[9]_i_16/O
                         net (fo=1, routed)           0.000    18.910    core_0/mem_h2_0/a_dout[9]_i_16_n_0
    SLICE_X7Y198         MUXF7 (Prop_muxf7_I0_O)      0.163    19.073 r  core_0/mem_h2_0/a_dout_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    19.073    core_0/mem_h2_0/a_dout_reg[9]_i_7_n_0
    SLICE_X7Y198         MUXF8 (Prop_muxf8_I1_O)      0.072    19.145 r  core_0/mem_h2_0/a_dout_reg[9]_i_2/O
                         net (fo=1, routed)           0.646    19.792    core_0/mem_h2_0/a_dout_reg[9]_i_2_n_0
    SLICE_X9Y189         LUT6 (Prop_lut6_I0_O)        0.239    20.031 r  core_0/mem_h2_0/a_dout[9]_i_1/O
                         net (fo=1, routed)           0.000    20.031    core_0/mem_h2_0/p_0_out[9]
    SLICE_X9Y189         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.240    39.110    core_0/mem_h2_0/clk_out
    SLICE_X9Y189         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[9]/C
                         clock pessimism              0.281    39.391    
                         clock uncertainty           -0.094    39.297    
    SLICE_X9Y189         FDRE (Setup_fdre_C_D)        0.030    39.327    core_0/mem_h2_0/a_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         39.327    
                         arrival time                         -20.031    
  -------------------------------------------------------------------
                         slack                                 19.296    

Slack (MET) :             19.305ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.527ns  (logic 1.929ns (9.398%)  route 18.598ns (90.602%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.834ns = ( 39.166 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.403    -0.447    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.313    -0.134 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=21, routed)          1.888     1.754    core_0/h2_0/tos_c_reg[14]_0[1]
    SLICE_X19Y128        LUT2 (Prop_lut2_I0_O)        0.215     1.969 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=19, routed)          1.747     3.716    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.239     3.955 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.754     4.710    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I0_O)        0.097     4.807 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.533     5.339    core_0/h2_0/pc_n1
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.436 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       12.016    17.452    core_0/mem_h2_0/ram_reg_384_511_15_15/DPRA0
    SLICE_X6Y209         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    17.549 r  core_0/mem_h2_0/ram_reg_384_511_15_15/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.549    core_0/mem_h2_0/ram_reg_384_511_15_15/DPO1
    SLICE_X6Y209         MUXF7 (Prop_muxf7_I1_O)      0.160    17.709 r  core_0/mem_h2_0/ram_reg_384_511_15_15/F7.DP/O
                         net (fo=1, routed)           0.786    18.495    core_0/mem_h2_0/ram_reg_384_511_15_15_n_0
    SLICE_X7Y196         LUT6 (Prop_lut6_I0_O)        0.215    18.710 r  core_0/mem_h2_0/a_dout[15]_i_26/O
                         net (fo=1, routed)           0.000    18.710    core_0/mem_h2_0/a_dout[15]_i_26_n_0
    SLICE_X7Y196         MUXF7 (Prop_muxf7_I0_O)      0.181    18.891 r  core_0/mem_h2_0/a_dout_reg[15]_i_12/O
                         net (fo=1, routed)           0.000    18.891    core_0/mem_h2_0/a_dout_reg[15]_i_12_n_0
    SLICE_X7Y196         MUXF8 (Prop_muxf8_I0_O)      0.076    18.967 r  core_0/mem_h2_0/a_dout_reg[15]_i_5/O
                         net (fo=1, routed)           0.874    19.841    core_0/mem_h2_0/a_dout_reg[15]_i_5_n_0
    SLICE_X7Y184         LUT6 (Prop_lut6_I5_O)        0.239    20.080 r  core_0/mem_h2_0/a_dout[15]_i_1/O
                         net (fo=1, routed)           0.000    20.080    core_0/mem_h2_0/p_0_out[15]
    SLICE_X7Y184         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.296    39.166    core_0/mem_h2_0/clk_out
    SLICE_X7Y184         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/C
                         clock pessimism              0.281    39.447    
                         clock uncertainty           -0.094    39.353    
    SLICE_X7Y184         FDRE (Setup_fdre_C_D)        0.032    39.385    core_0/mem_h2_0/a_dout_reg[15]
  -------------------------------------------------------------------
                         required time                         39.385    
                         arrival time                         -20.080    
  -------------------------------------------------------------------
                         slack                                 19.305    

Slack (MET) :             19.341ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.420ns  (logic 1.907ns (9.339%)  route 18.513ns (90.661%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.903ns = ( 39.097 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.403    -0.447    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.313    -0.134 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=21, routed)          1.888     1.754    core_0/h2_0/tos_c_reg[14]_0[1]
    SLICE_X19Y128        LUT2 (Prop_lut2_I0_O)        0.215     1.969 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=19, routed)          1.747     3.716    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.239     3.955 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.754     4.710    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I0_O)        0.097     4.807 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.533     5.339    core_0/h2_0/pc_n1
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.436 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       12.019    17.455    core_0/mem_h2_0/ram_reg_1280_1407_12_12/DPRA0
    SLICE_X40Y179        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    17.552 r  core_0/mem_h2_0/ram_reg_1280_1407_12_12/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.552    core_0/mem_h2_0/ram_reg_1280_1407_12_12/DPO1
    SLICE_X40Y179        MUXF7 (Prop_muxf7_I1_O)      0.160    17.712 r  core_0/mem_h2_0/ram_reg_1280_1407_12_12/F7.DP/O
                         net (fo=1, routed)           0.826    18.538    core_0/mem_h2_0/ram_reg_1280_1407_12_12_n_0
    SLICE_X23Y181        LUT6 (Prop_lut6_I1_O)        0.215    18.753 r  core_0/mem_h2_0/a_dout[12]_i_28/O
                         net (fo=1, routed)           0.000    18.753    core_0/mem_h2_0/a_dout[12]_i_28_n_0
    SLICE_X23Y181        MUXF7 (Prop_muxf7_I0_O)      0.163    18.916 r  core_0/mem_h2_0/a_dout_reg[12]_i_13/O
                         net (fo=1, routed)           0.000    18.916    core_0/mem_h2_0/a_dout_reg[12]_i_13_n_0
    SLICE_X23Y181        MUXF8 (Prop_muxf8_I1_O)      0.072    18.988 r  core_0/mem_h2_0/a_dout_reg[12]_i_5/O
                         net (fo=1, routed)           0.746    19.734    core_0/mem_h2_0/a_dout_reg[12]_i_5_n_0
    SLICE_X23Y172        LUT6 (Prop_lut6_I5_O)        0.239    19.973 r  core_0/mem_h2_0/a_dout[12]_i_1/O
                         net (fo=1, routed)           0.000    19.973    core_0/mem_h2_0/p_0_out[12]
    SLICE_X23Y172        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.227    39.097    core_0/mem_h2_0/clk_out
    SLICE_X23Y172        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[12]/C
                         clock pessimism              0.281    39.378    
                         clock uncertainty           -0.094    39.284    
    SLICE_X23Y172        FDRE (Setup_fdre_C_D)        0.030    39.314    core_0/mem_h2_0/a_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         39.314    
                         arrival time                         -19.973    
  -------------------------------------------------------------------
                         slack                                 19.341    

Slack (MET) :             19.399ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.370ns  (logic 1.929ns (9.470%)  route 18.441ns (90.530%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 39.104 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.403    -0.447    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.313    -0.134 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=21, routed)          1.888     1.754    core_0/h2_0/tos_c_reg[14]_0[1]
    SLICE_X19Y128        LUT2 (Prop_lut2_I0_O)        0.215     1.969 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=19, routed)          1.747     3.716    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.239     3.955 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.754     4.710    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I0_O)        0.097     4.807 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.533     5.339    core_0/h2_0/pc_n1
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.436 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       12.126    17.563    core_0/mem_h2_0/ram_reg_2048_2175_11_11/DPRA0
    SLICE_X36Y176        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    17.660 r  core_0/mem_h2_0/ram_reg_2048_2175_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.660    core_0/mem_h2_0/ram_reg_2048_2175_11_11/DPO1
    SLICE_X36Y176        MUXF7 (Prop_muxf7_I1_O)      0.160    17.820 r  core_0/mem_h2_0/ram_reg_2048_2175_11_11/F7.DP/O
                         net (fo=1, routed)           0.852    18.671    core_0/mem_h2_0/ram_reg_2048_2175_11_11_n_0
    SLICE_X21Y180        LUT6 (Prop_lut6_I5_O)        0.215    18.886 r  core_0/mem_h2_0/a_dout[11]_i_22/O
                         net (fo=1, routed)           0.000    18.886    core_0/mem_h2_0/a_dout[11]_i_22_n_0
    SLICE_X21Y180        MUXF7 (Prop_muxf7_I0_O)      0.181    19.067 r  core_0/mem_h2_0/a_dout_reg[11]_i_10/O
                         net (fo=1, routed)           0.000    19.067    core_0/mem_h2_0/a_dout_reg[11]_i_10_n_0
    SLICE_X21Y180        MUXF8 (Prop_muxf8_I0_O)      0.076    19.143 r  core_0/mem_h2_0/a_dout_reg[11]_i_4/O
                         net (fo=1, routed)           0.541    19.685    core_0/mem_h2_0/a_dout_reg[11]_i_4_n_0
    SLICE_X21Y183        LUT6 (Prop_lut6_I3_O)        0.239    19.924 r  core_0/mem_h2_0/a_dout[11]_i_1/O
                         net (fo=1, routed)           0.000    19.924    core_0/mem_h2_0/p_0_out[11]
    SLICE_X21Y183        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.234    39.104    core_0/mem_h2_0/clk_out
    SLICE_X21Y183        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/C
                         clock pessimism              0.281    39.385    
                         clock uncertainty           -0.094    39.291    
    SLICE_X21Y183        FDRE (Setup_fdre_C_D)        0.032    39.323    core_0/mem_h2_0/a_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         39.323    
                         arrival time                         -19.924    
  -------------------------------------------------------------------
                         slack                                 19.399    

Slack (MET) :             19.605ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.169ns  (logic 1.907ns (9.455%)  route 18.262ns (90.545%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.890ns = ( 39.110 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.403    -0.447    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.313    -0.134 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=21, routed)          1.888     1.754    core_0/h2_0/tos_c_reg[14]_0[1]
    SLICE_X19Y128        LUT2 (Prop_lut2_I0_O)        0.215     1.969 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=19, routed)          1.747     3.716    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.239     3.955 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.754     4.710    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I0_O)        0.097     4.807 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.533     5.339    core_0/h2_0/pc_n1
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.436 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       11.451    16.887    core_0/mem_h2_0/ram_reg_7424_7551_13_13/DPRA0
    SLICE_X6Y204         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    16.984 r  core_0/mem_h2_0/ram_reg_7424_7551_13_13/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.984    core_0/mem_h2_0/ram_reg_7424_7551_13_13/DPO1
    SLICE_X6Y204         MUXF7 (Prop_muxf7_I1_O)      0.160    17.144 r  core_0/mem_h2_0/ram_reg_7424_7551_13_13/F7.DP/O
                         net (fo=1, routed)           1.111    18.255    core_0/mem_h2_0/ram_reg_7424_7551_13_13_n_0
    SLICE_X7Y197         LUT6 (Prop_lut6_I1_O)        0.215    18.470 r  core_0/mem_h2_0/a_dout[13]_i_16/O
                         net (fo=1, routed)           0.000    18.470    core_0/mem_h2_0/a_dout[13]_i_16_n_0
    SLICE_X7Y197         MUXF7 (Prop_muxf7_I0_O)      0.163    18.633 r  core_0/mem_h2_0/a_dout_reg[13]_i_7/O
                         net (fo=1, routed)           0.000    18.633    core_0/mem_h2_0/a_dout_reg[13]_i_7_n_0
    SLICE_X7Y197         MUXF8 (Prop_muxf8_I1_O)      0.072    18.705 r  core_0/mem_h2_0/a_dout_reg[13]_i_2/O
                         net (fo=1, routed)           0.779    19.483    core_0/mem_h2_0/a_dout_reg[13]_i_2_n_0
    SLICE_X13Y189        LUT6 (Prop_lut6_I0_O)        0.239    19.722 r  core_0/mem_h2_0/a_dout[13]_i_1/O
                         net (fo=1, routed)           0.000    19.722    core_0/mem_h2_0/p_0_out[13]
    SLICE_X13Y189        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.240    39.110    core_0/mem_h2_0/clk_out
    SLICE_X13Y189        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[13]/C
                         clock pessimism              0.281    39.391    
                         clock uncertainty           -0.094    39.297    
    SLICE_X13Y189        FDRE (Setup_fdre_C_D)        0.030    39.327    core_0/mem_h2_0/a_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         39.327    
                         arrival time                         -19.722    
  -------------------------------------------------------------------
                         slack                                 19.605    

Slack (MET) :             19.640ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_6400_6527_1_1/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.860ns  (logic 1.912ns (9.627%)  route 17.948ns (90.373%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.872ns = ( 39.128 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.339    -0.511    core_0/h2_0/clk_out
    SLICE_X36Y135        FDCE                                         r  core_0/h2_0/tos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.393    -0.118 r  core_0/h2_0/tos_c_reg[3]/Q
                         net (fo=104, routed)         3.957     3.839    core_0/h2_0/io_daddr[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.097     3.936 r  core_0/h2_0/compare[equal]0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.936    core_0/h2_0/compare[equal]0_carry_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.348 r  core_0/h2_0/compare[equal]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.348    core_0/h2_0/compare[equal]0_carry_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.468 f  core_0/h2_0/compare[equal]0_carry__0/CO[1]
                         net (fo=13, routed)          1.020     5.489    core_0/mem_h2_0/CO[0]
    SLICE_X1Y120         LUT4 (Prop_lut4_I3_O)        0.263     5.752 f  core_0/mem_h2_0/tos_c[8]_i_11/O
                         net (fo=5, routed)           0.798     6.550    core_0/h2_0/tos_c_reg[8]_11
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.239     6.789 f  core_0/h2_0/tos_c[10]_i_7/O
                         net (fo=1, routed)           0.489     7.278    core_0/h2_0/tos_c[10]_i_7_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I3_O)        0.097     7.375 f  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=2, routed)           0.205     7.580    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.097     7.677 f  core_0/h2_0/ram_reg_128_255_0_0_i_3/O
                         net (fo=173, routed)         6.628    14.305    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    14.402 r  core_0/h2_0/ram_reg_1280_1407_0_0_i_2/O
                         net (fo=4, routed)           0.294    14.696    core_0/h2_0/ram_reg_1280_1407_0_0_i_2_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.097    14.793 r  core_0/h2_0/ram_reg_6400_6527_0_0_i_1/O
                         net (fo=64, routed)          4.557    19.350    core_0/mem_h2_0/ram_reg_6400_6527_1_1/WE
    SLICE_X18Y106        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_1_1/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.258    39.128    core_0/mem_h2_0/ram_reg_6400_6527_1_1/WCLK
    SLICE_X18Y106        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_1_1/DP.HIGH/CLK
                         clock pessimism              0.341    39.468    
                         clock uncertainty           -0.094    39.374    
    SLICE_X18Y106        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    38.990    core_0/mem_h2_0/ram_reg_6400_6527_1_1/DP.HIGH
  -------------------------------------------------------------------
                         required time                         38.990    
                         arrival time                         -19.350    
  -------------------------------------------------------------------
                         slack                                 19.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.189ns (67.864%)  route 0.089ns (32.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/Q
                         net (fo=2, routed)           0.089    -0.424    button_debouncer/debouncer[2].d_instance/timer/Q[1]
    SLICE_X0Y121         LUT4 (Prop_lut4_I2_O)        0.048    -0.376 r  button_debouncer/debouncer[2].d_instance/timer/rst_i_1__1/O
                         net (fo=1, routed)           0.000    -0.376    button_debouncer/debouncer[2].d_instance/timer_n_1
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.917    -0.897    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
                         clock pessimism              0.255    -0.642    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.107    -0.535    button_debouncer/debouncer[2].d_instance/rst_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[0].d_instance/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.189ns (66.417%)  route 0.096ns (33.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.646    -0.654    button_debouncer/debouncer[0].d_instance/clk_out
    SLICE_X4Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  button_debouncer/debouncer[0].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.096    -0.417    button_debouncer/debouncer[0].d_instance/timer/Q[0]
    SLICE_X5Y119         LUT4 (Prop_lut4_I3_O)        0.048    -0.369 r  button_debouncer/debouncer[0].d_instance/timer/rst_i_1__3/O
                         net (fo=1, routed)           0.000    -0.369    button_debouncer/debouncer[0].d_instance/timer_n_1
    SLICE_X5Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.918    -0.896    button_debouncer/debouncer[0].d_instance/clk_out
    SLICE_X5Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/rst_reg/C
                         clock pessimism              0.255    -0.641    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.107    -0.534    button_debouncer/debouncer[0].d_instance/rst_reg
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/do_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/Q
                         net (fo=2, routed)           0.089    -0.424    button_debouncer/debouncer[2].d_instance/timer/Q[1]
    SLICE_X0Y121         LUT4 (Prop_lut4_I0_O)        0.045    -0.379 r  button_debouncer/debouncer[2].d_instance/timer/do_i_1__1/O
                         net (fo=1, routed)           0.000    -0.379    button_debouncer/debouncer[2].d_instance/timer_n_0
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/do_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.917    -0.897    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/do_reg/C
                         clock pessimism              0.255    -0.642    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.091    -0.551    button_debouncer/debouncer[2].d_instance/do_reg
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.451%)  route 0.118ns (45.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y122         FDRE                                         r  button_debouncer/debouncer[2].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  button_debouncer/debouncer[2].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.118    -0.396    button_debouncer/debouncer[2].d_instance/ff_reg_n_0_[0]
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.917    -0.897    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/C
                         clock pessimism              0.256    -0.641    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.070    -0.571    button_debouncer/debouncer[2].d_instance/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X0Y122         FDRE                                         r  button_debouncer/debouncer[3].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  button_debouncer/debouncer[3].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.116    -0.397    button_debouncer/debouncer[3].d_instance/ff_reg_n_0_[0]
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[3].d_instance/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.917    -0.897    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[3].d_instance/ff_reg[1]/C
                         clock pessimism              0.256    -0.641    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.066    -0.575    button_debouncer/debouncer[3].d_instance/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[0].d_instance/do_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (66.059%)  route 0.096ns (33.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.646    -0.654    button_debouncer/debouncer[0].d_instance/clk_out
    SLICE_X4Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  button_debouncer/debouncer[0].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.096    -0.417    button_debouncer/debouncer[0].d_instance/timer/Q[0]
    SLICE_X5Y119         LUT4 (Prop_lut4_I1_O)        0.045    -0.372 r  button_debouncer/debouncer[0].d_instance/timer/do_i_1/O
                         net (fo=1, routed)           0.000    -0.372    button_debouncer/debouncer[0].d_instance/timer_n_0
    SLICE_X5Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/do_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.918    -0.896    button_debouncer/debouncer[0].d_instance/clk_out
    SLICE_X5Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/do_reg/C
                         clock pessimism              0.255    -0.641    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.091    -0.550    button_debouncer/debouncer[0].d_instance/do_reg
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 core_0/edges/changes[0].d_instance/sin_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irq_in/r_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.227ns (78.163%)  route 0.063ns (21.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.615    -0.685    core_0/edges/changes[0].d_instance/clk_out
    SLICE_X23Y120        FDCE                                         r  core_0/edges/changes[0].d_instance/sin_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y120        FDCE (Prop_fdce_C_Q)         0.128    -0.557 f  core_0/edges/changes[0].d_instance/sin_1_reg/Q
                         net (fo=3, routed)           0.063    -0.493    core_0/edges/changes[7].d_instance/sin_1
    SLICE_X23Y120        LUT6 (Prop_lut6_I3_O)        0.099    -0.394 r  core_0/edges/changes[7].d_instance/r_c[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.394    core_0/irqh_0/irq_in/irq_edges
    SLICE_X23Y120        FDCE                                         r  core_0/irqh_0/irq_in/r_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.885    -0.929    core_0/irqh_0/irq_in/clk_out
    SLICE_X23Y120        FDCE                                         r  core_0/irqh_0/irq_in/r_c_reg[0]/C
                         clock pessimism              0.244    -0.685    
    SLICE_X23Y120        FDCE (Hold_fdce_C_D)         0.091    -0.594    core_0/irqh_0/irq_in/r_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_fifo_0/uart_core_0/baud_rx/div_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_rx/div_c_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.754%)  route 0.075ns (23.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.624    -0.676    uart_fifo_0/uart_core_0/baud_rx/clk_out
    SLICE_X22Y105        FDCE                                         r  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y105        FDCE (Prop_fdce_C_Q)         0.148    -0.528 r  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[2]/Q
                         net (fo=3, routed)           0.075    -0.453    uart_fifo_0/uart_core_0/baud_rx/div_c_reg[2]
    SLICE_X22Y105        LUT6 (Prop_lut6_I0_O)        0.098    -0.355 r  uart_fifo_0/uart_core_0/baud_rx/div_c[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.355    uart_fifo_0/uart_core_0/baud_rx/div_c[3]_i_1__0_n_0
    SLICE_X22Y105        FDCE                                         r  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.896    -0.918    uart_fifo_0/uart_core_0/baud_rx/clk_out
    SLICE_X22Y105        FDCE                                         r  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[3]/C
                         clock pessimism              0.242    -0.676    
    SLICE_X22Y105        FDCE (Hold_fdce_C_D)         0.121    -0.555    uart_fifo_0/uart_core_0/baud_rx/div_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 core_0/edges/changes[2].d_instance/sin_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irc_in/r_c_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.246ns (75.469%)  route 0.080ns (24.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.611    -0.689    core_0/edges/changes[2].d_instance/clk_out
    SLICE_X22Y124        FDCE                                         r  core_0/edges/changes[2].d_instance/sin_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y124        FDCE (Prop_fdce_C_Q)         0.148    -0.541 r  core_0/edges/changes[2].d_instance/sin_0_reg/Q
                         net (fo=3, routed)           0.080    -0.461    core_0/edges/changes[2].d_instance/sin_0
    SLICE_X22Y124        LUT2 (Prop_lut2_I0_O)        0.098    -0.363 r  core_0/edges/changes[2].d_instance/r_c[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    core_0/irqh_0/irc_in/D[2]
    SLICE_X22Y124        FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.880    -0.934    core_0/irqh_0/irc_in/clk_out
    SLICE_X22Y124        FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[2]/C
                         clock pessimism              0.245    -0.689    
    SLICE_X22Y124        FDCE (Hold_fdce_C_D)         0.120    -0.569    core_0/irqh_0/irc_in/r_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 core_0/edges/changes[3].d_instance/sin_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irc_in/r_c_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.227ns (75.712%)  route 0.073ns (24.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.611    -0.689    core_0/edges/changes[3].d_instance/clk_out
    SLICE_X21Y125        FDCE                                         r  core_0/edges/changes[3].d_instance/sin_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDCE (Prop_fdce_C_Q)         0.128    -0.561 r  core_0/edges/changes[3].d_instance/sin_0_reg/Q
                         net (fo=3, routed)           0.073    -0.488    core_0/edges/changes[3].d_instance/sin_0
    SLICE_X21Y125        LUT2 (Prop_lut2_I0_O)        0.099    -0.389 r  core_0/edges/changes[3].d_instance/r_c[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.389    core_0/irqh_0/irc_in/D[3]
    SLICE_X21Y125        FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.880    -0.934    core_0/irqh_0/irc_in/clk_out
    SLICE_X21Y125        FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[3]/C
                         clock pessimism              0.245    -0.689    
    SLICE_X21Y125        FDCE (Hold_fdce_C_D)         0.091    -0.598    core_0/irqh_0/irc_in/r_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_gen_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y0    clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y119     button_debouncer/debouncer[0].d_instance/do_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y119     button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y119     button_debouncer/debouncer[0].d_instance/ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y119     button_debouncer/debouncer[0].d_instance/rst_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y115     button_debouncer/debouncer[0].d_instance/timer/c_c_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y116     button_debouncer/debouncer[0].d_instance/timer/c_c_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y116     button_debouncer/debouncer[0].d_instance/timer/c_c_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y118     button_debouncer/debouncer[0].d_instance/timer/c_c_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X18Y121    core_0/mem_h2_0/ram_reg_5504_5631_5_5/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X18Y121    core_0/mem_h2_0/ram_reg_5504_5631_5_5/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X18Y121    core_0/mem_h2_0/ram_reg_5504_5631_5_5/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X18Y121    core_0/mem_h2_0/ram_reg_5504_5631_5_5/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y136     core_0/mem_h2_0/ram_reg_5504_5631_7_7/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y136     core_0/mem_h2_0/ram_reg_5504_5631_7_7/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y136     core_0/mem_h2_0/ram_reg_5504_5631_7_7/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y136     core_0/mem_h2_0/ram_reg_5504_5631_7_7/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y132     core_0/mem_h2_0/ram_reg_6144_6271_7_7/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y132     core_0/mem_h2_0/ram_reg_6144_6271_7_7/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X10Y114    core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X10Y114    core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X12Y116    core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X12Y116    core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X12Y116    core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X12Y116    core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X14Y190    core_0/mem_h2_0/ram_reg_1024_1151_9_9/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X14Y190    core_0/mem_h2_0/ram_reg_1024_1151_9_9/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X14Y190    core_0/mem_h2_0/ram_reg_1024_1151_9_9/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X14Y190    core_0/mem_h2_0/ram_reg_1024_1151_9_9/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_gen_clk_wiz_0_0_1
  To Clock:  clkfbout_clock_gen_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_gen_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    clock_manager/clock_gen_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_gen_clk_wiz_0_0_1
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.240ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.319ns  (logic 1.912ns (9.410%)  route 18.407ns (90.590%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 39.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.339    -0.511    core_0/h2_0/clk_out
    SLICE_X36Y135        FDCE                                         r  core_0/h2_0/tos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.393    -0.118 r  core_0/h2_0/tos_c_reg[3]/Q
                         net (fo=104, routed)         3.957     3.839    core_0/h2_0/io_daddr[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.097     3.936 r  core_0/h2_0/compare[equal]0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.936    core_0/h2_0/compare[equal]0_carry_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.348 r  core_0/h2_0/compare[equal]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.348    core_0/h2_0/compare[equal]0_carry_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.468 f  core_0/h2_0/compare[equal]0_carry__0/CO[1]
                         net (fo=13, routed)          1.020     5.489    core_0/mem_h2_0/CO[0]
    SLICE_X1Y120         LUT4 (Prop_lut4_I3_O)        0.263     5.752 f  core_0/mem_h2_0/tos_c[8]_i_11/O
                         net (fo=5, routed)           0.798     6.550    core_0/h2_0/tos_c_reg[8]_11
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.239     6.789 f  core_0/h2_0/tos_c[10]_i_7/O
                         net (fo=1, routed)           0.489     7.278    core_0/h2_0/tos_c[10]_i_7_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I3_O)        0.097     7.375 f  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=2, routed)           0.205     7.580    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.097     7.677 f  core_0/h2_0/ram_reg_128_255_0_0_i_3/O
                         net (fo=173, routed)         6.628    14.305    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    14.402 r  core_0/h2_0/ram_reg_1280_1407_0_0_i_2/O
                         net (fo=4, routed)           0.294    14.696    core_0/h2_0/ram_reg_1280_1407_0_0_i_2_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.097    14.793 r  core_0/h2_0/ram_reg_6400_6527_0_0_i_1/O
                         net (fo=64, routed)          5.015    19.808    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WE
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.320    39.190    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WCLK
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.HIGH/CLK
                         clock pessimism              0.341    39.530    
                         clock uncertainty           -0.098    39.433    
    SLICE_X2Y102         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    39.049    core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.HIGH
  -------------------------------------------------------------------
                         required time                         39.049    
                         arrival time                         -19.808    
  -------------------------------------------------------------------
                         slack                                 19.240    

Slack (MET) :             19.240ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.319ns  (logic 1.912ns (9.410%)  route 18.407ns (90.590%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 39.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.339    -0.511    core_0/h2_0/clk_out
    SLICE_X36Y135        FDCE                                         r  core_0/h2_0/tos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.393    -0.118 r  core_0/h2_0/tos_c_reg[3]/Q
                         net (fo=104, routed)         3.957     3.839    core_0/h2_0/io_daddr[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.097     3.936 r  core_0/h2_0/compare[equal]0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.936    core_0/h2_0/compare[equal]0_carry_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.348 r  core_0/h2_0/compare[equal]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.348    core_0/h2_0/compare[equal]0_carry_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.468 f  core_0/h2_0/compare[equal]0_carry__0/CO[1]
                         net (fo=13, routed)          1.020     5.489    core_0/mem_h2_0/CO[0]
    SLICE_X1Y120         LUT4 (Prop_lut4_I3_O)        0.263     5.752 f  core_0/mem_h2_0/tos_c[8]_i_11/O
                         net (fo=5, routed)           0.798     6.550    core_0/h2_0/tos_c_reg[8]_11
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.239     6.789 f  core_0/h2_0/tos_c[10]_i_7/O
                         net (fo=1, routed)           0.489     7.278    core_0/h2_0/tos_c[10]_i_7_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I3_O)        0.097     7.375 f  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=2, routed)           0.205     7.580    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.097     7.677 f  core_0/h2_0/ram_reg_128_255_0_0_i_3/O
                         net (fo=173, routed)         6.628    14.305    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    14.402 r  core_0/h2_0/ram_reg_1280_1407_0_0_i_2/O
                         net (fo=4, routed)           0.294    14.696    core_0/h2_0/ram_reg_1280_1407_0_0_i_2_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.097    14.793 r  core_0/h2_0/ram_reg_6400_6527_0_0_i_1/O
                         net (fo=64, routed)          5.015    19.808    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WE
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.320    39.190    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WCLK
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.LOW/CLK
                         clock pessimism              0.341    39.530    
                         clock uncertainty           -0.098    39.433    
    SLICE_X2Y102         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    39.049    core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.LOW
  -------------------------------------------------------------------
                         required time                         39.049    
                         arrival time                         -19.808    
  -------------------------------------------------------------------
                         slack                                 19.240    

Slack (MET) :             19.240ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.319ns  (logic 1.912ns (9.410%)  route 18.407ns (90.590%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 39.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.339    -0.511    core_0/h2_0/clk_out
    SLICE_X36Y135        FDCE                                         r  core_0/h2_0/tos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.393    -0.118 r  core_0/h2_0/tos_c_reg[3]/Q
                         net (fo=104, routed)         3.957     3.839    core_0/h2_0/io_daddr[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.097     3.936 r  core_0/h2_0/compare[equal]0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.936    core_0/h2_0/compare[equal]0_carry_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.348 r  core_0/h2_0/compare[equal]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.348    core_0/h2_0/compare[equal]0_carry_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.468 f  core_0/h2_0/compare[equal]0_carry__0/CO[1]
                         net (fo=13, routed)          1.020     5.489    core_0/mem_h2_0/CO[0]
    SLICE_X1Y120         LUT4 (Prop_lut4_I3_O)        0.263     5.752 f  core_0/mem_h2_0/tos_c[8]_i_11/O
                         net (fo=5, routed)           0.798     6.550    core_0/h2_0/tos_c_reg[8]_11
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.239     6.789 f  core_0/h2_0/tos_c[10]_i_7/O
                         net (fo=1, routed)           0.489     7.278    core_0/h2_0/tos_c[10]_i_7_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I3_O)        0.097     7.375 f  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=2, routed)           0.205     7.580    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.097     7.677 f  core_0/h2_0/ram_reg_128_255_0_0_i_3/O
                         net (fo=173, routed)         6.628    14.305    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    14.402 r  core_0/h2_0/ram_reg_1280_1407_0_0_i_2/O
                         net (fo=4, routed)           0.294    14.696    core_0/h2_0/ram_reg_1280_1407_0_0_i_2_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.097    14.793 r  core_0/h2_0/ram_reg_6400_6527_0_0_i_1/O
                         net (fo=64, routed)          5.015    19.808    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WE
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.320    39.190    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WCLK
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.HIGH/CLK
                         clock pessimism              0.341    39.530    
                         clock uncertainty           -0.098    39.433    
    SLICE_X2Y102         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    39.049    core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.HIGH
  -------------------------------------------------------------------
                         required time                         39.049    
                         arrival time                         -19.808    
  -------------------------------------------------------------------
                         slack                                 19.240    

Slack (MET) :             19.240ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.319ns  (logic 1.912ns (9.410%)  route 18.407ns (90.590%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 39.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.339    -0.511    core_0/h2_0/clk_out
    SLICE_X36Y135        FDCE                                         r  core_0/h2_0/tos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.393    -0.118 r  core_0/h2_0/tos_c_reg[3]/Q
                         net (fo=104, routed)         3.957     3.839    core_0/h2_0/io_daddr[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.097     3.936 r  core_0/h2_0/compare[equal]0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.936    core_0/h2_0/compare[equal]0_carry_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.348 r  core_0/h2_0/compare[equal]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.348    core_0/h2_0/compare[equal]0_carry_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.468 f  core_0/h2_0/compare[equal]0_carry__0/CO[1]
                         net (fo=13, routed)          1.020     5.489    core_0/mem_h2_0/CO[0]
    SLICE_X1Y120         LUT4 (Prop_lut4_I3_O)        0.263     5.752 f  core_0/mem_h2_0/tos_c[8]_i_11/O
                         net (fo=5, routed)           0.798     6.550    core_0/h2_0/tos_c_reg[8]_11
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.239     6.789 f  core_0/h2_0/tos_c[10]_i_7/O
                         net (fo=1, routed)           0.489     7.278    core_0/h2_0/tos_c[10]_i_7_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I3_O)        0.097     7.375 f  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=2, routed)           0.205     7.580    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.097     7.677 f  core_0/h2_0/ram_reg_128_255_0_0_i_3/O
                         net (fo=173, routed)         6.628    14.305    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    14.402 r  core_0/h2_0/ram_reg_1280_1407_0_0_i_2/O
                         net (fo=4, routed)           0.294    14.696    core_0/h2_0/ram_reg_1280_1407_0_0_i_2_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.097    14.793 r  core_0/h2_0/ram_reg_6400_6527_0_0_i_1/O
                         net (fo=64, routed)          5.015    19.808    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WE
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.320    39.190    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WCLK
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.LOW/CLK
                         clock pessimism              0.341    39.530    
                         clock uncertainty           -0.098    39.433    
    SLICE_X2Y102         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    39.049    core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.LOW
  -------------------------------------------------------------------
                         required time                         39.049    
                         arrival time                         -19.808    
  -------------------------------------------------------------------
                         slack                                 19.240    

Slack (MET) :             19.293ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.477ns  (logic 1.907ns (9.313%)  route 18.570ns (90.687%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.890ns = ( 39.110 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.403    -0.447    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.313    -0.134 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=21, routed)          1.888     1.754    core_0/h2_0/tos_c_reg[14]_0[1]
    SLICE_X19Y128        LUT2 (Prop_lut2_I0_O)        0.215     1.969 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=19, routed)          1.747     3.716    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.239     3.955 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.754     4.710    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I0_O)        0.097     4.807 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.533     5.339    core_0/h2_0/pc_n1
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.436 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       12.020    17.456    core_0/mem_h2_0/ram_reg_7424_7551_9_9/DPRA0
    SLICE_X6Y207         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    17.553 r  core_0/mem_h2_0/ram_reg_7424_7551_9_9/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.553    core_0/mem_h2_0/ram_reg_7424_7551_9_9/DPO1
    SLICE_X6Y207         MUXF7 (Prop_muxf7_I1_O)      0.160    17.713 r  core_0/mem_h2_0/ram_reg_7424_7551_9_9/F7.DP/O
                         net (fo=1, routed)           0.982    18.695    core_0/mem_h2_0/ram_reg_7424_7551_9_9_n_0
    SLICE_X7Y198         LUT6 (Prop_lut6_I1_O)        0.215    18.910 r  core_0/mem_h2_0/a_dout[9]_i_16/O
                         net (fo=1, routed)           0.000    18.910    core_0/mem_h2_0/a_dout[9]_i_16_n_0
    SLICE_X7Y198         MUXF7 (Prop_muxf7_I0_O)      0.163    19.073 r  core_0/mem_h2_0/a_dout_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    19.073    core_0/mem_h2_0/a_dout_reg[9]_i_7_n_0
    SLICE_X7Y198         MUXF8 (Prop_muxf8_I1_O)      0.072    19.145 r  core_0/mem_h2_0/a_dout_reg[9]_i_2/O
                         net (fo=1, routed)           0.646    19.792    core_0/mem_h2_0/a_dout_reg[9]_i_2_n_0
    SLICE_X9Y189         LUT6 (Prop_lut6_I0_O)        0.239    20.031 r  core_0/mem_h2_0/a_dout[9]_i_1/O
                         net (fo=1, routed)           0.000    20.031    core_0/mem_h2_0/p_0_out[9]
    SLICE_X9Y189         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.240    39.110    core_0/mem_h2_0/clk_out
    SLICE_X9Y189         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[9]/C
                         clock pessimism              0.281    39.391    
                         clock uncertainty           -0.098    39.294    
    SLICE_X9Y189         FDRE (Setup_fdre_C_D)        0.030    39.324    core_0/mem_h2_0/a_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         39.324    
                         arrival time                         -20.031    
  -------------------------------------------------------------------
                         slack                                 19.293    

Slack (MET) :             19.302ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.527ns  (logic 1.929ns (9.398%)  route 18.598ns (90.602%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.834ns = ( 39.166 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.403    -0.447    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.313    -0.134 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=21, routed)          1.888     1.754    core_0/h2_0/tos_c_reg[14]_0[1]
    SLICE_X19Y128        LUT2 (Prop_lut2_I0_O)        0.215     1.969 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=19, routed)          1.747     3.716    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.239     3.955 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.754     4.710    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I0_O)        0.097     4.807 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.533     5.339    core_0/h2_0/pc_n1
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.436 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       12.016    17.452    core_0/mem_h2_0/ram_reg_384_511_15_15/DPRA0
    SLICE_X6Y209         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    17.549 r  core_0/mem_h2_0/ram_reg_384_511_15_15/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.549    core_0/mem_h2_0/ram_reg_384_511_15_15/DPO1
    SLICE_X6Y209         MUXF7 (Prop_muxf7_I1_O)      0.160    17.709 r  core_0/mem_h2_0/ram_reg_384_511_15_15/F7.DP/O
                         net (fo=1, routed)           0.786    18.495    core_0/mem_h2_0/ram_reg_384_511_15_15_n_0
    SLICE_X7Y196         LUT6 (Prop_lut6_I0_O)        0.215    18.710 r  core_0/mem_h2_0/a_dout[15]_i_26/O
                         net (fo=1, routed)           0.000    18.710    core_0/mem_h2_0/a_dout[15]_i_26_n_0
    SLICE_X7Y196         MUXF7 (Prop_muxf7_I0_O)      0.181    18.891 r  core_0/mem_h2_0/a_dout_reg[15]_i_12/O
                         net (fo=1, routed)           0.000    18.891    core_0/mem_h2_0/a_dout_reg[15]_i_12_n_0
    SLICE_X7Y196         MUXF8 (Prop_muxf8_I0_O)      0.076    18.967 r  core_0/mem_h2_0/a_dout_reg[15]_i_5/O
                         net (fo=1, routed)           0.874    19.841    core_0/mem_h2_0/a_dout_reg[15]_i_5_n_0
    SLICE_X7Y184         LUT6 (Prop_lut6_I5_O)        0.239    20.080 r  core_0/mem_h2_0/a_dout[15]_i_1/O
                         net (fo=1, routed)           0.000    20.080    core_0/mem_h2_0/p_0_out[15]
    SLICE_X7Y184         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.296    39.166    core_0/mem_h2_0/clk_out
    SLICE_X7Y184         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/C
                         clock pessimism              0.281    39.447    
                         clock uncertainty           -0.098    39.350    
    SLICE_X7Y184         FDRE (Setup_fdre_C_D)        0.032    39.382    core_0/mem_h2_0/a_dout_reg[15]
  -------------------------------------------------------------------
                         required time                         39.382    
                         arrival time                         -20.080    
  -------------------------------------------------------------------
                         slack                                 19.302    

Slack (MET) :             19.338ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.420ns  (logic 1.907ns (9.339%)  route 18.513ns (90.661%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.903ns = ( 39.097 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.403    -0.447    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.313    -0.134 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=21, routed)          1.888     1.754    core_0/h2_0/tos_c_reg[14]_0[1]
    SLICE_X19Y128        LUT2 (Prop_lut2_I0_O)        0.215     1.969 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=19, routed)          1.747     3.716    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.239     3.955 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.754     4.710    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I0_O)        0.097     4.807 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.533     5.339    core_0/h2_0/pc_n1
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.436 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       12.019    17.455    core_0/mem_h2_0/ram_reg_1280_1407_12_12/DPRA0
    SLICE_X40Y179        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    17.552 r  core_0/mem_h2_0/ram_reg_1280_1407_12_12/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.552    core_0/mem_h2_0/ram_reg_1280_1407_12_12/DPO1
    SLICE_X40Y179        MUXF7 (Prop_muxf7_I1_O)      0.160    17.712 r  core_0/mem_h2_0/ram_reg_1280_1407_12_12/F7.DP/O
                         net (fo=1, routed)           0.826    18.538    core_0/mem_h2_0/ram_reg_1280_1407_12_12_n_0
    SLICE_X23Y181        LUT6 (Prop_lut6_I1_O)        0.215    18.753 r  core_0/mem_h2_0/a_dout[12]_i_28/O
                         net (fo=1, routed)           0.000    18.753    core_0/mem_h2_0/a_dout[12]_i_28_n_0
    SLICE_X23Y181        MUXF7 (Prop_muxf7_I0_O)      0.163    18.916 r  core_0/mem_h2_0/a_dout_reg[12]_i_13/O
                         net (fo=1, routed)           0.000    18.916    core_0/mem_h2_0/a_dout_reg[12]_i_13_n_0
    SLICE_X23Y181        MUXF8 (Prop_muxf8_I1_O)      0.072    18.988 r  core_0/mem_h2_0/a_dout_reg[12]_i_5/O
                         net (fo=1, routed)           0.746    19.734    core_0/mem_h2_0/a_dout_reg[12]_i_5_n_0
    SLICE_X23Y172        LUT6 (Prop_lut6_I5_O)        0.239    19.973 r  core_0/mem_h2_0/a_dout[12]_i_1/O
                         net (fo=1, routed)           0.000    19.973    core_0/mem_h2_0/p_0_out[12]
    SLICE_X23Y172        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.227    39.097    core_0/mem_h2_0/clk_out
    SLICE_X23Y172        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[12]/C
                         clock pessimism              0.281    39.378    
                         clock uncertainty           -0.098    39.281    
    SLICE_X23Y172        FDRE (Setup_fdre_C_D)        0.030    39.311    core_0/mem_h2_0/a_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         39.311    
                         arrival time                         -19.973    
  -------------------------------------------------------------------
                         slack                                 19.338    

Slack (MET) :             19.396ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.370ns  (logic 1.929ns (9.470%)  route 18.441ns (90.530%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 39.104 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.403    -0.447    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.313    -0.134 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=21, routed)          1.888     1.754    core_0/h2_0/tos_c_reg[14]_0[1]
    SLICE_X19Y128        LUT2 (Prop_lut2_I0_O)        0.215     1.969 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=19, routed)          1.747     3.716    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.239     3.955 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.754     4.710    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I0_O)        0.097     4.807 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.533     5.339    core_0/h2_0/pc_n1
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.436 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       12.126    17.563    core_0/mem_h2_0/ram_reg_2048_2175_11_11/DPRA0
    SLICE_X36Y176        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    17.660 r  core_0/mem_h2_0/ram_reg_2048_2175_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.660    core_0/mem_h2_0/ram_reg_2048_2175_11_11/DPO1
    SLICE_X36Y176        MUXF7 (Prop_muxf7_I1_O)      0.160    17.820 r  core_0/mem_h2_0/ram_reg_2048_2175_11_11/F7.DP/O
                         net (fo=1, routed)           0.852    18.671    core_0/mem_h2_0/ram_reg_2048_2175_11_11_n_0
    SLICE_X21Y180        LUT6 (Prop_lut6_I5_O)        0.215    18.886 r  core_0/mem_h2_0/a_dout[11]_i_22/O
                         net (fo=1, routed)           0.000    18.886    core_0/mem_h2_0/a_dout[11]_i_22_n_0
    SLICE_X21Y180        MUXF7 (Prop_muxf7_I0_O)      0.181    19.067 r  core_0/mem_h2_0/a_dout_reg[11]_i_10/O
                         net (fo=1, routed)           0.000    19.067    core_0/mem_h2_0/a_dout_reg[11]_i_10_n_0
    SLICE_X21Y180        MUXF8 (Prop_muxf8_I0_O)      0.076    19.143 r  core_0/mem_h2_0/a_dout_reg[11]_i_4/O
                         net (fo=1, routed)           0.541    19.685    core_0/mem_h2_0/a_dout_reg[11]_i_4_n_0
    SLICE_X21Y183        LUT6 (Prop_lut6_I3_O)        0.239    19.924 r  core_0/mem_h2_0/a_dout[11]_i_1/O
                         net (fo=1, routed)           0.000    19.924    core_0/mem_h2_0/p_0_out[11]
    SLICE_X21Y183        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.234    39.104    core_0/mem_h2_0/clk_out
    SLICE_X21Y183        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/C
                         clock pessimism              0.281    39.385    
                         clock uncertainty           -0.098    39.288    
    SLICE_X21Y183        FDRE (Setup_fdre_C_D)        0.032    39.320    core_0/mem_h2_0/a_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         39.320    
                         arrival time                         -19.924    
  -------------------------------------------------------------------
                         slack                                 19.396    

Slack (MET) :             19.601ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        20.169ns  (logic 1.907ns (9.455%)  route 18.262ns (90.545%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.890ns = ( 39.110 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.403    -0.447    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.313    -0.134 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=21, routed)          1.888     1.754    core_0/h2_0/tos_c_reg[14]_0[1]
    SLICE_X19Y128        LUT2 (Prop_lut2_I0_O)        0.215     1.969 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=19, routed)          1.747     3.716    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.239     3.955 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.754     4.710    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I0_O)        0.097     4.807 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.533     5.339    core_0/h2_0/pc_n1
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.436 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       11.451    16.887    core_0/mem_h2_0/ram_reg_7424_7551_13_13/DPRA0
    SLICE_X6Y204         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    16.984 r  core_0/mem_h2_0/ram_reg_7424_7551_13_13/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.984    core_0/mem_h2_0/ram_reg_7424_7551_13_13/DPO1
    SLICE_X6Y204         MUXF7 (Prop_muxf7_I1_O)      0.160    17.144 r  core_0/mem_h2_0/ram_reg_7424_7551_13_13/F7.DP/O
                         net (fo=1, routed)           1.111    18.255    core_0/mem_h2_0/ram_reg_7424_7551_13_13_n_0
    SLICE_X7Y197         LUT6 (Prop_lut6_I1_O)        0.215    18.470 r  core_0/mem_h2_0/a_dout[13]_i_16/O
                         net (fo=1, routed)           0.000    18.470    core_0/mem_h2_0/a_dout[13]_i_16_n_0
    SLICE_X7Y197         MUXF7 (Prop_muxf7_I0_O)      0.163    18.633 r  core_0/mem_h2_0/a_dout_reg[13]_i_7/O
                         net (fo=1, routed)           0.000    18.633    core_0/mem_h2_0/a_dout_reg[13]_i_7_n_0
    SLICE_X7Y197         MUXF8 (Prop_muxf8_I1_O)      0.072    18.705 r  core_0/mem_h2_0/a_dout_reg[13]_i_2/O
                         net (fo=1, routed)           0.779    19.483    core_0/mem_h2_0/a_dout_reg[13]_i_2_n_0
    SLICE_X13Y189        LUT6 (Prop_lut6_I0_O)        0.239    19.722 r  core_0/mem_h2_0/a_dout[13]_i_1/O
                         net (fo=1, routed)           0.000    19.722    core_0/mem_h2_0/p_0_out[13]
    SLICE_X13Y189        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.240    39.110    core_0/mem_h2_0/clk_out
    SLICE_X13Y189        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[13]/C
                         clock pessimism              0.281    39.391    
                         clock uncertainty           -0.098    39.294    
    SLICE_X13Y189        FDRE (Setup_fdre_C_D)        0.030    39.324    core_0/mem_h2_0/a_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         39.324    
                         arrival time                         -19.722    
  -------------------------------------------------------------------
                         slack                                 19.601    

Slack (MET) :             19.637ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_6400_6527_1_1/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.860ns  (logic 1.912ns (9.627%)  route 17.948ns (90.373%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.872ns = ( 39.128 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.339    -0.511    core_0/h2_0/clk_out
    SLICE_X36Y135        FDCE                                         r  core_0/h2_0/tos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.393    -0.118 r  core_0/h2_0/tos_c_reg[3]/Q
                         net (fo=104, routed)         3.957     3.839    core_0/h2_0/io_daddr[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.097     3.936 r  core_0/h2_0/compare[equal]0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.936    core_0/h2_0/compare[equal]0_carry_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.348 r  core_0/h2_0/compare[equal]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.348    core_0/h2_0/compare[equal]0_carry_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.468 f  core_0/h2_0/compare[equal]0_carry__0/CO[1]
                         net (fo=13, routed)          1.020     5.489    core_0/mem_h2_0/CO[0]
    SLICE_X1Y120         LUT4 (Prop_lut4_I3_O)        0.263     5.752 f  core_0/mem_h2_0/tos_c[8]_i_11/O
                         net (fo=5, routed)           0.798     6.550    core_0/h2_0/tos_c_reg[8]_11
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.239     6.789 f  core_0/h2_0/tos_c[10]_i_7/O
                         net (fo=1, routed)           0.489     7.278    core_0/h2_0/tos_c[10]_i_7_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I3_O)        0.097     7.375 f  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=2, routed)           0.205     7.580    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.097     7.677 f  core_0/h2_0/ram_reg_128_255_0_0_i_3/O
                         net (fo=173, routed)         6.628    14.305    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    14.402 r  core_0/h2_0/ram_reg_1280_1407_0_0_i_2/O
                         net (fo=4, routed)           0.294    14.696    core_0/h2_0/ram_reg_1280_1407_0_0_i_2_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.097    14.793 r  core_0/h2_0/ram_reg_6400_6527_0_0_i_1/O
                         net (fo=64, routed)          4.557    19.350    core_0/mem_h2_0/ram_reg_6400_6527_1_1/WE
    SLICE_X18Y106        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_1_1/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.258    39.128    core_0/mem_h2_0/ram_reg_6400_6527_1_1/WCLK
    SLICE_X18Y106        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_1_1/DP.HIGH/CLK
                         clock pessimism              0.341    39.468    
                         clock uncertainty           -0.098    39.371    
    SLICE_X18Y106        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    38.987    core_0/mem_h2_0/ram_reg_6400_6527_1_1/DP.HIGH
  -------------------------------------------------------------------
                         required time                         38.987    
                         arrival time                         -19.350    
  -------------------------------------------------------------------
                         slack                                 19.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.189ns (67.864%)  route 0.089ns (32.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/Q
                         net (fo=2, routed)           0.089    -0.424    button_debouncer/debouncer[2].d_instance/timer/Q[1]
    SLICE_X0Y121         LUT4 (Prop_lut4_I2_O)        0.048    -0.376 r  button_debouncer/debouncer[2].d_instance/timer/rst_i_1__1/O
                         net (fo=1, routed)           0.000    -0.376    button_debouncer/debouncer[2].d_instance/timer_n_1
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.917    -0.897    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
                         clock pessimism              0.255    -0.642    
                         clock uncertainty            0.098    -0.544    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.107    -0.437    button_debouncer/debouncer[2].d_instance/rst_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[0].d_instance/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.189ns (66.417%)  route 0.096ns (33.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.646    -0.654    button_debouncer/debouncer[0].d_instance/clk_out
    SLICE_X4Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  button_debouncer/debouncer[0].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.096    -0.417    button_debouncer/debouncer[0].d_instance/timer/Q[0]
    SLICE_X5Y119         LUT4 (Prop_lut4_I3_O)        0.048    -0.369 r  button_debouncer/debouncer[0].d_instance/timer/rst_i_1__3/O
                         net (fo=1, routed)           0.000    -0.369    button_debouncer/debouncer[0].d_instance/timer_n_1
    SLICE_X5Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.918    -0.896    button_debouncer/debouncer[0].d_instance/clk_out
    SLICE_X5Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/rst_reg/C
                         clock pessimism              0.255    -0.641    
                         clock uncertainty            0.098    -0.543    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.107    -0.436    button_debouncer/debouncer[0].d_instance/rst_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/do_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/Q
                         net (fo=2, routed)           0.089    -0.424    button_debouncer/debouncer[2].d_instance/timer/Q[1]
    SLICE_X0Y121         LUT4 (Prop_lut4_I0_O)        0.045    -0.379 r  button_debouncer/debouncer[2].d_instance/timer/do_i_1__1/O
                         net (fo=1, routed)           0.000    -0.379    button_debouncer/debouncer[2].d_instance/timer_n_0
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/do_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.917    -0.897    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/do_reg/C
                         clock pessimism              0.255    -0.642    
                         clock uncertainty            0.098    -0.544    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.091    -0.453    button_debouncer/debouncer[2].d_instance/do_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.451%)  route 0.118ns (45.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y122         FDRE                                         r  button_debouncer/debouncer[2].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  button_debouncer/debouncer[2].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.118    -0.396    button_debouncer/debouncer[2].d_instance/ff_reg_n_0_[0]
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.917    -0.897    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/C
                         clock pessimism              0.256    -0.641    
                         clock uncertainty            0.098    -0.543    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.070    -0.473    button_debouncer/debouncer[2].d_instance/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X0Y122         FDRE                                         r  button_debouncer/debouncer[3].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  button_debouncer/debouncer[3].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.116    -0.397    button_debouncer/debouncer[3].d_instance/ff_reg_n_0_[0]
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[3].d_instance/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.917    -0.897    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[3].d_instance/ff_reg[1]/C
                         clock pessimism              0.256    -0.641    
                         clock uncertainty            0.098    -0.543    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.066    -0.477    button_debouncer/debouncer[3].d_instance/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[0].d_instance/do_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (66.059%)  route 0.096ns (33.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.646    -0.654    button_debouncer/debouncer[0].d_instance/clk_out
    SLICE_X4Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  button_debouncer/debouncer[0].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.096    -0.417    button_debouncer/debouncer[0].d_instance/timer/Q[0]
    SLICE_X5Y119         LUT4 (Prop_lut4_I1_O)        0.045    -0.372 r  button_debouncer/debouncer[0].d_instance/timer/do_i_1/O
                         net (fo=1, routed)           0.000    -0.372    button_debouncer/debouncer[0].d_instance/timer_n_0
    SLICE_X5Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/do_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.918    -0.896    button_debouncer/debouncer[0].d_instance/clk_out
    SLICE_X5Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/do_reg/C
                         clock pessimism              0.255    -0.641    
                         clock uncertainty            0.098    -0.543    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.091    -0.452    button_debouncer/debouncer[0].d_instance/do_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 core_0/edges/changes[0].d_instance/sin_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irq_in/r_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.227ns (78.163%)  route 0.063ns (21.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.615    -0.685    core_0/edges/changes[0].d_instance/clk_out
    SLICE_X23Y120        FDCE                                         r  core_0/edges/changes[0].d_instance/sin_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y120        FDCE (Prop_fdce_C_Q)         0.128    -0.557 f  core_0/edges/changes[0].d_instance/sin_1_reg/Q
                         net (fo=3, routed)           0.063    -0.493    core_0/edges/changes[7].d_instance/sin_1
    SLICE_X23Y120        LUT6 (Prop_lut6_I3_O)        0.099    -0.394 r  core_0/edges/changes[7].d_instance/r_c[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.394    core_0/irqh_0/irq_in/irq_edges
    SLICE_X23Y120        FDCE                                         r  core_0/irqh_0/irq_in/r_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.885    -0.929    core_0/irqh_0/irq_in/clk_out
    SLICE_X23Y120        FDCE                                         r  core_0/irqh_0/irq_in/r_c_reg[0]/C
                         clock pessimism              0.244    -0.685    
                         clock uncertainty            0.098    -0.587    
    SLICE_X23Y120        FDCE (Hold_fdce_C_D)         0.091    -0.496    core_0/irqh_0/irq_in/r_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uart_fifo_0/uart_core_0/baud_rx/div_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_rx/div_c_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.754%)  route 0.075ns (23.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.624    -0.676    uart_fifo_0/uart_core_0/baud_rx/clk_out
    SLICE_X22Y105        FDCE                                         r  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y105        FDCE (Prop_fdce_C_Q)         0.148    -0.528 r  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[2]/Q
                         net (fo=3, routed)           0.075    -0.453    uart_fifo_0/uart_core_0/baud_rx/div_c_reg[2]
    SLICE_X22Y105        LUT6 (Prop_lut6_I0_O)        0.098    -0.355 r  uart_fifo_0/uart_core_0/baud_rx/div_c[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.355    uart_fifo_0/uart_core_0/baud_rx/div_c[3]_i_1__0_n_0
    SLICE_X22Y105        FDCE                                         r  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.896    -0.918    uart_fifo_0/uart_core_0/baud_rx/clk_out
    SLICE_X22Y105        FDCE                                         r  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[3]/C
                         clock pessimism              0.242    -0.676    
                         clock uncertainty            0.098    -0.578    
    SLICE_X22Y105        FDCE (Hold_fdce_C_D)         0.121    -0.457    uart_fifo_0/uart_core_0/baud_rx/div_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core_0/edges/changes[2].d_instance/sin_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irc_in/r_c_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.246ns (75.469%)  route 0.080ns (24.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.611    -0.689    core_0/edges/changes[2].d_instance/clk_out
    SLICE_X22Y124        FDCE                                         r  core_0/edges/changes[2].d_instance/sin_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y124        FDCE (Prop_fdce_C_Q)         0.148    -0.541 r  core_0/edges/changes[2].d_instance/sin_0_reg/Q
                         net (fo=3, routed)           0.080    -0.461    core_0/edges/changes[2].d_instance/sin_0
    SLICE_X22Y124        LUT2 (Prop_lut2_I0_O)        0.098    -0.363 r  core_0/edges/changes[2].d_instance/r_c[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    core_0/irqh_0/irc_in/D[2]
    SLICE_X22Y124        FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.880    -0.934    core_0/irqh_0/irc_in/clk_out
    SLICE_X22Y124        FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[2]/C
                         clock pessimism              0.245    -0.689    
                         clock uncertainty            0.098    -0.591    
    SLICE_X22Y124        FDCE (Hold_fdce_C_D)         0.120    -0.471    core_0/irqh_0/irc_in/r_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 core_0/edges/changes[3].d_instance/sin_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irc_in/r_c_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.227ns (75.712%)  route 0.073ns (24.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.611    -0.689    core_0/edges/changes[3].d_instance/clk_out
    SLICE_X21Y125        FDCE                                         r  core_0/edges/changes[3].d_instance/sin_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDCE (Prop_fdce_C_Q)         0.128    -0.561 r  core_0/edges/changes[3].d_instance/sin_0_reg/Q
                         net (fo=3, routed)           0.073    -0.488    core_0/edges/changes[3].d_instance/sin_0
    SLICE_X21Y125        LUT2 (Prop_lut2_I0_O)        0.099    -0.389 r  core_0/edges/changes[3].d_instance/r_c[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.389    core_0/irqh_0/irc_in/D[3]
    SLICE_X21Y125        FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.880    -0.934    core_0/irqh_0/irc_in/clk_out
    SLICE_X21Y125        FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[3]/C
                         clock pessimism              0.245    -0.689    
                         clock uncertainty            0.098    -0.591    
    SLICE_X21Y125        FDCE (Hold_fdce_C_D)         0.091    -0.500    core_0/irqh_0/irc_in/r_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_gen_clk_wiz_0_0
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.240ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.319ns  (logic 1.912ns (9.410%)  route 18.407ns (90.590%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 39.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.339    -0.511    core_0/h2_0/clk_out
    SLICE_X36Y135        FDCE                                         r  core_0/h2_0/tos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.393    -0.118 r  core_0/h2_0/tos_c_reg[3]/Q
                         net (fo=104, routed)         3.957     3.839    core_0/h2_0/io_daddr[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.097     3.936 r  core_0/h2_0/compare[equal]0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.936    core_0/h2_0/compare[equal]0_carry_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.348 r  core_0/h2_0/compare[equal]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.348    core_0/h2_0/compare[equal]0_carry_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.468 f  core_0/h2_0/compare[equal]0_carry__0/CO[1]
                         net (fo=13, routed)          1.020     5.489    core_0/mem_h2_0/CO[0]
    SLICE_X1Y120         LUT4 (Prop_lut4_I3_O)        0.263     5.752 f  core_0/mem_h2_0/tos_c[8]_i_11/O
                         net (fo=5, routed)           0.798     6.550    core_0/h2_0/tos_c_reg[8]_11
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.239     6.789 f  core_0/h2_0/tos_c[10]_i_7/O
                         net (fo=1, routed)           0.489     7.278    core_0/h2_0/tos_c[10]_i_7_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I3_O)        0.097     7.375 f  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=2, routed)           0.205     7.580    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.097     7.677 f  core_0/h2_0/ram_reg_128_255_0_0_i_3/O
                         net (fo=173, routed)         6.628    14.305    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    14.402 r  core_0/h2_0/ram_reg_1280_1407_0_0_i_2/O
                         net (fo=4, routed)           0.294    14.696    core_0/h2_0/ram_reg_1280_1407_0_0_i_2_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.097    14.793 r  core_0/h2_0/ram_reg_6400_6527_0_0_i_1/O
                         net (fo=64, routed)          5.015    19.808    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WE
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.320    39.190    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WCLK
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.HIGH/CLK
                         clock pessimism              0.341    39.530    
                         clock uncertainty           -0.098    39.433    
    SLICE_X2Y102         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    39.049    core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.HIGH
  -------------------------------------------------------------------
                         required time                         39.049    
                         arrival time                         -19.808    
  -------------------------------------------------------------------
                         slack                                 19.240    

Slack (MET) :             19.240ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.319ns  (logic 1.912ns (9.410%)  route 18.407ns (90.590%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 39.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.339    -0.511    core_0/h2_0/clk_out
    SLICE_X36Y135        FDCE                                         r  core_0/h2_0/tos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.393    -0.118 r  core_0/h2_0/tos_c_reg[3]/Q
                         net (fo=104, routed)         3.957     3.839    core_0/h2_0/io_daddr[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.097     3.936 r  core_0/h2_0/compare[equal]0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.936    core_0/h2_0/compare[equal]0_carry_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.348 r  core_0/h2_0/compare[equal]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.348    core_0/h2_0/compare[equal]0_carry_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.468 f  core_0/h2_0/compare[equal]0_carry__0/CO[1]
                         net (fo=13, routed)          1.020     5.489    core_0/mem_h2_0/CO[0]
    SLICE_X1Y120         LUT4 (Prop_lut4_I3_O)        0.263     5.752 f  core_0/mem_h2_0/tos_c[8]_i_11/O
                         net (fo=5, routed)           0.798     6.550    core_0/h2_0/tos_c_reg[8]_11
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.239     6.789 f  core_0/h2_0/tos_c[10]_i_7/O
                         net (fo=1, routed)           0.489     7.278    core_0/h2_0/tos_c[10]_i_7_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I3_O)        0.097     7.375 f  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=2, routed)           0.205     7.580    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.097     7.677 f  core_0/h2_0/ram_reg_128_255_0_0_i_3/O
                         net (fo=173, routed)         6.628    14.305    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    14.402 r  core_0/h2_0/ram_reg_1280_1407_0_0_i_2/O
                         net (fo=4, routed)           0.294    14.696    core_0/h2_0/ram_reg_1280_1407_0_0_i_2_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.097    14.793 r  core_0/h2_0/ram_reg_6400_6527_0_0_i_1/O
                         net (fo=64, routed)          5.015    19.808    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WE
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.320    39.190    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WCLK
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.LOW/CLK
                         clock pessimism              0.341    39.530    
                         clock uncertainty           -0.098    39.433    
    SLICE_X2Y102         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    39.049    core_0/mem_h2_0/ram_reg_6400_6527_2_2/DP.LOW
  -------------------------------------------------------------------
                         required time                         39.049    
                         arrival time                         -19.808    
  -------------------------------------------------------------------
                         slack                                 19.240    

Slack (MET) :             19.240ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.319ns  (logic 1.912ns (9.410%)  route 18.407ns (90.590%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 39.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.339    -0.511    core_0/h2_0/clk_out
    SLICE_X36Y135        FDCE                                         r  core_0/h2_0/tos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.393    -0.118 r  core_0/h2_0/tos_c_reg[3]/Q
                         net (fo=104, routed)         3.957     3.839    core_0/h2_0/io_daddr[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.097     3.936 r  core_0/h2_0/compare[equal]0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.936    core_0/h2_0/compare[equal]0_carry_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.348 r  core_0/h2_0/compare[equal]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.348    core_0/h2_0/compare[equal]0_carry_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.468 f  core_0/h2_0/compare[equal]0_carry__0/CO[1]
                         net (fo=13, routed)          1.020     5.489    core_0/mem_h2_0/CO[0]
    SLICE_X1Y120         LUT4 (Prop_lut4_I3_O)        0.263     5.752 f  core_0/mem_h2_0/tos_c[8]_i_11/O
                         net (fo=5, routed)           0.798     6.550    core_0/h2_0/tos_c_reg[8]_11
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.239     6.789 f  core_0/h2_0/tos_c[10]_i_7/O
                         net (fo=1, routed)           0.489     7.278    core_0/h2_0/tos_c[10]_i_7_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I3_O)        0.097     7.375 f  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=2, routed)           0.205     7.580    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.097     7.677 f  core_0/h2_0/ram_reg_128_255_0_0_i_3/O
                         net (fo=173, routed)         6.628    14.305    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    14.402 r  core_0/h2_0/ram_reg_1280_1407_0_0_i_2/O
                         net (fo=4, routed)           0.294    14.696    core_0/h2_0/ram_reg_1280_1407_0_0_i_2_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.097    14.793 r  core_0/h2_0/ram_reg_6400_6527_0_0_i_1/O
                         net (fo=64, routed)          5.015    19.808    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WE
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.320    39.190    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WCLK
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.HIGH/CLK
                         clock pessimism              0.341    39.530    
                         clock uncertainty           -0.098    39.433    
    SLICE_X2Y102         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    39.049    core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.HIGH
  -------------------------------------------------------------------
                         required time                         39.049    
                         arrival time                         -19.808    
  -------------------------------------------------------------------
                         slack                                 19.240    

Slack (MET) :             19.240ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.319ns  (logic 1.912ns (9.410%)  route 18.407ns (90.590%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 39.190 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.339    -0.511    core_0/h2_0/clk_out
    SLICE_X36Y135        FDCE                                         r  core_0/h2_0/tos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.393    -0.118 r  core_0/h2_0/tos_c_reg[3]/Q
                         net (fo=104, routed)         3.957     3.839    core_0/h2_0/io_daddr[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.097     3.936 r  core_0/h2_0/compare[equal]0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.936    core_0/h2_0/compare[equal]0_carry_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.348 r  core_0/h2_0/compare[equal]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.348    core_0/h2_0/compare[equal]0_carry_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.468 f  core_0/h2_0/compare[equal]0_carry__0/CO[1]
                         net (fo=13, routed)          1.020     5.489    core_0/mem_h2_0/CO[0]
    SLICE_X1Y120         LUT4 (Prop_lut4_I3_O)        0.263     5.752 f  core_0/mem_h2_0/tos_c[8]_i_11/O
                         net (fo=5, routed)           0.798     6.550    core_0/h2_0/tos_c_reg[8]_11
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.239     6.789 f  core_0/h2_0/tos_c[10]_i_7/O
                         net (fo=1, routed)           0.489     7.278    core_0/h2_0/tos_c[10]_i_7_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I3_O)        0.097     7.375 f  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=2, routed)           0.205     7.580    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.097     7.677 f  core_0/h2_0/ram_reg_128_255_0_0_i_3/O
                         net (fo=173, routed)         6.628    14.305    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    14.402 r  core_0/h2_0/ram_reg_1280_1407_0_0_i_2/O
                         net (fo=4, routed)           0.294    14.696    core_0/h2_0/ram_reg_1280_1407_0_0_i_2_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.097    14.793 r  core_0/h2_0/ram_reg_6400_6527_0_0_i_1/O
                         net (fo=64, routed)          5.015    19.808    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WE
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.320    39.190    core_0/mem_h2_0/ram_reg_6400_6527_2_2/WCLK
    SLICE_X2Y102         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.LOW/CLK
                         clock pessimism              0.341    39.530    
                         clock uncertainty           -0.098    39.433    
    SLICE_X2Y102         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    39.049    core_0/mem_h2_0/ram_reg_6400_6527_2_2/SP.LOW
  -------------------------------------------------------------------
                         required time                         39.049    
                         arrival time                         -19.808    
  -------------------------------------------------------------------
                         slack                                 19.240    

Slack (MET) :             19.293ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.477ns  (logic 1.907ns (9.313%)  route 18.570ns (90.687%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.890ns = ( 39.110 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.403    -0.447    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.313    -0.134 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=21, routed)          1.888     1.754    core_0/h2_0/tos_c_reg[14]_0[1]
    SLICE_X19Y128        LUT2 (Prop_lut2_I0_O)        0.215     1.969 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=19, routed)          1.747     3.716    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.239     3.955 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.754     4.710    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I0_O)        0.097     4.807 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.533     5.339    core_0/h2_0/pc_n1
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.436 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       12.020    17.456    core_0/mem_h2_0/ram_reg_7424_7551_9_9/DPRA0
    SLICE_X6Y207         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    17.553 r  core_0/mem_h2_0/ram_reg_7424_7551_9_9/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.553    core_0/mem_h2_0/ram_reg_7424_7551_9_9/DPO1
    SLICE_X6Y207         MUXF7 (Prop_muxf7_I1_O)      0.160    17.713 r  core_0/mem_h2_0/ram_reg_7424_7551_9_9/F7.DP/O
                         net (fo=1, routed)           0.982    18.695    core_0/mem_h2_0/ram_reg_7424_7551_9_9_n_0
    SLICE_X7Y198         LUT6 (Prop_lut6_I1_O)        0.215    18.910 r  core_0/mem_h2_0/a_dout[9]_i_16/O
                         net (fo=1, routed)           0.000    18.910    core_0/mem_h2_0/a_dout[9]_i_16_n_0
    SLICE_X7Y198         MUXF7 (Prop_muxf7_I0_O)      0.163    19.073 r  core_0/mem_h2_0/a_dout_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    19.073    core_0/mem_h2_0/a_dout_reg[9]_i_7_n_0
    SLICE_X7Y198         MUXF8 (Prop_muxf8_I1_O)      0.072    19.145 r  core_0/mem_h2_0/a_dout_reg[9]_i_2/O
                         net (fo=1, routed)           0.646    19.792    core_0/mem_h2_0/a_dout_reg[9]_i_2_n_0
    SLICE_X9Y189         LUT6 (Prop_lut6_I0_O)        0.239    20.031 r  core_0/mem_h2_0/a_dout[9]_i_1/O
                         net (fo=1, routed)           0.000    20.031    core_0/mem_h2_0/p_0_out[9]
    SLICE_X9Y189         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.240    39.110    core_0/mem_h2_0/clk_out
    SLICE_X9Y189         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[9]/C
                         clock pessimism              0.281    39.391    
                         clock uncertainty           -0.098    39.294    
    SLICE_X9Y189         FDRE (Setup_fdre_C_D)        0.030    39.324    core_0/mem_h2_0/a_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         39.324    
                         arrival time                         -20.031    
  -------------------------------------------------------------------
                         slack                                 19.293    

Slack (MET) :             19.302ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.527ns  (logic 1.929ns (9.398%)  route 18.598ns (90.602%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.834ns = ( 39.166 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.403    -0.447    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.313    -0.134 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=21, routed)          1.888     1.754    core_0/h2_0/tos_c_reg[14]_0[1]
    SLICE_X19Y128        LUT2 (Prop_lut2_I0_O)        0.215     1.969 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=19, routed)          1.747     3.716    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.239     3.955 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.754     4.710    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I0_O)        0.097     4.807 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.533     5.339    core_0/h2_0/pc_n1
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.436 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       12.016    17.452    core_0/mem_h2_0/ram_reg_384_511_15_15/DPRA0
    SLICE_X6Y209         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    17.549 r  core_0/mem_h2_0/ram_reg_384_511_15_15/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.549    core_0/mem_h2_0/ram_reg_384_511_15_15/DPO1
    SLICE_X6Y209         MUXF7 (Prop_muxf7_I1_O)      0.160    17.709 r  core_0/mem_h2_0/ram_reg_384_511_15_15/F7.DP/O
                         net (fo=1, routed)           0.786    18.495    core_0/mem_h2_0/ram_reg_384_511_15_15_n_0
    SLICE_X7Y196         LUT6 (Prop_lut6_I0_O)        0.215    18.710 r  core_0/mem_h2_0/a_dout[15]_i_26/O
                         net (fo=1, routed)           0.000    18.710    core_0/mem_h2_0/a_dout[15]_i_26_n_0
    SLICE_X7Y196         MUXF7 (Prop_muxf7_I0_O)      0.181    18.891 r  core_0/mem_h2_0/a_dout_reg[15]_i_12/O
                         net (fo=1, routed)           0.000    18.891    core_0/mem_h2_0/a_dout_reg[15]_i_12_n_0
    SLICE_X7Y196         MUXF8 (Prop_muxf8_I0_O)      0.076    18.967 r  core_0/mem_h2_0/a_dout_reg[15]_i_5/O
                         net (fo=1, routed)           0.874    19.841    core_0/mem_h2_0/a_dout_reg[15]_i_5_n_0
    SLICE_X7Y184         LUT6 (Prop_lut6_I5_O)        0.239    20.080 r  core_0/mem_h2_0/a_dout[15]_i_1/O
                         net (fo=1, routed)           0.000    20.080    core_0/mem_h2_0/p_0_out[15]
    SLICE_X7Y184         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.296    39.166    core_0/mem_h2_0/clk_out
    SLICE_X7Y184         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/C
                         clock pessimism              0.281    39.447    
                         clock uncertainty           -0.098    39.350    
    SLICE_X7Y184         FDRE (Setup_fdre_C_D)        0.032    39.382    core_0/mem_h2_0/a_dout_reg[15]
  -------------------------------------------------------------------
                         required time                         39.382    
                         arrival time                         -20.080    
  -------------------------------------------------------------------
                         slack                                 19.302    

Slack (MET) :             19.338ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.420ns  (logic 1.907ns (9.339%)  route 18.513ns (90.661%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.903ns = ( 39.097 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.403    -0.447    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.313    -0.134 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=21, routed)          1.888     1.754    core_0/h2_0/tos_c_reg[14]_0[1]
    SLICE_X19Y128        LUT2 (Prop_lut2_I0_O)        0.215     1.969 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=19, routed)          1.747     3.716    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.239     3.955 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.754     4.710    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I0_O)        0.097     4.807 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.533     5.339    core_0/h2_0/pc_n1
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.436 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       12.019    17.455    core_0/mem_h2_0/ram_reg_1280_1407_12_12/DPRA0
    SLICE_X40Y179        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    17.552 r  core_0/mem_h2_0/ram_reg_1280_1407_12_12/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.552    core_0/mem_h2_0/ram_reg_1280_1407_12_12/DPO1
    SLICE_X40Y179        MUXF7 (Prop_muxf7_I1_O)      0.160    17.712 r  core_0/mem_h2_0/ram_reg_1280_1407_12_12/F7.DP/O
                         net (fo=1, routed)           0.826    18.538    core_0/mem_h2_0/ram_reg_1280_1407_12_12_n_0
    SLICE_X23Y181        LUT6 (Prop_lut6_I1_O)        0.215    18.753 r  core_0/mem_h2_0/a_dout[12]_i_28/O
                         net (fo=1, routed)           0.000    18.753    core_0/mem_h2_0/a_dout[12]_i_28_n_0
    SLICE_X23Y181        MUXF7 (Prop_muxf7_I0_O)      0.163    18.916 r  core_0/mem_h2_0/a_dout_reg[12]_i_13/O
                         net (fo=1, routed)           0.000    18.916    core_0/mem_h2_0/a_dout_reg[12]_i_13_n_0
    SLICE_X23Y181        MUXF8 (Prop_muxf8_I1_O)      0.072    18.988 r  core_0/mem_h2_0/a_dout_reg[12]_i_5/O
                         net (fo=1, routed)           0.746    19.734    core_0/mem_h2_0/a_dout_reg[12]_i_5_n_0
    SLICE_X23Y172        LUT6 (Prop_lut6_I5_O)        0.239    19.973 r  core_0/mem_h2_0/a_dout[12]_i_1/O
                         net (fo=1, routed)           0.000    19.973    core_0/mem_h2_0/p_0_out[12]
    SLICE_X23Y172        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.227    39.097    core_0/mem_h2_0/clk_out
    SLICE_X23Y172        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[12]/C
                         clock pessimism              0.281    39.378    
                         clock uncertainty           -0.098    39.281    
    SLICE_X23Y172        FDRE (Setup_fdre_C_D)        0.030    39.311    core_0/mem_h2_0/a_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         39.311    
                         arrival time                         -19.973    
  -------------------------------------------------------------------
                         slack                                 19.338    

Slack (MET) :             19.396ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.370ns  (logic 1.929ns (9.470%)  route 18.441ns (90.530%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 39.104 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.403    -0.447    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.313    -0.134 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=21, routed)          1.888     1.754    core_0/h2_0/tos_c_reg[14]_0[1]
    SLICE_X19Y128        LUT2 (Prop_lut2_I0_O)        0.215     1.969 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=19, routed)          1.747     3.716    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.239     3.955 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.754     4.710    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I0_O)        0.097     4.807 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.533     5.339    core_0/h2_0/pc_n1
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.436 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       12.126    17.563    core_0/mem_h2_0/ram_reg_2048_2175_11_11/DPRA0
    SLICE_X36Y176        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    17.660 r  core_0/mem_h2_0/ram_reg_2048_2175_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    17.660    core_0/mem_h2_0/ram_reg_2048_2175_11_11/DPO1
    SLICE_X36Y176        MUXF7 (Prop_muxf7_I1_O)      0.160    17.820 r  core_0/mem_h2_0/ram_reg_2048_2175_11_11/F7.DP/O
                         net (fo=1, routed)           0.852    18.671    core_0/mem_h2_0/ram_reg_2048_2175_11_11_n_0
    SLICE_X21Y180        LUT6 (Prop_lut6_I5_O)        0.215    18.886 r  core_0/mem_h2_0/a_dout[11]_i_22/O
                         net (fo=1, routed)           0.000    18.886    core_0/mem_h2_0/a_dout[11]_i_22_n_0
    SLICE_X21Y180        MUXF7 (Prop_muxf7_I0_O)      0.181    19.067 r  core_0/mem_h2_0/a_dout_reg[11]_i_10/O
                         net (fo=1, routed)           0.000    19.067    core_0/mem_h2_0/a_dout_reg[11]_i_10_n_0
    SLICE_X21Y180        MUXF8 (Prop_muxf8_I0_O)      0.076    19.143 r  core_0/mem_h2_0/a_dout_reg[11]_i_4/O
                         net (fo=1, routed)           0.541    19.685    core_0/mem_h2_0/a_dout_reg[11]_i_4_n_0
    SLICE_X21Y183        LUT6 (Prop_lut6_I3_O)        0.239    19.924 r  core_0/mem_h2_0/a_dout[11]_i_1/O
                         net (fo=1, routed)           0.000    19.924    core_0/mem_h2_0/p_0_out[11]
    SLICE_X21Y183        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.234    39.104    core_0/mem_h2_0/clk_out
    SLICE_X21Y183        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/C
                         clock pessimism              0.281    39.385    
                         clock uncertainty           -0.098    39.288    
    SLICE_X21Y183        FDRE (Setup_fdre_C_D)        0.032    39.320    core_0/mem_h2_0/a_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         39.320    
                         arrival time                         -19.924    
  -------------------------------------------------------------------
                         slack                                 19.396    

Slack (MET) :             19.601ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.169ns  (logic 1.907ns (9.455%)  route 18.262ns (90.545%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.890ns = ( 39.110 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.403    -0.447    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.313    -0.134 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=21, routed)          1.888     1.754    core_0/h2_0/tos_c_reg[14]_0[1]
    SLICE_X19Y128        LUT2 (Prop_lut2_I0_O)        0.215     1.969 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=19, routed)          1.747     3.716    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I3_O)        0.239     3.955 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.754     4.710    core_0/h2_0/tos_c_reg[2]_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I0_O)        0.097     4.807 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.533     5.339    core_0/h2_0/pc_n1
    SLICE_X11Y123        LUT5 (Prop_lut5_I1_O)        0.097     5.436 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       11.451    16.887    core_0/mem_h2_0/ram_reg_7424_7551_13_13/DPRA0
    SLICE_X6Y204         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    16.984 r  core_0/mem_h2_0/ram_reg_7424_7551_13_13/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.984    core_0/mem_h2_0/ram_reg_7424_7551_13_13/DPO1
    SLICE_X6Y204         MUXF7 (Prop_muxf7_I1_O)      0.160    17.144 r  core_0/mem_h2_0/ram_reg_7424_7551_13_13/F7.DP/O
                         net (fo=1, routed)           1.111    18.255    core_0/mem_h2_0/ram_reg_7424_7551_13_13_n_0
    SLICE_X7Y197         LUT6 (Prop_lut6_I1_O)        0.215    18.470 r  core_0/mem_h2_0/a_dout[13]_i_16/O
                         net (fo=1, routed)           0.000    18.470    core_0/mem_h2_0/a_dout[13]_i_16_n_0
    SLICE_X7Y197         MUXF7 (Prop_muxf7_I0_O)      0.163    18.633 r  core_0/mem_h2_0/a_dout_reg[13]_i_7/O
                         net (fo=1, routed)           0.000    18.633    core_0/mem_h2_0/a_dout_reg[13]_i_7_n_0
    SLICE_X7Y197         MUXF8 (Prop_muxf8_I1_O)      0.072    18.705 r  core_0/mem_h2_0/a_dout_reg[13]_i_2/O
                         net (fo=1, routed)           0.779    19.483    core_0/mem_h2_0/a_dout_reg[13]_i_2_n_0
    SLICE_X13Y189        LUT6 (Prop_lut6_I0_O)        0.239    19.722 r  core_0/mem_h2_0/a_dout[13]_i_1/O
                         net (fo=1, routed)           0.000    19.722    core_0/mem_h2_0/p_0_out[13]
    SLICE_X13Y189        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.240    39.110    core_0/mem_h2_0/clk_out
    SLICE_X13Y189        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[13]/C
                         clock pessimism              0.281    39.391    
                         clock uncertainty           -0.098    39.294    
    SLICE_X13Y189        FDRE (Setup_fdre_C_D)        0.030    39.324    core_0/mem_h2_0/a_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         39.324    
                         arrival time                         -19.722    
  -------------------------------------------------------------------
                         slack                                 19.601    

Slack (MET) :             19.637ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_6400_6527_1_1/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.860ns  (logic 1.912ns (9.627%)  route 17.948ns (90.373%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.872ns = ( 39.128 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.339    -0.511    core_0/h2_0/clk_out
    SLICE_X36Y135        FDCE                                         r  core_0/h2_0/tos_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.393    -0.118 r  core_0/h2_0/tos_c_reg[3]/Q
                         net (fo=104, routed)         3.957     3.839    core_0/h2_0/io_daddr[3]
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.097     3.936 r  core_0/h2_0/compare[equal]0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.936    core_0/h2_0/compare[equal]0_carry_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.348 r  core_0/h2_0/compare[equal]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.348    core_0/h2_0/compare[equal]0_carry_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.468 f  core_0/h2_0/compare[equal]0_carry__0/CO[1]
                         net (fo=13, routed)          1.020     5.489    core_0/mem_h2_0/CO[0]
    SLICE_X1Y120         LUT4 (Prop_lut4_I3_O)        0.263     5.752 f  core_0/mem_h2_0/tos_c[8]_i_11/O
                         net (fo=5, routed)           0.798     6.550    core_0/h2_0/tos_c_reg[8]_11
    SLICE_X3Y126         LUT6 (Prop_lut6_I2_O)        0.239     6.789 f  core_0/h2_0/tos_c[10]_i_7/O
                         net (fo=1, routed)           0.489     7.278    core_0/h2_0/tos_c[10]_i_7_n_0
    SLICE_X3Y126         LUT5 (Prop_lut5_I3_O)        0.097     7.375 f  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=2, routed)           0.205     7.580    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.097     7.677 f  core_0/h2_0/ram_reg_128_255_0_0_i_3/O
                         net (fo=173, routed)         6.628    14.305    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X4Y172         LUT2 (Prop_lut2_I0_O)        0.097    14.402 r  core_0/h2_0/ram_reg_1280_1407_0_0_i_2/O
                         net (fo=4, routed)           0.294    14.696    core_0/h2_0/ram_reg_1280_1407_0_0_i_2_n_0
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.097    14.793 r  core_0/h2_0/ram_reg_6400_6527_0_0_i_1/O
                         net (fo=64, routed)          4.557    19.350    core_0/mem_h2_0/ram_reg_6400_6527_1_1/WE
    SLICE_X18Y106        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_1_1/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.258    39.128    core_0/mem_h2_0/ram_reg_6400_6527_1_1/WCLK
    SLICE_X18Y106        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_6400_6527_1_1/DP.HIGH/CLK
                         clock pessimism              0.341    39.468    
                         clock uncertainty           -0.098    39.371    
    SLICE_X18Y106        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    38.987    core_0/mem_h2_0/ram_reg_6400_6527_1_1/DP.HIGH
  -------------------------------------------------------------------
                         required time                         38.987    
                         arrival time                         -19.350    
  -------------------------------------------------------------------
                         slack                                 19.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.189ns (67.864%)  route 0.089ns (32.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/Q
                         net (fo=2, routed)           0.089    -0.424    button_debouncer/debouncer[2].d_instance/timer/Q[1]
    SLICE_X0Y121         LUT4 (Prop_lut4_I2_O)        0.048    -0.376 r  button_debouncer/debouncer[2].d_instance/timer/rst_i_1__1/O
                         net (fo=1, routed)           0.000    -0.376    button_debouncer/debouncer[2].d_instance/timer_n_1
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.917    -0.897    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
                         clock pessimism              0.255    -0.642    
                         clock uncertainty            0.098    -0.544    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.107    -0.437    button_debouncer/debouncer[2].d_instance/rst_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[0].d_instance/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.189ns (66.417%)  route 0.096ns (33.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.646    -0.654    button_debouncer/debouncer[0].d_instance/clk_out
    SLICE_X4Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  button_debouncer/debouncer[0].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.096    -0.417    button_debouncer/debouncer[0].d_instance/timer/Q[0]
    SLICE_X5Y119         LUT4 (Prop_lut4_I3_O)        0.048    -0.369 r  button_debouncer/debouncer[0].d_instance/timer/rst_i_1__3/O
                         net (fo=1, routed)           0.000    -0.369    button_debouncer/debouncer[0].d_instance/timer_n_1
    SLICE_X5Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.918    -0.896    button_debouncer/debouncer[0].d_instance/clk_out
    SLICE_X5Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/rst_reg/C
                         clock pessimism              0.255    -0.641    
                         clock uncertainty            0.098    -0.543    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.107    -0.436    button_debouncer/debouncer[0].d_instance/rst_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/do_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/Q
                         net (fo=2, routed)           0.089    -0.424    button_debouncer/debouncer[2].d_instance/timer/Q[1]
    SLICE_X0Y121         LUT4 (Prop_lut4_I0_O)        0.045    -0.379 r  button_debouncer/debouncer[2].d_instance/timer/do_i_1__1/O
                         net (fo=1, routed)           0.000    -0.379    button_debouncer/debouncer[2].d_instance/timer_n_0
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/do_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.917    -0.897    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/do_reg/C
                         clock pessimism              0.255    -0.642    
                         clock uncertainty            0.098    -0.544    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.091    -0.453    button_debouncer/debouncer[2].d_instance/do_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.451%)  route 0.118ns (45.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y122         FDRE                                         r  button_debouncer/debouncer[2].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  button_debouncer/debouncer[2].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.118    -0.396    button_debouncer/debouncer[2].d_instance/ff_reg_n_0_[0]
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.917    -0.897    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/ff_reg[1]/C
                         clock pessimism              0.256    -0.641    
                         clock uncertainty            0.098    -0.543    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.070    -0.473    button_debouncer/debouncer[2].d_instance/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X0Y122         FDRE                                         r  button_debouncer/debouncer[3].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  button_debouncer/debouncer[3].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.116    -0.397    button_debouncer/debouncer[3].d_instance/ff_reg_n_0_[0]
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[3].d_instance/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.917    -0.897    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X1Y121         FDRE                                         r  button_debouncer/debouncer[3].d_instance/ff_reg[1]/C
                         clock pessimism              0.256    -0.641    
                         clock uncertainty            0.098    -0.543    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.066    -0.477    button_debouncer/debouncer[3].d_instance/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[0].d_instance/do_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (66.059%)  route 0.096ns (33.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.646    -0.654    button_debouncer/debouncer[0].d_instance/clk_out
    SLICE_X4Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  button_debouncer/debouncer[0].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.096    -0.417    button_debouncer/debouncer[0].d_instance/timer/Q[0]
    SLICE_X5Y119         LUT4 (Prop_lut4_I1_O)        0.045    -0.372 r  button_debouncer/debouncer[0].d_instance/timer/do_i_1/O
                         net (fo=1, routed)           0.000    -0.372    button_debouncer/debouncer[0].d_instance/timer_n_0
    SLICE_X5Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/do_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.918    -0.896    button_debouncer/debouncer[0].d_instance/clk_out
    SLICE_X5Y119         FDRE                                         r  button_debouncer/debouncer[0].d_instance/do_reg/C
                         clock pessimism              0.255    -0.641    
                         clock uncertainty            0.098    -0.543    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.091    -0.452    button_debouncer/debouncer[0].d_instance/do_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 core_0/edges/changes[0].d_instance/sin_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irq_in/r_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.227ns (78.163%)  route 0.063ns (21.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.615    -0.685    core_0/edges/changes[0].d_instance/clk_out
    SLICE_X23Y120        FDCE                                         r  core_0/edges/changes[0].d_instance/sin_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y120        FDCE (Prop_fdce_C_Q)         0.128    -0.557 f  core_0/edges/changes[0].d_instance/sin_1_reg/Q
                         net (fo=3, routed)           0.063    -0.493    core_0/edges/changes[7].d_instance/sin_1
    SLICE_X23Y120        LUT6 (Prop_lut6_I3_O)        0.099    -0.394 r  core_0/edges/changes[7].d_instance/r_c[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.394    core_0/irqh_0/irq_in/irq_edges
    SLICE_X23Y120        FDCE                                         r  core_0/irqh_0/irq_in/r_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.885    -0.929    core_0/irqh_0/irq_in/clk_out
    SLICE_X23Y120        FDCE                                         r  core_0/irqh_0/irq_in/r_c_reg[0]/C
                         clock pessimism              0.244    -0.685    
                         clock uncertainty            0.098    -0.587    
    SLICE_X23Y120        FDCE (Hold_fdce_C_D)         0.091    -0.496    core_0/irqh_0/irq_in/r_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uart_fifo_0/uart_core_0/baud_rx/div_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_rx/div_c_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.754%)  route 0.075ns (23.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.624    -0.676    uart_fifo_0/uart_core_0/baud_rx/clk_out
    SLICE_X22Y105        FDCE                                         r  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y105        FDCE (Prop_fdce_C_Q)         0.148    -0.528 r  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[2]/Q
                         net (fo=3, routed)           0.075    -0.453    uart_fifo_0/uart_core_0/baud_rx/div_c_reg[2]
    SLICE_X22Y105        LUT6 (Prop_lut6_I0_O)        0.098    -0.355 r  uart_fifo_0/uart_core_0/baud_rx/div_c[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.355    uart_fifo_0/uart_core_0/baud_rx/div_c[3]_i_1__0_n_0
    SLICE_X22Y105        FDCE                                         r  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.896    -0.918    uart_fifo_0/uart_core_0/baud_rx/clk_out
    SLICE_X22Y105        FDCE                                         r  uart_fifo_0/uart_core_0/baud_rx/div_c_reg[3]/C
                         clock pessimism              0.242    -0.676    
                         clock uncertainty            0.098    -0.578    
    SLICE_X22Y105        FDCE (Hold_fdce_C_D)         0.121    -0.457    uart_fifo_0/uart_core_0/baud_rx/div_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core_0/edges/changes[2].d_instance/sin_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irc_in/r_c_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.246ns (75.469%)  route 0.080ns (24.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.611    -0.689    core_0/edges/changes[2].d_instance/clk_out
    SLICE_X22Y124        FDCE                                         r  core_0/edges/changes[2].d_instance/sin_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y124        FDCE (Prop_fdce_C_Q)         0.148    -0.541 r  core_0/edges/changes[2].d_instance/sin_0_reg/Q
                         net (fo=3, routed)           0.080    -0.461    core_0/edges/changes[2].d_instance/sin_0
    SLICE_X22Y124        LUT2 (Prop_lut2_I0_O)        0.098    -0.363 r  core_0/edges/changes[2].d_instance/r_c[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    core_0/irqh_0/irc_in/D[2]
    SLICE_X22Y124        FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.880    -0.934    core_0/irqh_0/irc_in/clk_out
    SLICE_X22Y124        FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[2]/C
                         clock pessimism              0.245    -0.689    
                         clock uncertainty            0.098    -0.591    
    SLICE_X22Y124        FDCE (Hold_fdce_C_D)         0.120    -0.471    core_0/irqh_0/irc_in/r_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 core_0/edges/changes[3].d_instance/sin_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irc_in/r_c_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.227ns (75.712%)  route 0.073ns (24.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.611    -0.689    core_0/edges/changes[3].d_instance/clk_out
    SLICE_X21Y125        FDCE                                         r  core_0/edges/changes[3].d_instance/sin_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDCE (Prop_fdce_C_Q)         0.128    -0.561 r  core_0/edges/changes[3].d_instance/sin_0_reg/Q
                         net (fo=3, routed)           0.073    -0.488    core_0/edges/changes[3].d_instance/sin_0
    SLICE_X21Y125        LUT2 (Prop_lut2_I0_O)        0.099    -0.389 r  core_0/edges/changes[3].d_instance/r_c[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.389    core_0/irqh_0/irc_in/D[3]
    SLICE_X21Y125        FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.880    -0.934    core_0/irqh_0/irc_in/clk_out
    SLICE_X21Y125        FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[3]/C
                         clock pessimism              0.245    -0.689    
                         clock uncertainty            0.098    -0.591    
    SLICE_X21Y125        FDCE (Hold_fdce_C_D)         0.091    -0.500    core_0/irqh_0/irc_in/r_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clock_gen_clk_wiz_0_0
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.014ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 0.535ns (11.602%)  route 4.076ns (88.398%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 39.179 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.653     4.114    core_0/h2_0/rst
    SLICE_X5Y129         FDCE                                         f  core_0/h2_0/tos_c_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.309    39.179    core_0/h2_0/clk_out
    SLICE_X5Y129         FDCE                                         r  core_0/h2_0/tos_c_reg[7]/C
                         clock pessimism              0.341    39.519    
                         clock uncertainty           -0.098    39.422    
    SLICE_X5Y129         FDCE (Recov_fdce_C_CLR)     -0.293    39.129    core_0/h2_0/tos_c_reg[7]
  -------------------------------------------------------------------
                         required time                         39.129    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                 35.014    

Slack (MET) :             35.118ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/pc_c_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.535ns (11.875%)  route 3.970ns (88.125%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.823ns = ( 39.177 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.547     4.008    core_0/h2_0/rst
    SLICE_X4Y128         FDCE                                         f  core_0/h2_0/pc_c_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.307    39.177    core_0/h2_0/clk_out
    SLICE_X4Y128         FDCE                                         r  core_0/h2_0/pc_c_reg[9]/C
                         clock pessimism              0.341    39.517    
                         clock uncertainty           -0.098    39.420    
    SLICE_X4Y128         FDCE (Recov_fdce_C_CLR)     -0.293    39.127    core_0/h2_0/pc_c_reg[9]
  -------------------------------------------------------------------
                         required time                         39.127    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 35.118    

Slack (MET) :             35.239ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.535ns (12.209%)  route 3.847ns (87.791%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.424     3.885    core_0/h2_0/rst
    SLICE_X0Y125         FDCE                                         f  core_0/h2_0/tos_c_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.305    39.175    core_0/h2_0/clk_out
    SLICE_X0Y125         FDCE                                         r  core_0/h2_0/tos_c_reg[12]/C
                         clock pessimism              0.341    39.515    
                         clock uncertainty           -0.098    39.418    
    SLICE_X0Y125         FDCE (Recov_fdce_C_CLR)     -0.293    39.125    core_0/h2_0/tos_c_reg[12]
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                 35.239    

Slack (MET) :             35.243ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.535ns (12.218%)  route 3.844ns (87.782%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.421     3.882    core_0/h2_0/rst
    SLICE_X1Y125         FDCE                                         f  core_0/h2_0/tos_c_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.305    39.175    core_0/h2_0/clk_out
    SLICE_X1Y125         FDCE                                         r  core_0/h2_0/tos_c_reg[10]/C
                         clock pessimism              0.341    39.515    
                         clock uncertainty           -0.098    39.418    
    SLICE_X1Y125         FDCE (Recov_fdce_C_CLR)     -0.293    39.125    core_0/h2_0/tos_c_reg[10]
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                          -3.882    
  -------------------------------------------------------------------
                         slack                                 35.243    

Slack (MET) :             35.290ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/pc_c_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.535ns (12.528%)  route 3.735ns (87.472%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 39.114 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.313     3.774    core_0/h2_0/rst
    SLICE_X11Y125        FDCE                                         f  core_0/h2_0/pc_c_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.244    39.114    core_0/h2_0/clk_out
    SLICE_X11Y125        FDCE                                         r  core_0/h2_0/pc_c_reg[11]/C
                         clock pessimism              0.341    39.454    
                         clock uncertainty           -0.098    39.357    
    SLICE_X11Y125        FDCE (Recov_fdce_C_CLR)     -0.293    39.064    core_0/h2_0/pc_c_reg[11]
  -------------------------------------------------------------------
                         required time                         39.064    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                 35.290    

Slack (MET) :             35.311ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.535ns (12.407%)  route 3.777ns (87.593%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 39.111 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.354     3.815    core_0/h2_0/rst
    SLICE_X36Y137        FDCE                                         f  core_0/h2_0/tos_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.241    39.111    core_0/h2_0/clk_out
    SLICE_X36Y137        FDCE                                         r  core_0/h2_0/tos_c_reg[4]/C
                         clock pessimism              0.341    39.451    
                         clock uncertainty           -0.098    39.354    
    SLICE_X36Y137        FDCE (Recov_fdce_C_CLR)     -0.227    39.127    core_0/h2_0/tos_c_reg[4]
  -------------------------------------------------------------------
                         required time                         39.127    
                         arrival time                          -3.815    
  -------------------------------------------------------------------
                         slack                                 35.311    

Slack (MET) :             35.311ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.535ns (12.407%)  route 3.777ns (87.593%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 39.111 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.354     3.815    core_0/h2_0/rst
    SLICE_X36Y137        FDCE                                         f  core_0/h2_0/tos_c_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.241    39.111    core_0/h2_0/clk_out
    SLICE_X36Y137        FDCE                                         r  core_0/h2_0/tos_c_reg[5]/C
                         clock pessimism              0.341    39.451    
                         clock uncertainty           -0.098    39.354    
    SLICE_X36Y137        FDCE (Recov_fdce_C_CLR)     -0.227    39.127    core_0/h2_0/tos_c_reg[5]
  -------------------------------------------------------------------
                         required time                         39.127    
                         arrival time                          -3.815    
  -------------------------------------------------------------------
                         slack                                 35.311    

Slack (MET) :             35.346ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.535ns (12.514%)  route 3.740ns (87.486%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.317     3.778    core_0/h2_0/rst
    SLICE_X3Y125         FDCE                                         f  core_0/h2_0/tos_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.305    39.175    core_0/h2_0/clk_out
    SLICE_X3Y125         FDCE                                         r  core_0/h2_0/tos_c_reg[13]/C
                         clock pessimism              0.341    39.515    
                         clock uncertainty           -0.098    39.418    
    SLICE_X3Y125         FDCE (Recov_fdce_C_CLR)     -0.293    39.125    core_0/h2_0/tos_c_reg[13]
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                 35.346    

Slack (MET) :             35.435ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/pc_c_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.535ns (12.779%)  route 3.651ns (87.221%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.229     3.690    core_0/h2_0/rst
    SLICE_X5Y126         FDCE                                         f  core_0/h2_0/pc_c_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.305    39.175    core_0/h2_0/clk_out
    SLICE_X5Y126         FDCE                                         r  core_0/h2_0/pc_c_reg[7]/C
                         clock pessimism              0.341    39.515    
                         clock uncertainty           -0.098    39.418    
    SLICE_X5Y126         FDCE (Recov_fdce_C_CLR)     -0.293    39.125    core_0/h2_0/pc_c_reg[7]
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                 35.435    

Slack (MET) :             35.461ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.535ns (12.858%)  route 3.626ns (87.142%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.203     3.664    core_0/h2_0/rst
    SLICE_X3Y124         FDCE                                         f  core_0/h2_0/tos_c_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.305    39.175    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
                         clock pessimism              0.341    39.515    
                         clock uncertainty           -0.098    39.418    
    SLICE_X3Y124         FDCE (Recov_fdce_C_CLR)     -0.293    39.125    core_0/h2_0/tos_c_reg[14]
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                          -3.664    
  -------------------------------------------------------------------
                         slack                                 35.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.428%)  route 0.174ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.174    -0.371    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X18Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X18Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[16]/C
                         clock pessimism              0.280    -0.636    
    SLICE_X18Y105        FDCE (Remov_fdce_C_CLR)     -0.121    -0.757    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[16]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.428%)  route 0.174ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.174    -0.371    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X18Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X18Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[17]/C
                         clock pessimism              0.280    -0.636    
    SLICE_X18Y105        FDCE (Remov_fdce_C_CLR)     -0.121    -0.757    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[17]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.428%)  route 0.174ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.174    -0.371    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X18Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X18Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[18]/C
                         clock pessimism              0.280    -0.636    
    SLICE_X18Y105        FDCE (Remov_fdce_C_CLR)     -0.121    -0.757    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[18]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.428%)  route 0.174ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.174    -0.371    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X18Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X18Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[19]/C
                         clock pessimism              0.280    -0.636    
    SLICE_X18Y105        FDCE (Remov_fdce_C_CLR)     -0.121    -0.757    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[19]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.085%)  route 0.184ns (58.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128    -0.527 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.184    -0.343    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X1Y115         FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.923    -0.891    button_debouncer/debouncer[2].d_instance/timer/clk_out
    SLICE_X1Y115         FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[14]/C
                         clock pessimism              0.256    -0.635    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.146    -0.781    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[14]
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.085%)  route 0.184ns (58.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128    -0.527 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.184    -0.343    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X1Y115         FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.923    -0.891    button_debouncer/debouncer[2].d_instance/timer/clk_out
    SLICE_X1Y115         FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[15]/C
                         clock pessimism              0.256    -0.635    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.146    -0.781    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[15]
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.085%)  route 0.184ns (58.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128    -0.527 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.184    -0.343    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X1Y115         FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.923    -0.891    button_debouncer/debouncer[2].d_instance/timer/clk_out
    SLICE_X1Y115         FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[16]/C
                         clock pessimism              0.256    -0.635    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.146    -0.781    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[16]
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.085%)  route 0.184ns (58.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128    -0.527 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.184    -0.343    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X1Y115         FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.923    -0.891    button_debouncer/debouncer[2].d_instance/timer/clk_out
    SLICE_X1Y115         FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[17]/C
                         clock pessimism              0.256    -0.635    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.146    -0.781    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[17]
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.746%)  route 0.202ns (61.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.202    -0.342    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X17Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X17Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[0]/C
                         clock pessimism              0.280    -0.636    
    SLICE_X17Y105        FDCE (Remov_fdce_C_CLR)     -0.146    -0.782    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.746%)  route 0.202ns (61.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.202    -0.342    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X17Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X17Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[1]/C
                         clock pessimism              0.280    -0.636    
    SLICE_X17Y105        FDCE (Remov_fdce_C_CLR)     -0.146    -0.782    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[1]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.439    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clock_gen_clk_wiz_0_0_1
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.014ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 0.535ns (11.602%)  route 4.076ns (88.398%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 39.179 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.653     4.114    core_0/h2_0/rst
    SLICE_X5Y129         FDCE                                         f  core_0/h2_0/tos_c_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.309    39.179    core_0/h2_0/clk_out
    SLICE_X5Y129         FDCE                                         r  core_0/h2_0/tos_c_reg[7]/C
                         clock pessimism              0.341    39.519    
                         clock uncertainty           -0.098    39.422    
    SLICE_X5Y129         FDCE (Recov_fdce_C_CLR)     -0.293    39.129    core_0/h2_0/tos_c_reg[7]
  -------------------------------------------------------------------
                         required time                         39.129    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                 35.014    

Slack (MET) :             35.118ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/pc_c_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.535ns (11.875%)  route 3.970ns (88.125%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.823ns = ( 39.177 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.547     4.008    core_0/h2_0/rst
    SLICE_X4Y128         FDCE                                         f  core_0/h2_0/pc_c_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.307    39.177    core_0/h2_0/clk_out
    SLICE_X4Y128         FDCE                                         r  core_0/h2_0/pc_c_reg[9]/C
                         clock pessimism              0.341    39.517    
                         clock uncertainty           -0.098    39.420    
    SLICE_X4Y128         FDCE (Recov_fdce_C_CLR)     -0.293    39.127    core_0/h2_0/pc_c_reg[9]
  -------------------------------------------------------------------
                         required time                         39.127    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 35.118    

Slack (MET) :             35.239ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.535ns (12.209%)  route 3.847ns (87.791%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.424     3.885    core_0/h2_0/rst
    SLICE_X0Y125         FDCE                                         f  core_0/h2_0/tos_c_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.305    39.175    core_0/h2_0/clk_out
    SLICE_X0Y125         FDCE                                         r  core_0/h2_0/tos_c_reg[12]/C
                         clock pessimism              0.341    39.515    
                         clock uncertainty           -0.098    39.418    
    SLICE_X0Y125         FDCE (Recov_fdce_C_CLR)     -0.293    39.125    core_0/h2_0/tos_c_reg[12]
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                 35.239    

Slack (MET) :             35.243ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.535ns (12.218%)  route 3.844ns (87.782%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.421     3.882    core_0/h2_0/rst
    SLICE_X1Y125         FDCE                                         f  core_0/h2_0/tos_c_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.305    39.175    core_0/h2_0/clk_out
    SLICE_X1Y125         FDCE                                         r  core_0/h2_0/tos_c_reg[10]/C
                         clock pessimism              0.341    39.515    
                         clock uncertainty           -0.098    39.418    
    SLICE_X1Y125         FDCE (Recov_fdce_C_CLR)     -0.293    39.125    core_0/h2_0/tos_c_reg[10]
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                          -3.882    
  -------------------------------------------------------------------
                         slack                                 35.243    

Slack (MET) :             35.290ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/pc_c_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.535ns (12.528%)  route 3.735ns (87.472%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 39.114 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.313     3.774    core_0/h2_0/rst
    SLICE_X11Y125        FDCE                                         f  core_0/h2_0/pc_c_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.244    39.114    core_0/h2_0/clk_out
    SLICE_X11Y125        FDCE                                         r  core_0/h2_0/pc_c_reg[11]/C
                         clock pessimism              0.341    39.454    
                         clock uncertainty           -0.098    39.357    
    SLICE_X11Y125        FDCE (Recov_fdce_C_CLR)     -0.293    39.064    core_0/h2_0/pc_c_reg[11]
  -------------------------------------------------------------------
                         required time                         39.064    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                 35.290    

Slack (MET) :             35.311ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.535ns (12.407%)  route 3.777ns (87.593%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 39.111 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.354     3.815    core_0/h2_0/rst
    SLICE_X36Y137        FDCE                                         f  core_0/h2_0/tos_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.241    39.111    core_0/h2_0/clk_out
    SLICE_X36Y137        FDCE                                         r  core_0/h2_0/tos_c_reg[4]/C
                         clock pessimism              0.341    39.451    
                         clock uncertainty           -0.098    39.354    
    SLICE_X36Y137        FDCE (Recov_fdce_C_CLR)     -0.227    39.127    core_0/h2_0/tos_c_reg[4]
  -------------------------------------------------------------------
                         required time                         39.127    
                         arrival time                          -3.815    
  -------------------------------------------------------------------
                         slack                                 35.311    

Slack (MET) :             35.311ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.535ns (12.407%)  route 3.777ns (87.593%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 39.111 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.354     3.815    core_0/h2_0/rst
    SLICE_X36Y137        FDCE                                         f  core_0/h2_0/tos_c_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.241    39.111    core_0/h2_0/clk_out
    SLICE_X36Y137        FDCE                                         r  core_0/h2_0/tos_c_reg[5]/C
                         clock pessimism              0.341    39.451    
                         clock uncertainty           -0.098    39.354    
    SLICE_X36Y137        FDCE (Recov_fdce_C_CLR)     -0.227    39.127    core_0/h2_0/tos_c_reg[5]
  -------------------------------------------------------------------
                         required time                         39.127    
                         arrival time                          -3.815    
  -------------------------------------------------------------------
                         slack                                 35.311    

Slack (MET) :             35.346ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.535ns (12.514%)  route 3.740ns (87.486%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.317     3.778    core_0/h2_0/rst
    SLICE_X3Y125         FDCE                                         f  core_0/h2_0/tos_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.305    39.175    core_0/h2_0/clk_out
    SLICE_X3Y125         FDCE                                         r  core_0/h2_0/tos_c_reg[13]/C
                         clock pessimism              0.341    39.515    
                         clock uncertainty           -0.098    39.418    
    SLICE_X3Y125         FDCE (Recov_fdce_C_CLR)     -0.293    39.125    core_0/h2_0/tos_c_reg[13]
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                 35.346    

Slack (MET) :             35.435ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/pc_c_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.535ns (12.779%)  route 3.651ns (87.221%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.229     3.690    core_0/h2_0/rst
    SLICE_X5Y126         FDCE                                         f  core_0/h2_0/pc_c_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.305    39.175    core_0/h2_0/clk_out
    SLICE_X5Y126         FDCE                                         r  core_0/h2_0/pc_c_reg[7]/C
                         clock pessimism              0.341    39.515    
                         clock uncertainty           -0.098    39.418    
    SLICE_X5Y126         FDCE (Recov_fdce_C_CLR)     -0.293    39.125    core_0/h2_0/pc_c_reg[7]
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                 35.435    

Slack (MET) :             35.461ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.535ns (12.858%)  route 3.626ns (87.142%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.203     3.664    core_0/h2_0/rst
    SLICE_X3Y124         FDCE                                         f  core_0/h2_0/tos_c_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.305    39.175    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
                         clock pessimism              0.341    39.515    
                         clock uncertainty           -0.098    39.418    
    SLICE_X3Y124         FDCE (Recov_fdce_C_CLR)     -0.293    39.125    core_0/h2_0/tos_c_reg[14]
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                          -3.664    
  -------------------------------------------------------------------
                         slack                                 35.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.428%)  route 0.174ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.174    -0.371    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X18Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X18Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[16]/C
                         clock pessimism              0.280    -0.636    
                         clock uncertainty            0.098    -0.538    
    SLICE_X18Y105        FDCE (Remov_fdce_C_CLR)     -0.121    -0.659    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[16]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.428%)  route 0.174ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.174    -0.371    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X18Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X18Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[17]/C
                         clock pessimism              0.280    -0.636    
                         clock uncertainty            0.098    -0.538    
    SLICE_X18Y105        FDCE (Remov_fdce_C_CLR)     -0.121    -0.659    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[17]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.428%)  route 0.174ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.174    -0.371    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X18Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X18Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[18]/C
                         clock pessimism              0.280    -0.636    
                         clock uncertainty            0.098    -0.538    
    SLICE_X18Y105        FDCE (Remov_fdce_C_CLR)     -0.121    -0.659    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[18]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.428%)  route 0.174ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.174    -0.371    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X18Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X18Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[19]/C
                         clock pessimism              0.280    -0.636    
                         clock uncertainty            0.098    -0.538    
    SLICE_X18Y105        FDCE (Remov_fdce_C_CLR)     -0.121    -0.659    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[19]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.085%)  route 0.184ns (58.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128    -0.527 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.184    -0.343    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X1Y115         FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.923    -0.891    button_debouncer/debouncer[2].d_instance/timer/clk_out
    SLICE_X1Y115         FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[14]/C
                         clock pessimism              0.256    -0.635    
                         clock uncertainty            0.098    -0.537    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.146    -0.683    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[14]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.085%)  route 0.184ns (58.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128    -0.527 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.184    -0.343    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X1Y115         FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.923    -0.891    button_debouncer/debouncer[2].d_instance/timer/clk_out
    SLICE_X1Y115         FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[15]/C
                         clock pessimism              0.256    -0.635    
                         clock uncertainty            0.098    -0.537    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.146    -0.683    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[15]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.085%)  route 0.184ns (58.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128    -0.527 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.184    -0.343    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X1Y115         FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.923    -0.891    button_debouncer/debouncer[2].d_instance/timer/clk_out
    SLICE_X1Y115         FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[16]/C
                         clock pessimism              0.256    -0.635    
                         clock uncertainty            0.098    -0.537    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.146    -0.683    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[16]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.085%)  route 0.184ns (58.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128    -0.527 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.184    -0.343    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X1Y115         FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.923    -0.891    button_debouncer/debouncer[2].d_instance/timer/clk_out
    SLICE_X1Y115         FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[17]/C
                         clock pessimism              0.256    -0.635    
                         clock uncertainty            0.098    -0.537    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.146    -0.683    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[17]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.746%)  route 0.202ns (61.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.202    -0.342    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X17Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X17Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[0]/C
                         clock pessimism              0.280    -0.636    
                         clock uncertainty            0.098    -0.538    
    SLICE_X17Y105        FDCE (Remov_fdce_C_CLR)     -0.146    -0.684    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.746%)  route 0.202ns (61.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.202    -0.342    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X17Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X17Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[1]/C
                         clock pessimism              0.280    -0.636    
                         clock uncertainty            0.098    -0.538    
    SLICE_X17Y105        FDCE (Remov_fdce_C_CLR)     -0.146    -0.684    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[1]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.342    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clock_gen_clk_wiz_0_0
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.014ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 0.535ns (11.602%)  route 4.076ns (88.398%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 39.179 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.653     4.114    core_0/h2_0/rst
    SLICE_X5Y129         FDCE                                         f  core_0/h2_0/tos_c_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.309    39.179    core_0/h2_0/clk_out
    SLICE_X5Y129         FDCE                                         r  core_0/h2_0/tos_c_reg[7]/C
                         clock pessimism              0.341    39.519    
                         clock uncertainty           -0.098    39.422    
    SLICE_X5Y129         FDCE (Recov_fdce_C_CLR)     -0.293    39.129    core_0/h2_0/tos_c_reg[7]
  -------------------------------------------------------------------
                         required time                         39.129    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                 35.014    

Slack (MET) :             35.118ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/pc_c_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.535ns (11.875%)  route 3.970ns (88.125%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.823ns = ( 39.177 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.547     4.008    core_0/h2_0/rst
    SLICE_X4Y128         FDCE                                         f  core_0/h2_0/pc_c_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.307    39.177    core_0/h2_0/clk_out
    SLICE_X4Y128         FDCE                                         r  core_0/h2_0/pc_c_reg[9]/C
                         clock pessimism              0.341    39.517    
                         clock uncertainty           -0.098    39.420    
    SLICE_X4Y128         FDCE (Recov_fdce_C_CLR)     -0.293    39.127    core_0/h2_0/pc_c_reg[9]
  -------------------------------------------------------------------
                         required time                         39.127    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 35.118    

Slack (MET) :             35.239ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.535ns (12.209%)  route 3.847ns (87.791%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.424     3.885    core_0/h2_0/rst
    SLICE_X0Y125         FDCE                                         f  core_0/h2_0/tos_c_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.305    39.175    core_0/h2_0/clk_out
    SLICE_X0Y125         FDCE                                         r  core_0/h2_0/tos_c_reg[12]/C
                         clock pessimism              0.341    39.515    
                         clock uncertainty           -0.098    39.418    
    SLICE_X0Y125         FDCE (Recov_fdce_C_CLR)     -0.293    39.125    core_0/h2_0/tos_c_reg[12]
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                 35.239    

Slack (MET) :             35.243ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.535ns (12.218%)  route 3.844ns (87.782%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.421     3.882    core_0/h2_0/rst
    SLICE_X1Y125         FDCE                                         f  core_0/h2_0/tos_c_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.305    39.175    core_0/h2_0/clk_out
    SLICE_X1Y125         FDCE                                         r  core_0/h2_0/tos_c_reg[10]/C
                         clock pessimism              0.341    39.515    
                         clock uncertainty           -0.098    39.418    
    SLICE_X1Y125         FDCE (Recov_fdce_C_CLR)     -0.293    39.125    core_0/h2_0/tos_c_reg[10]
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                          -3.882    
  -------------------------------------------------------------------
                         slack                                 35.243    

Slack (MET) :             35.290ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/pc_c_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.535ns (12.528%)  route 3.735ns (87.472%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 39.114 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.313     3.774    core_0/h2_0/rst
    SLICE_X11Y125        FDCE                                         f  core_0/h2_0/pc_c_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.244    39.114    core_0/h2_0/clk_out
    SLICE_X11Y125        FDCE                                         r  core_0/h2_0/pc_c_reg[11]/C
                         clock pessimism              0.341    39.454    
                         clock uncertainty           -0.098    39.357    
    SLICE_X11Y125        FDCE (Recov_fdce_C_CLR)     -0.293    39.064    core_0/h2_0/pc_c_reg[11]
  -------------------------------------------------------------------
                         required time                         39.064    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                 35.290    

Slack (MET) :             35.311ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.535ns (12.407%)  route 3.777ns (87.593%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 39.111 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.354     3.815    core_0/h2_0/rst
    SLICE_X36Y137        FDCE                                         f  core_0/h2_0/tos_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.241    39.111    core_0/h2_0/clk_out
    SLICE_X36Y137        FDCE                                         r  core_0/h2_0/tos_c_reg[4]/C
                         clock pessimism              0.341    39.451    
                         clock uncertainty           -0.098    39.354    
    SLICE_X36Y137        FDCE (Recov_fdce_C_CLR)     -0.227    39.127    core_0/h2_0/tos_c_reg[4]
  -------------------------------------------------------------------
                         required time                         39.127    
                         arrival time                          -3.815    
  -------------------------------------------------------------------
                         slack                                 35.311    

Slack (MET) :             35.311ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.535ns (12.407%)  route 3.777ns (87.593%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 39.111 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.354     3.815    core_0/h2_0/rst
    SLICE_X36Y137        FDCE                                         f  core_0/h2_0/tos_c_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.241    39.111    core_0/h2_0/clk_out
    SLICE_X36Y137        FDCE                                         r  core_0/h2_0/tos_c_reg[5]/C
                         clock pessimism              0.341    39.451    
                         clock uncertainty           -0.098    39.354    
    SLICE_X36Y137        FDCE (Recov_fdce_C_CLR)     -0.227    39.127    core_0/h2_0/tos_c_reg[5]
  -------------------------------------------------------------------
                         required time                         39.127    
                         arrival time                          -3.815    
  -------------------------------------------------------------------
                         slack                                 35.311    

Slack (MET) :             35.346ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.535ns (12.514%)  route 3.740ns (87.486%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.317     3.778    core_0/h2_0/rst
    SLICE_X3Y125         FDCE                                         f  core_0/h2_0/tos_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.305    39.175    core_0/h2_0/clk_out
    SLICE_X3Y125         FDCE                                         r  core_0/h2_0/tos_c_reg[13]/C
                         clock pessimism              0.341    39.515    
                         clock uncertainty           -0.098    39.418    
    SLICE_X3Y125         FDCE (Recov_fdce_C_CLR)     -0.293    39.125    core_0/h2_0/tos_c_reg[13]
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                 35.346    

Slack (MET) :             35.435ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/pc_c_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.535ns (12.779%)  route 3.651ns (87.221%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.229     3.690    core_0/h2_0/rst
    SLICE_X5Y126         FDCE                                         f  core_0/h2_0/pc_c_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.305    39.175    core_0/h2_0/clk_out
    SLICE_X5Y126         FDCE                                         r  core_0/h2_0/pc_c_reg[7]/C
                         clock pessimism              0.341    39.515    
                         clock uncertainty           -0.098    39.418    
    SLICE_X5Y126         FDCE (Recov_fdce_C_CLR)     -0.293    39.125    core_0/h2_0/pc_c_reg[7]
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                 35.435    

Slack (MET) :             35.461ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.535ns (12.858%)  route 3.626ns (87.142%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.203     3.664    core_0/h2_0/rst
    SLICE_X3Y124         FDCE                                         f  core_0/h2_0/tos_c_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.305    39.175    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
                         clock pessimism              0.341    39.515    
                         clock uncertainty           -0.098    39.418    
    SLICE_X3Y124         FDCE (Recov_fdce_C_CLR)     -0.293    39.125    core_0/h2_0/tos_c_reg[14]
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                          -3.664    
  -------------------------------------------------------------------
                         slack                                 35.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.428%)  route 0.174ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.174    -0.371    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X18Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X18Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[16]/C
                         clock pessimism              0.280    -0.636    
                         clock uncertainty            0.098    -0.538    
    SLICE_X18Y105        FDCE (Remov_fdce_C_CLR)     -0.121    -0.659    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[16]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.428%)  route 0.174ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.174    -0.371    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X18Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X18Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[17]/C
                         clock pessimism              0.280    -0.636    
                         clock uncertainty            0.098    -0.538    
    SLICE_X18Y105        FDCE (Remov_fdce_C_CLR)     -0.121    -0.659    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[17]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.428%)  route 0.174ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.174    -0.371    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X18Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X18Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[18]/C
                         clock pessimism              0.280    -0.636    
                         clock uncertainty            0.098    -0.538    
    SLICE_X18Y105        FDCE (Remov_fdce_C_CLR)     -0.121    -0.659    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[18]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.428%)  route 0.174ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.174    -0.371    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X18Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X18Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[19]/C
                         clock pessimism              0.280    -0.636    
                         clock uncertainty            0.098    -0.538    
    SLICE_X18Y105        FDCE (Remov_fdce_C_CLR)     -0.121    -0.659    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[19]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.085%)  route 0.184ns (58.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128    -0.527 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.184    -0.343    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X1Y115         FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.923    -0.891    button_debouncer/debouncer[2].d_instance/timer/clk_out
    SLICE_X1Y115         FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[14]/C
                         clock pessimism              0.256    -0.635    
                         clock uncertainty            0.098    -0.537    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.146    -0.683    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[14]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.085%)  route 0.184ns (58.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128    -0.527 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.184    -0.343    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X1Y115         FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.923    -0.891    button_debouncer/debouncer[2].d_instance/timer/clk_out
    SLICE_X1Y115         FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[15]/C
                         clock pessimism              0.256    -0.635    
                         clock uncertainty            0.098    -0.537    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.146    -0.683    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[15]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.085%)  route 0.184ns (58.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128    -0.527 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.184    -0.343    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X1Y115         FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.923    -0.891    button_debouncer/debouncer[2].d_instance/timer/clk_out
    SLICE_X1Y115         FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[16]/C
                         clock pessimism              0.256    -0.635    
                         clock uncertainty            0.098    -0.537    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.146    -0.683    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[16]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.085%)  route 0.184ns (58.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128    -0.527 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.184    -0.343    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X1Y115         FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.923    -0.891    button_debouncer/debouncer[2].d_instance/timer/clk_out
    SLICE_X1Y115         FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[17]/C
                         clock pessimism              0.256    -0.635    
                         clock uncertainty            0.098    -0.537    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.146    -0.683    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[17]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.746%)  route 0.202ns (61.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.202    -0.342    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X17Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X17Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[0]/C
                         clock pessimism              0.280    -0.636    
                         clock uncertainty            0.098    -0.538    
    SLICE_X17Y105        FDCE (Remov_fdce_C_CLR)     -0.146    -0.684    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.746%)  route 0.202ns (61.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.202    -0.342    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X17Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X17Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[1]/C
                         clock pessimism              0.280    -0.636    
                         clock uncertainty            0.098    -0.538    
    SLICE_X17Y105        FDCE (Remov_fdce_C_CLR)     -0.146    -0.684    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[1]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.342    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clock_gen_clk_wiz_0_0_1
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.017ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 0.535ns (11.602%)  route 4.076ns (88.398%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 39.179 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.653     4.114    core_0/h2_0/rst
    SLICE_X5Y129         FDCE                                         f  core_0/h2_0/tos_c_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.309    39.179    core_0/h2_0/clk_out
    SLICE_X5Y129         FDCE                                         r  core_0/h2_0/tos_c_reg[7]/C
                         clock pessimism              0.341    39.519    
                         clock uncertainty           -0.094    39.425    
    SLICE_X5Y129         FDCE (Recov_fdce_C_CLR)     -0.293    39.132    core_0/h2_0/tos_c_reg[7]
  -------------------------------------------------------------------
                         required time                         39.132    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                 35.017    

Slack (MET) :             35.121ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/pc_c_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.535ns (11.875%)  route 3.970ns (88.125%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.823ns = ( 39.177 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.547     4.008    core_0/h2_0/rst
    SLICE_X4Y128         FDCE                                         f  core_0/h2_0/pc_c_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.307    39.177    core_0/h2_0/clk_out
    SLICE_X4Y128         FDCE                                         r  core_0/h2_0/pc_c_reg[9]/C
                         clock pessimism              0.341    39.517    
                         clock uncertainty           -0.094    39.423    
    SLICE_X4Y128         FDCE (Recov_fdce_C_CLR)     -0.293    39.130    core_0/h2_0/pc_c_reg[9]
  -------------------------------------------------------------------
                         required time                         39.130    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                 35.121    

Slack (MET) :             35.243ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.535ns (12.209%)  route 3.847ns (87.791%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.424     3.885    core_0/h2_0/rst
    SLICE_X0Y125         FDCE                                         f  core_0/h2_0/tos_c_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.305    39.175    core_0/h2_0/clk_out
    SLICE_X0Y125         FDCE                                         r  core_0/h2_0/tos_c_reg[12]/C
                         clock pessimism              0.341    39.515    
                         clock uncertainty           -0.094    39.421    
    SLICE_X0Y125         FDCE (Recov_fdce_C_CLR)     -0.293    39.128    core_0/h2_0/tos_c_reg[12]
  -------------------------------------------------------------------
                         required time                         39.128    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                 35.243    

Slack (MET) :             35.246ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.535ns (12.218%)  route 3.844ns (87.782%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.421     3.882    core_0/h2_0/rst
    SLICE_X1Y125         FDCE                                         f  core_0/h2_0/tos_c_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.305    39.175    core_0/h2_0/clk_out
    SLICE_X1Y125         FDCE                                         r  core_0/h2_0/tos_c_reg[10]/C
                         clock pessimism              0.341    39.515    
                         clock uncertainty           -0.094    39.421    
    SLICE_X1Y125         FDCE (Recov_fdce_C_CLR)     -0.293    39.128    core_0/h2_0/tos_c_reg[10]
  -------------------------------------------------------------------
                         required time                         39.128    
                         arrival time                          -3.882    
  -------------------------------------------------------------------
                         slack                                 35.246    

Slack (MET) :             35.293ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/pc_c_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.535ns (12.528%)  route 3.735ns (87.472%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 39.114 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.313     3.774    core_0/h2_0/rst
    SLICE_X11Y125        FDCE                                         f  core_0/h2_0/pc_c_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.244    39.114    core_0/h2_0/clk_out
    SLICE_X11Y125        FDCE                                         r  core_0/h2_0/pc_c_reg[11]/C
                         clock pessimism              0.341    39.454    
                         clock uncertainty           -0.094    39.360    
    SLICE_X11Y125        FDCE (Recov_fdce_C_CLR)     -0.293    39.067    core_0/h2_0/pc_c_reg[11]
  -------------------------------------------------------------------
                         required time                         39.067    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                 35.293    

Slack (MET) :             35.314ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.535ns (12.407%)  route 3.777ns (87.593%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 39.111 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.354     3.815    core_0/h2_0/rst
    SLICE_X36Y137        FDCE                                         f  core_0/h2_0/tos_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.241    39.111    core_0/h2_0/clk_out
    SLICE_X36Y137        FDCE                                         r  core_0/h2_0/tos_c_reg[4]/C
                         clock pessimism              0.341    39.451    
                         clock uncertainty           -0.094    39.357    
    SLICE_X36Y137        FDCE (Recov_fdce_C_CLR)     -0.227    39.130    core_0/h2_0/tos_c_reg[4]
  -------------------------------------------------------------------
                         required time                         39.130    
                         arrival time                          -3.815    
  -------------------------------------------------------------------
                         slack                                 35.314    

Slack (MET) :             35.314ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.535ns (12.407%)  route 3.777ns (87.593%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 39.111 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.354     3.815    core_0/h2_0/rst
    SLICE_X36Y137        FDCE                                         f  core_0/h2_0/tos_c_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.241    39.111    core_0/h2_0/clk_out
    SLICE_X36Y137        FDCE                                         r  core_0/h2_0/tos_c_reg[5]/C
                         clock pessimism              0.341    39.451    
                         clock uncertainty           -0.094    39.357    
    SLICE_X36Y137        FDCE (Recov_fdce_C_CLR)     -0.227    39.130    core_0/h2_0/tos_c_reg[5]
  -------------------------------------------------------------------
                         required time                         39.130    
                         arrival time                          -3.815    
  -------------------------------------------------------------------
                         slack                                 35.314    

Slack (MET) :             35.349ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.535ns (12.514%)  route 3.740ns (87.486%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.317     3.778    core_0/h2_0/rst
    SLICE_X3Y125         FDCE                                         f  core_0/h2_0/tos_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.305    39.175    core_0/h2_0/clk_out
    SLICE_X3Y125         FDCE                                         r  core_0/h2_0/tos_c_reg[13]/C
                         clock pessimism              0.341    39.515    
                         clock uncertainty           -0.094    39.421    
    SLICE_X3Y125         FDCE (Recov_fdce_C_CLR)     -0.293    39.128    core_0/h2_0/tos_c_reg[13]
  -------------------------------------------------------------------
                         required time                         39.128    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                 35.349    

Slack (MET) :             35.438ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/pc_c_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.535ns (12.779%)  route 3.651ns (87.221%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.229     3.690    core_0/h2_0/rst
    SLICE_X5Y126         FDCE                                         f  core_0/h2_0/pc_c_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.305    39.175    core_0/h2_0/clk_out
    SLICE_X5Y126         FDCE                                         r  core_0/h2_0/pc_c_reg[7]/C
                         clock pessimism              0.341    39.515    
                         clock uncertainty           -0.094    39.421    
    SLICE_X5Y126         FDCE (Recov_fdce_C_CLR)     -0.293    39.128    core_0/h2_0/pc_c_reg[7]
  -------------------------------------------------------------------
                         required time                         39.128    
                         arrival time                          -3.690    
  -------------------------------------------------------------------
                         slack                                 35.438    

Slack (MET) :             35.464ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/h2_0/tos_c_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.535ns (12.858%)  route 3.626ns (87.142%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.352    -0.497    system_reset/clk
    SLICE_X15Y115        FDRE                                         r  system_reset/c_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.341    -0.156 f  system_reset/c_c_reg[6]/Q
                         net (fo=2, routed)           0.710     0.554    system_reset/c_c_reg[6]
    SLICE_X12Y114        LUT4 (Prop_lut4_I3_O)        0.097     0.651 f  system_reset/tos_c[15]_i_8/O
                         net (fo=3, routed)           0.713     1.364    system_reset/tos_c[15]_i_8_n_0
    SLICE_X17Y120        LUT5 (Prop_lut5_I1_O)        0.097     1.461 f  system_reset/tos_c[15]_i_2/O
                         net (fo=312, routed)         2.203     3.664    core_0/h2_0/rst
    SLICE_X3Y124         FDCE                                         f  core_0/h2_0/tos_c_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        1.305    39.175    core_0/h2_0/clk_out
    SLICE_X3Y124         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
                         clock pessimism              0.341    39.515    
                         clock uncertainty           -0.094    39.421    
    SLICE_X3Y124         FDCE (Recov_fdce_C_CLR)     -0.293    39.128    core_0/h2_0/tos_c_reg[14]
  -------------------------------------------------------------------
                         required time                         39.128    
                         arrival time                          -3.664    
  -------------------------------------------------------------------
                         slack                                 35.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.428%)  route 0.174ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.174    -0.371    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X18Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X18Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[16]/C
                         clock pessimism              0.280    -0.636    
    SLICE_X18Y105        FDCE (Remov_fdce_C_CLR)     -0.121    -0.757    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[16]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.428%)  route 0.174ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.174    -0.371    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X18Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X18Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[17]/C
                         clock pessimism              0.280    -0.636    
    SLICE_X18Y105        FDCE (Remov_fdce_C_CLR)     -0.121    -0.757    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[17]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.428%)  route 0.174ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.174    -0.371    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X18Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X18Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[18]/C
                         clock pessimism              0.280    -0.636    
    SLICE_X18Y105        FDCE (Remov_fdce_C_CLR)     -0.121    -0.757    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[18]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.428%)  route 0.174ns (57.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.174    -0.371    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X18Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X18Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[19]/C
                         clock pessimism              0.280    -0.636    
    SLICE_X18Y105        FDCE (Remov_fdce_C_CLR)     -0.121    -0.757    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[19]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.085%)  route 0.184ns (58.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128    -0.527 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.184    -0.343    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X1Y115         FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.923    -0.891    button_debouncer/debouncer[2].d_instance/timer/clk_out
    SLICE_X1Y115         FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[14]/C
                         clock pessimism              0.256    -0.635    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.146    -0.781    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[14]
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.085%)  route 0.184ns (58.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128    -0.527 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.184    -0.343    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X1Y115         FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.923    -0.891    button_debouncer/debouncer[2].d_instance/timer/clk_out
    SLICE_X1Y115         FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[15]/C
                         clock pessimism              0.256    -0.635    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.146    -0.781    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[15]
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.085%)  route 0.184ns (58.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128    -0.527 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.184    -0.343    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X1Y115         FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.923    -0.891    button_debouncer/debouncer[2].d_instance/timer/clk_out
    SLICE_X1Y115         FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[16]/C
                         clock pessimism              0.256    -0.635    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.146    -0.781    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[16]
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.085%)  route 0.184ns (58.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.645    -0.655    button_debouncer/debouncer[2].d_instance/clk_out
    SLICE_X0Y121         FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128    -0.527 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.184    -0.343    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X1Y115         FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.923    -0.891    button_debouncer/debouncer[2].d_instance/timer/clk_out
    SLICE_X1Y115         FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[17]/C
                         clock pessimism              0.256    -0.635    
    SLICE_X1Y115         FDCE (Remov_fdce_C_CLR)     -0.146    -0.781    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[17]
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.746%)  route 0.202ns (61.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.202    -0.342    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X17Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X17Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[0]/C
                         clock pessimism              0.280    -0.636    
    SLICE_X17Y105        FDCE (Remov_fdce_C_CLR)     -0.146    -0.782    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.746%)  route 0.202ns (61.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.627    -0.673    sw_debouncer/debouncer[4].d_instance/clk
    SLICE_X15Y105        FDRE                                         r  sw_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.545 f  sw_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=21, routed)          0.202    -0.342    sw_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X17Y105        FDCE                                         f  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4828, routed)        0.898    -0.916    sw_debouncer/debouncer[4].d_instance/timer/clk
    SLICE_X17Y105        FDCE                                         r  sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[1]/C
                         clock pessimism              0.280    -0.636    
    SLICE_X17Y105        FDCE (Remov_fdce_C_CLR)     -0.146    -0.782    sw_debouncer/debouncer[4].d_instance/timer/c_c_reg[1]
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.439    





