{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 15:34:21 2024 " "Info: Processing started: Thu Mar 07 15:34:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[1\] " "Warning: Node \"F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[1\]\" is a latch" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 165 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[0\] " "Warning: Node \"F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[0\]\" is a latch" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 165 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[2\] " "Warning: Node \"F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[2\]\" is a latch" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 165 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[3\] " "Warning: Node \"F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[3\]\" is a latch" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 165 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[7\] " "Warning: Node \"F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[7\]\" is a latch" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 165 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[6\] " "Warning: Node \"F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[6\]\" is a latch" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 165 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[4\] " "Warning: Node \"F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[4\]\" is a latch" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 165 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[5\] " "Warning: Node \"F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[5\]\" is a latch" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 165 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLK " "Info: Assuming node \"MCLK\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[2\] " "Info: Assuming node \"SR\[2\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[0\] " "Info: Assuming node \"SR\[0\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[1\] " "Info: Assuming node \"SR\[1\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[0\] " "Info: Assuming node \"AVG\[0\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[1\] " "Info: Assuming node \"AVG\[1\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[2\] " "Info: Assuming node \"AVG\[2\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "AQMODE " "Info: Assuming node \"AQMODE\" is a latch enable. Will not compute fmax for this pin." {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 264 280 448 280 "AQMODE" "" } { 304 808 880 320 "AQMODE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[0\]~3 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[0\]~3\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 165 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[0\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT " "Info: Detected ripple clock \"F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT " "Info: Detected gated clock \"F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|process_2~1 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|process_2~1\" as buffer" {  } { { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|process_2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|process_2~0 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|process_2~0\" as buffer" {  } { { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|process_2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|Mux2~0 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|Mux2~0\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 122 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Mux2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK " "Info: Detected ripple clock \"F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F0_ClockEnable_BETA2:inst\|zReadCLK " "Info: Detected ripple clock \"F0_ClockEnable_BETA2:inst\|zReadCLK\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 75 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|zReadCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADCmulti_ExtClk:inst1\|AVGen_SCK " "Info: Detected ripple clock \"F1_readADCmulti_ExtClk:inst1\|AVGen_SCK\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|AVGen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|ReadCLK " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|ReadCLK\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|ReadCLK" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADCmulti_ExtClk:inst1\|AVGen_READ " "Info: Detected ripple clock \"F1_readADCmulti_ExtClk:inst1\|AVGen_READ\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|AVGen_READ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADCmulti_ExtClk:inst1\|SCKL " "Info: Detected gated clock \"F1_readADCmulti_ExtClk:inst1\|SCKL\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|SCKL" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F0_ClockEnable_BETA2:inst\|nFS " "Info: Detected ripple clock \"F0_ClockEnable_BETA2:inst\|nFS\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|nFS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F0_ClockEnable_BETA2:inst\|clockDIV\[3\] " "Info: Detected ripple clock \"F0_ClockEnable_BETA2:inst\|clockDIV\[3\]\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 98 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|clockDIV\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F0_ClockEnable_BETA2:inst\|Fso " "Info: Detected ripple clock \"F0_ClockEnable_BETA2:inst\|Fso\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 49 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Fso" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MCLK register F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] register F1_readADCmulti_ExtClk:inst1\|DOUTL\[20\] 132.64 MHz 7.539 ns Internal " "Info: Clock \"MCLK\" has Internal fmax of 132.64 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|DOUTL\[20\]\" (period= 7.539 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.999 ns + Longest register register " "Info: + Longest register to register delay is 1.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 1 REG LC_X9_Y13_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y13_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.369 ns) 1.999 ns F1_readADCmulti_ExtClk:inst1\|DOUTL\[20\] 2 REG LC_X7_Y11_N2 1 " "Info: 2: + IC(1.630 ns) + CELL(0.369 ns) = 1.999 ns; Loc. = LC_X7_Y11_N2; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|DOUTL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[20] F1_readADCmulti_ExtClk:inst1|DOUTL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 412 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 18.46 % ) " "Info: Total cell delay = 0.369 ns ( 18.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.630 ns ( 81.54 % ) " "Info: Total interconnect delay = 1.630 ns ( 81.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[20] F1_readADCmulti_ExtClk:inst1|DOUTL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.999 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} F1_readADCmulti_ExtClk:inst1|DOUTL[20] {} } { 0.000ns 1.630ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.097 ns - Smallest " "Info: - Smallest clock skew is -5.097 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 5.768 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to destination register is 5.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|Fso 2 REG LC_X13_Y4_N0 49 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X13_Y4_N0; Fanout = 49; REG Node = 'F0_ClockEnable_BETA2:inst\|Fso'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|Fso } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.487 ns) + CELL(0.574 ns) 5.768 ns F1_readADCmulti_ExtClk:inst1\|DOUTL\[20\] 3 REG LC_X7_Y11_N2 1 " "Info: 3: + IC(2.487 ns) + CELL(0.574 ns) = 5.768 ns; Loc. = LC_X7_Y11_N2; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|DOUTL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.061 ns" { F0_ClockEnable_BETA2:inst|Fso F1_readADCmulti_ExtClk:inst1|DOUTL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 412 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 36.58 % ) " "Info: Total cell delay = 2.110 ns ( 36.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.658 ns ( 63.42 % ) " "Info: Total interconnect delay = 3.658 ns ( 63.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.768 ns" { MCLK F0_ClockEnable_BETA2:inst|Fso F1_readADCmulti_ExtClk:inst1|DOUTL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.768 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|Fso {} F1_readADCmulti_ExtClk:inst1|DOUTL[20] {} } { 0.000ns 0.000ns 1.171ns 2.487ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 10.865 ns - Longest register " "Info: - Longest clock path from clock \"MCLK\" to source register is 10.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|nFS 2 REG LC_X13_Y11_N3 14 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X13_Y11_N3; Fanout = 14; REG Node = 'F0_ClockEnable_BETA2:inst\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.809 ns) 5.189 ns F1_readADCmulti_ExtClk:inst1\|AVGen_READ 3 REG LC_X9_Y12_N0 3 " "Info: 3: + IC(1.673 ns) + CELL(0.809 ns) = 5.189 ns; Loc. = LC_X9_Y12_N0; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.125 ns) 7.061 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 4 COMB LC_X12_Y10_N9 24 " "Info: 4: + IC(1.747 ns) + CELL(0.125 ns) = 7.061 ns; Loc. = LC_X12_Y10_N9; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.230 ns) + CELL(0.574 ns) 10.865 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 5 REG LC_X9_Y13_N3 1 " "Info: 5: + IC(3.230 ns) + CELL(0.574 ns) = 10.865 ns; Loc. = LC_X9_Y13_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.804 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.044 ns ( 28.02 % ) " "Info: Total cell delay = 3.044 ns ( 28.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.821 ns ( 71.98 % ) " "Info: Total interconnect delay = 7.821 ns ( 71.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.865 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.865 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.171ns 1.673ns 1.747ns 3.230ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.768 ns" { MCLK F0_ClockEnable_BETA2:inst|Fso F1_readADCmulti_ExtClk:inst1|DOUTL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.768 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|Fso {} F1_readADCmulti_ExtClk:inst1|DOUTL[20] {} } { 0.000ns 0.000ns 1.171ns 2.487ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.865 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.865 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.171ns 1.673ns 1.747ns 3.230ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 412 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[20] F1_readADCmulti_ExtClk:inst1|DOUTL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.999 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} F1_readADCmulti_ExtClk:inst1|DOUTL[20] {} } { 0.000ns 1.630ns } { 0.000ns 0.369ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.768 ns" { MCLK F0_ClockEnable_BETA2:inst|Fso F1_readADCmulti_ExtClk:inst1|DOUTL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.768 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|Fso {} F1_readADCmulti_ExtClk:inst1|DOUTL[20] {} } { 0.000ns 0.000ns 1.171ns 2.487ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.865 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.865 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.171ns 1.673ns 1.747ns 3.230ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[2\] register F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT register F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 144.63 MHz 6.914 ns Internal " "Info: Clock \"SR\[2\]\" has Internal fmax of 144.63 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT\" and destination register \"F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT\" (period= 6.914 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.790 ns + Longest register register " "Info: + Longest register to register delay is 1.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT 1 REG LC_X10_Y13_N6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y13_N6; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.615 ns) + CELL(0.175 ns) 1.790 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 2 REG LC_X12_Y10_N9 1 " "Info: 2: + IC(1.615 ns) + CELL(0.175 ns) = 1.790 ns; Loc. = LC_X12_Y10_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SHFT F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 9.78 % ) " "Info: Total cell delay = 0.175 ns ( 9.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.615 ns ( 90.22 % ) " "Info: Total interconnect delay = 1.615 ns ( 90.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SHFT F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.790 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} } { 0.000ns 1.615ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.224 ns - Smallest " "Info: - Smallest clock skew is -1.224 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 5.596 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[2\]\" to destination register is 5.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_U9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U9; Fanout = 19; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.075 ns) + CELL(0.319 ns) 3.102 ns F0_ClockEnable_BETA2:inst\|process_2~1 2 COMB LC_X12_Y6_N1 2 " "Info: 2: + IC(2.075 ns) + CELL(0.319 ns) = 3.102 ns; Loc. = LC_X12_Y6_N1; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.394 ns" { SR[2] F0_ClockEnable_BETA2:inst|process_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.418 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X12_Y6_N2 1 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.418 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.734 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y6_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.734 ns; Loc. = LC_X12_Y6_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.574 ns) 5.596 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 5 REG LC_X12_Y10_N9 1 " "Info: 5: + IC(1.288 ns) + CELL(0.574 ns) = 5.596 ns; Loc. = LC_X12_Y10_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.851 ns ( 33.08 % ) " "Info: Total cell delay = 1.851 ns ( 33.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.745 ns ( 66.92 % ) " "Info: Total interconnect delay = 3.745 ns ( 66.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.596 ns" { SR[2] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.596 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.075ns 0.191ns 0.191ns 1.288ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] source 6.820 ns - Longest register " "Info: - Longest clock path from clock \"SR\[2\]\" to source register is 6.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_U9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U9; Fanout = 19; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.076 ns) + CELL(0.319 ns) 3.103 ns F0_ClockEnable_BETA2:inst\|Mux2~0 2 COMB LC_X12_Y6_N0 2 " "Info: 2: + IC(2.076 ns) + CELL(0.319 ns) = 3.103 ns; Loc. = LC_X12_Y6_N0; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { SR[2] F0_ClockEnable_BETA2:inst|Mux2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.319 ns) 3.901 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X12_Y6_N2 1 " "Info: 3: + IC(0.479 ns) + CELL(0.319 ns) = 3.901 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.217 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y6_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.217 ns; Loc. = LC_X12_Y6_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(0.574 ns) 6.820 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT 5 REG LC_X10_Y13_N6 2 " "Info: 5: + IC(2.029 ns) + CELL(0.574 ns) = 6.820 ns; Loc. = LC_X10_Y13_N6; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.045 ns ( 29.99 % ) " "Info: Total cell delay = 2.045 ns ( 29.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.775 ns ( 70.01 % ) " "Info: Total interconnect delay = 4.775 ns ( 70.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.820 ns" { SR[2] F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.820 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Mux2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SHFT {} } { 0.000ns 0.000ns 2.076ns 0.479ns 0.191ns 2.029ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.596 ns" { SR[2] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.596 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.075ns 0.191ns 0.191ns 1.288ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.820 ns" { SR[2] F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.820 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Mux2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SHFT {} } { 0.000ns 0.000ns 2.076ns 0.479ns 0.191ns 2.029ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SHFT F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.790 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} } { 0.000ns 1.615ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.596 ns" { SR[2] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.596 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.075ns 0.191ns 0.191ns 1.288ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.820 ns" { SR[2] F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.820 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Mux2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SHFT {} } { 0.000ns 0.000ns 2.076ns 0.479ns 0.191ns 2.029ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[0\] register F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT register F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 143.88 MHz 6.95 ns Internal " "Info: Clock \"SR\[0\]\" has Internal fmax of 143.88 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT\" and destination register \"F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT\" (period= 6.95 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.790 ns + Longest register register " "Info: + Longest register to register delay is 1.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT 1 REG LC_X10_Y13_N6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y13_N6; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.615 ns) + CELL(0.175 ns) 1.790 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 2 REG LC_X12_Y10_N9 1 " "Info: 2: + IC(1.615 ns) + CELL(0.175 ns) = 1.790 ns; Loc. = LC_X12_Y10_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SHFT F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 9.78 % ) " "Info: Total cell delay = 0.175 ns ( 9.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.615 ns ( 90.22 % ) " "Info: Total interconnect delay = 1.615 ns ( 90.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SHFT F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.790 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} } { 0.000ns 1.615ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.242 ns - Smallest " "Info: - Smallest clock skew is -1.242 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 5.458 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[0\]\" to destination register is 5.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_U11 22 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 22; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.462 ns) 2.964 ns F0_ClockEnable_BETA2:inst\|process_2~1 2 COMB LC_X12_Y6_N1 2 " "Info: 2: + IC(1.794 ns) + CELL(0.462 ns) = 2.964 ns; Loc. = LC_X12_Y6_N1; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.256 ns" { SR[0] F0_ClockEnable_BETA2:inst|process_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.280 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X12_Y6_N2 1 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.280 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.596 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y6_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.596 ns; Loc. = LC_X12_Y6_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.574 ns) 5.458 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 5 REG LC_X12_Y10_N9 1 " "Info: 5: + IC(1.288 ns) + CELL(0.574 ns) = 5.458 ns; Loc. = LC_X12_Y10_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.994 ns ( 36.53 % ) " "Info: Total cell delay = 1.994 ns ( 36.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.464 ns ( 63.47 % ) " "Info: Total interconnect delay = 3.464 ns ( 63.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.458 ns" { SR[0] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.458 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.794ns 0.191ns 0.191ns 1.288ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 6.700 ns - Longest register " "Info: - Longest clock path from clock \"SR\[0\]\" to source register is 6.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_U11 22 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 22; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.813 ns) + CELL(0.462 ns) 2.983 ns F0_ClockEnable_BETA2:inst\|Mux2~0 2 COMB LC_X12_Y6_N0 2 " "Info: 2: + IC(1.813 ns) + CELL(0.462 ns) = 2.983 ns; Loc. = LC_X12_Y6_N0; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { SR[0] F0_ClockEnable_BETA2:inst|Mux2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.319 ns) 3.781 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X12_Y6_N2 1 " "Info: 3: + IC(0.479 ns) + CELL(0.319 ns) = 3.781 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.097 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y6_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.097 ns; Loc. = LC_X12_Y6_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(0.574 ns) 6.700 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT 5 REG LC_X10_Y13_N6 2 " "Info: 5: + IC(2.029 ns) + CELL(0.574 ns) = 6.700 ns; Loc. = LC_X10_Y13_N6; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.188 ns ( 32.66 % ) " "Info: Total cell delay = 2.188 ns ( 32.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.512 ns ( 67.34 % ) " "Info: Total interconnect delay = 4.512 ns ( 67.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { SR[0] F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Mux2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SHFT {} } { 0.000ns 0.000ns 1.813ns 0.479ns 0.191ns 2.029ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.458 ns" { SR[0] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.458 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.794ns 0.191ns 0.191ns 1.288ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { SR[0] F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Mux2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SHFT {} } { 0.000ns 0.000ns 1.813ns 0.479ns 0.191ns 2.029ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SHFT F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.790 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} } { 0.000ns 1.615ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.458 ns" { SR[0] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.458 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.794ns 0.191ns 0.191ns 1.288ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { SR[0] F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Mux2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SHFT {} } { 0.000ns 0.000ns 1.813ns 0.479ns 0.191ns 2.029ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[1\] register F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT register F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 144.76 MHz 6.908 ns Internal " "Info: Clock \"SR\[1\]\" has Internal fmax of 144.76 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT\" and destination register \"F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT\" (period= 6.908 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.790 ns + Longest register register " "Info: + Longest register to register delay is 1.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT 1 REG LC_X10_Y13_N6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y13_N6; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.615 ns) + CELL(0.175 ns) 1.790 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 2 REG LC_X12_Y10_N9 1 " "Info: 2: + IC(1.615 ns) + CELL(0.175 ns) = 1.790 ns; Loc. = LC_X12_Y10_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SHFT F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 9.78 % ) " "Info: Total cell delay = 0.175 ns ( 9.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.615 ns ( 90.22 % ) " "Info: Total interconnect delay = 1.615 ns ( 90.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SHFT F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.790 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} } { 0.000ns 1.615ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.221 ns - Smallest " "Info: - Smallest clock skew is -1.221 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 5.511 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[1\]\" to destination register is 5.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_N9 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 20; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.571 ns) 3.017 ns F0_ClockEnable_BETA2:inst\|process_2~1 2 COMB LC_X12_Y6_N1 2 " "Info: 2: + IC(1.738 ns) + CELL(0.571 ns) = 3.017 ns; Loc. = LC_X12_Y6_N1; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { SR[1] F0_ClockEnable_BETA2:inst|process_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.333 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X12_Y6_N2 1 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.333 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.649 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y6_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.649 ns; Loc. = LC_X12_Y6_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.574 ns) 5.511 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 5 REG LC_X12_Y10_N9 1 " "Info: 5: + IC(1.288 ns) + CELL(0.574 ns) = 5.511 ns; Loc. = LC_X12_Y10_N9; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.103 ns ( 38.16 % ) " "Info: Total cell delay = 2.103 ns ( 38.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.408 ns ( 61.84 % ) " "Info: Total interconnect delay = 3.408 ns ( 61.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.511 ns" { SR[1] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.511 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.738ns 0.191ns 0.191ns 1.288ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 6.732 ns - Longest register " "Info: - Longest clock path from clock \"SR\[1\]\" to source register is 6.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_N9 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 20; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.571 ns) 3.015 ns F0_ClockEnable_BETA2:inst\|Mux2~0 2 COMB LC_X12_Y6_N0 2 " "Info: 2: + IC(1.736 ns) + CELL(0.571 ns) = 3.015 ns; Loc. = LC_X12_Y6_N0; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { SR[1] F0_ClockEnable_BETA2:inst|Mux2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.319 ns) 3.813 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X12_Y6_N2 1 " "Info: 3: + IC(0.479 ns) + CELL(0.319 ns) = 3.813 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.129 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y6_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.129 ns; Loc. = LC_X12_Y6_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(0.574 ns) 6.732 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT 5 REG LC_X10_Y13_N6 2 " "Info: 5: + IC(2.029 ns) + CELL(0.574 ns) = 6.732 ns; Loc. = LC_X10_Y13_N6; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.297 ns ( 34.12 % ) " "Info: Total cell delay = 2.297 ns ( 34.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.435 ns ( 65.88 % ) " "Info: Total interconnect delay = 4.435 ns ( 65.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.732 ns" { SR[1] F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.732 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Mux2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SHFT {} } { 0.000ns 0.000ns 1.736ns 0.479ns 0.191ns 2.029ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.511 ns" { SR[1] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.511 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.738ns 0.191ns 0.191ns 1.288ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.732 ns" { SR[1] F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.732 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Mux2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SHFT {} } { 0.000ns 0.000ns 1.736ns 0.479ns 0.191ns 2.029ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SHFT F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.790 ns" { F1_readADCmulti_ExtClk:inst1|CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} } { 0.000ns 1.615ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.511 ns" { SR[1] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.511 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.738ns 0.191ns 0.191ns 1.288ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.732 ns" { SR[1] F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.732 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Mux2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SHFT {} } { 0.000ns 0.000ns 1.736ns 0.479ns 0.191ns 2.029ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[0\] register F1_readADCmulti_ExtClk:inst1\|TCLK23\[0\] register F1_readADCmulti_ExtClk:inst1\|r_DATAL\[4\] 167.7 MHz 5.963 ns Internal " "Info: Clock \"AVG\[0\]\" has Internal fmax of 167.7 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|TCLK23\[0\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[4\]\" (period= 5.963 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.731 ns + Longest register register " "Info: + Longest register to register delay is 4.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[0\] 1 REG LC_X7_Y13_N1 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y13_N1; Fanout = 23; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|TCLK23[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.319 ns) 1.706 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[6\]~28 2 COMB LC_X2_Y13_N9 3 " "Info: 2: + IC(1.387 ns) + CELL(0.319 ns) = 1.706 ns; Loc. = LC_X2_Y13_N9; Fanout = 3; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[6\]~28'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[0] F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~28 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.523 ns) + CELL(0.502 ns) 4.731 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[4\] 3 REG LC_X19_Y13_N4 2 " "Info: 3: + IC(2.523 ns) + CELL(0.502 ns) = 4.731 ns; Loc. = LC_X19_Y13_N4; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~28 F1_readADCmulti_ExtClk:inst1|r_DATAL[4] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.821 ns ( 17.35 % ) " "Info: Total cell delay = 0.821 ns ( 17.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.910 ns ( 82.65 % ) " "Info: Total interconnect delay = 3.910 ns ( 82.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.731 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[0] F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~28 F1_readADCmulti_ExtClk:inst1|r_DATAL[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.731 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[0] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~28 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[4] {} } { 0.000ns 1.387ns 2.523ns } { 0.000ns 0.319ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.789 ns - Smallest " "Info: - Smallest clock skew is -0.789 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 9.983 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[0\]\" to destination register is 9.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_E11 24 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_E11; Fanout = 24; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.243 ns) + CELL(0.125 ns) 3.076 ns F0_ClockEnable_BETA2:inst\|process_2~0 2 COMB LC_X12_Y6_N5 7 " "Info: 2: + IC(2.243 ns) + CELL(0.125 ns) = 3.076 ns; Loc. = LC_X12_Y6_N5; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { AVG[0] F0_ClockEnable_BETA2:inst|process_2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.571 ns) 4.088 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X12_Y6_N2 1 " "Info: 3: + IC(0.441 ns) + CELL(0.571 ns) = 4.088 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.404 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y6_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.404 ns; Loc. = LC_X12_Y6_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.462 ns) 6.179 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 5 COMB LC_X12_Y10_N9 24 " "Info: 5: + IC(1.313 ns) + CELL(0.462 ns) = 6.179 ns; Loc. = LC_X12_Y10_N9; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.230 ns) + CELL(0.574 ns) 9.983 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[4\] 6 REG LC_X19_Y13_N4 2 " "Info: 6: + IC(3.230 ns) + CELL(0.574 ns) = 9.983 ns; Loc. = LC_X19_Y13_N4; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.804 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[4] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.565 ns ( 25.69 % ) " "Info: Total cell delay = 2.565 ns ( 25.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.418 ns ( 74.31 % ) " "Info: Total interconnect delay = 7.418 ns ( 74.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.983 ns" { AVG[0] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.983 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[4] {} } { 0.000ns 0.000ns 2.243ns 0.441ns 0.191ns 1.313ns 3.230ns } { 0.000ns 0.708ns 0.125ns 0.571ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 10.772 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[0\]\" to source register is 10.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_E11 24 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_E11; Fanout = 24; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.243 ns) + CELL(0.125 ns) 3.076 ns F0_ClockEnable_BETA2:inst\|process_2~0 2 COMB LC_X12_Y6_N5 7 " "Info: 2: + IC(2.243 ns) + CELL(0.125 ns) = 3.076 ns; Loc. = LC_X12_Y6_N5; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { AVG[0] F0_ClockEnable_BETA2:inst|process_2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.571 ns) 4.088 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X12_Y6_N2 1 " "Info: 3: + IC(0.441 ns) + CELL(0.571 ns) = 4.088 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.404 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y6_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.404 ns; Loc. = LC_X12_Y6_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.809 ns) 6.501 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 5 REG LC_X12_Y10_N5 1 " "Info: 5: + IC(1.288 ns) + CELL(0.809 ns) = 6.501 ns; Loc. = LC_X12_Y10_N5; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 6.873 ns F1_readADCmulti_ExtClk:inst1\|SCKL 6 COMB LC_X12_Y10_N5 30 " "Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 6.873 ns; Loc. = LC_X12_Y10_N5; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.325 ns) + CELL(0.574 ns) 10.772 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[0\] 7 REG LC_X7_Y13_N1 23 " "Info: 7: + IC(3.325 ns) + CELL(0.574 ns) = 10.772 ns; Loc. = LC_X7_Y13_N1; Fanout = 23; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.899 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.284 ns ( 30.49 % ) " "Info: Total cell delay = 3.284 ns ( 30.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.488 ns ( 69.51 % ) " "Info: Total interconnect delay = 7.488 ns ( 69.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.772 ns" { AVG[0] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.772 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[0] {} } { 0.000ns 0.000ns 2.243ns 0.441ns 0.191ns 1.288ns 0.000ns 3.325ns } { 0.000ns 0.708ns 0.125ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.983 ns" { AVG[0] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.983 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[4] {} } { 0.000ns 0.000ns 2.243ns 0.441ns 0.191ns 1.313ns 3.230ns } { 0.000ns 0.708ns 0.125ns 0.571ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.772 ns" { AVG[0] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.772 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[0] {} } { 0.000ns 0.000ns 2.243ns 0.441ns 0.191ns 1.288ns 0.000ns 3.325ns } { 0.000ns 0.708ns 0.125ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.731 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[0] F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~28 F1_readADCmulti_ExtClk:inst1|r_DATAL[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.731 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[0] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~28 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[4] {} } { 0.000ns 1.387ns 2.523ns } { 0.000ns 0.319ns 0.502ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.983 ns" { AVG[0] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.983 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[4] {} } { 0.000ns 0.000ns 2.243ns 0.441ns 0.191ns 1.313ns 3.230ns } { 0.000ns 0.708ns 0.125ns 0.571ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.772 ns" { AVG[0] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.772 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[0] {} } { 0.000ns 0.000ns 2.243ns 0.441ns 0.191ns 1.288ns 0.000ns 3.325ns } { 0.000ns 0.708ns 0.125ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[1\] register F1_readADCmulti_ExtClk:inst1\|TCLK23\[0\] register F1_readADCmulti_ExtClk:inst1\|r_DATAL\[4\] 167.7 MHz 5.963 ns Internal " "Info: Clock \"AVG\[1\]\" has Internal fmax of 167.7 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|TCLK23\[0\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[4\]\" (period= 5.963 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.731 ns + Longest register register " "Info: + Longest register to register delay is 4.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[0\] 1 REG LC_X7_Y13_N1 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y13_N1; Fanout = 23; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|TCLK23[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.319 ns) 1.706 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[6\]~28 2 COMB LC_X2_Y13_N9 3 " "Info: 2: + IC(1.387 ns) + CELL(0.319 ns) = 1.706 ns; Loc. = LC_X2_Y13_N9; Fanout = 3; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[6\]~28'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[0] F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~28 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.523 ns) + CELL(0.502 ns) 4.731 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[4\] 3 REG LC_X19_Y13_N4 2 " "Info: 3: + IC(2.523 ns) + CELL(0.502 ns) = 4.731 ns; Loc. = LC_X19_Y13_N4; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~28 F1_readADCmulti_ExtClk:inst1|r_DATAL[4] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.821 ns ( 17.35 % ) " "Info: Total cell delay = 0.821 ns ( 17.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.910 ns ( 82.65 % ) " "Info: Total interconnect delay = 3.910 ns ( 82.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.731 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[0] F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~28 F1_readADCmulti_ExtClk:inst1|r_DATAL[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.731 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[0] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~28 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[4] {} } { 0.000ns 1.387ns 2.523ns } { 0.000ns 0.319ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.789 ns - Smallest " "Info: - Smallest clock skew is -0.789 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 10.308 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[1\]\" to destination register is 10.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_B14 26 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_B14; Fanout = 26; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.231 ns) + CELL(0.462 ns) 3.401 ns F0_ClockEnable_BETA2:inst\|process_2~0 2 COMB LC_X12_Y6_N5 7 " "Info: 2: + IC(2.231 ns) + CELL(0.462 ns) = 3.401 ns; Loc. = LC_X12_Y6_N5; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { AVG[1] F0_ClockEnable_BETA2:inst|process_2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.571 ns) 4.413 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X12_Y6_N2 1 " "Info: 3: + IC(0.441 ns) + CELL(0.571 ns) = 4.413 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.729 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y6_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.729 ns; Loc. = LC_X12_Y6_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.462 ns) 6.504 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 5 COMB LC_X12_Y10_N9 24 " "Info: 5: + IC(1.313 ns) + CELL(0.462 ns) = 6.504 ns; Loc. = LC_X12_Y10_N9; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.230 ns) + CELL(0.574 ns) 10.308 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[4\] 6 REG LC_X19_Y13_N4 2 " "Info: 6: + IC(3.230 ns) + CELL(0.574 ns) = 10.308 ns; Loc. = LC_X19_Y13_N4; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.804 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[4] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.902 ns ( 28.15 % ) " "Info: Total cell delay = 2.902 ns ( 28.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.406 ns ( 71.85 % ) " "Info: Total interconnect delay = 7.406 ns ( 71.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.308 ns" { AVG[1] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.308 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[4] {} } { 0.000ns 0.000ns 2.231ns 0.441ns 0.191ns 1.313ns 3.230ns } { 0.000ns 0.708ns 0.462ns 0.571ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 11.097 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[1\]\" to source register is 11.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_B14 26 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_B14; Fanout = 26; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.231 ns) + CELL(0.462 ns) 3.401 ns F0_ClockEnable_BETA2:inst\|process_2~0 2 COMB LC_X12_Y6_N5 7 " "Info: 2: + IC(2.231 ns) + CELL(0.462 ns) = 3.401 ns; Loc. = LC_X12_Y6_N5; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { AVG[1] F0_ClockEnable_BETA2:inst|process_2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.571 ns) 4.413 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X12_Y6_N2 1 " "Info: 3: + IC(0.441 ns) + CELL(0.571 ns) = 4.413 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.729 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y6_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.729 ns; Loc. = LC_X12_Y6_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.809 ns) 6.826 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 5 REG LC_X12_Y10_N5 1 " "Info: 5: + IC(1.288 ns) + CELL(0.809 ns) = 6.826 ns; Loc. = LC_X12_Y10_N5; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 7.198 ns F1_readADCmulti_ExtClk:inst1\|SCKL 6 COMB LC_X12_Y10_N5 30 " "Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 7.198 ns; Loc. = LC_X12_Y10_N5; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.325 ns) + CELL(0.574 ns) 11.097 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[0\] 7 REG LC_X7_Y13_N1 23 " "Info: 7: + IC(3.325 ns) + CELL(0.574 ns) = 11.097 ns; Loc. = LC_X7_Y13_N1; Fanout = 23; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.899 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.621 ns ( 32.63 % ) " "Info: Total cell delay = 3.621 ns ( 32.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.476 ns ( 67.37 % ) " "Info: Total interconnect delay = 7.476 ns ( 67.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.097 ns" { AVG[1] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.097 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[0] {} } { 0.000ns 0.000ns 2.231ns 0.441ns 0.191ns 1.288ns 0.000ns 3.325ns } { 0.000ns 0.708ns 0.462ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.308 ns" { AVG[1] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.308 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[4] {} } { 0.000ns 0.000ns 2.231ns 0.441ns 0.191ns 1.313ns 3.230ns } { 0.000ns 0.708ns 0.462ns 0.571ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.097 ns" { AVG[1] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.097 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[0] {} } { 0.000ns 0.000ns 2.231ns 0.441ns 0.191ns 1.288ns 0.000ns 3.325ns } { 0.000ns 0.708ns 0.462ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.731 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[0] F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~28 F1_readADCmulti_ExtClk:inst1|r_DATAL[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.731 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[0] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~28 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[4] {} } { 0.000ns 1.387ns 2.523ns } { 0.000ns 0.319ns 0.502ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.308 ns" { AVG[1] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.308 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[4] {} } { 0.000ns 0.000ns 2.231ns 0.441ns 0.191ns 1.313ns 3.230ns } { 0.000ns 0.708ns 0.462ns 0.571ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.097 ns" { AVG[1] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.097 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[0] {} } { 0.000ns 0.000ns 2.231ns 0.441ns 0.191ns 1.288ns 0.000ns 3.325ns } { 0.000ns 0.708ns 0.462ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[2\] register F1_readADCmulti_ExtClk:inst1\|TCLK23\[0\] register F1_readADCmulti_ExtClk:inst1\|r_DATAL\[4\] 167.7 MHz 5.963 ns Internal " "Info: Clock \"AVG\[2\]\" has Internal fmax of 167.7 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|TCLK23\[0\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[4\]\" (period= 5.963 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.731 ns + Longest register register " "Info: + Longest register to register delay is 4.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[0\] 1 REG LC_X7_Y13_N1 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y13_N1; Fanout = 23; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|TCLK23[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.319 ns) 1.706 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[6\]~28 2 COMB LC_X2_Y13_N9 3 " "Info: 2: + IC(1.387 ns) + CELL(0.319 ns) = 1.706 ns; Loc. = LC_X2_Y13_N9; Fanout = 3; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[6\]~28'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[0] F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~28 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.523 ns) + CELL(0.502 ns) 4.731 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[4\] 3 REG LC_X19_Y13_N4 2 " "Info: 3: + IC(2.523 ns) + CELL(0.502 ns) = 4.731 ns; Loc. = LC_X19_Y13_N4; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~28 F1_readADCmulti_ExtClk:inst1|r_DATAL[4] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.821 ns ( 17.35 % ) " "Info: Total cell delay = 0.821 ns ( 17.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.910 ns ( 82.65 % ) " "Info: Total interconnect delay = 3.910 ns ( 82.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.731 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[0] F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~28 F1_readADCmulti_ExtClk:inst1|r_DATAL[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.731 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[0] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~28 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[4] {} } { 0.000ns 1.387ns 2.523ns } { 0.000ns 0.319ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.789 ns - Smallest " "Info: - Smallest clock skew is -0.789 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 9.973 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[2\]\" to destination register is 9.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_T9 29 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_T9; Fanout = 29; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.571 ns) 3.066 ns F0_ClockEnable_BETA2:inst\|process_2~0 2 COMB LC_X12_Y6_N5 7 " "Info: 2: + IC(1.787 ns) + CELL(0.571 ns) = 3.066 ns; Loc. = LC_X12_Y6_N5; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { AVG[2] F0_ClockEnable_BETA2:inst|process_2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.571 ns) 4.078 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X12_Y6_N2 1 " "Info: 3: + IC(0.441 ns) + CELL(0.571 ns) = 4.078 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.394 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y6_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.394 ns; Loc. = LC_X12_Y6_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.462 ns) 6.169 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 5 COMB LC_X12_Y10_N9 24 " "Info: 5: + IC(1.313 ns) + CELL(0.462 ns) = 6.169 ns; Loc. = LC_X12_Y10_N9; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.230 ns) + CELL(0.574 ns) 9.973 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[4\] 6 REG LC_X19_Y13_N4 2 " "Info: 6: + IC(3.230 ns) + CELL(0.574 ns) = 9.973 ns; Loc. = LC_X19_Y13_N4; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.804 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[4] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.011 ns ( 30.19 % ) " "Info: Total cell delay = 3.011 ns ( 30.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.962 ns ( 69.81 % ) " "Info: Total interconnect delay = 6.962 ns ( 69.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.973 ns" { AVG[2] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.973 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[4] {} } { 0.000ns 0.000ns 1.787ns 0.441ns 0.191ns 1.313ns 3.230ns } { 0.000ns 0.708ns 0.571ns 0.571ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] source 10.762 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[2\]\" to source register is 10.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_T9 29 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_T9; Fanout = 29; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.571 ns) 3.066 ns F0_ClockEnable_BETA2:inst\|process_2~0 2 COMB LC_X12_Y6_N5 7 " "Info: 2: + IC(1.787 ns) + CELL(0.571 ns) = 3.066 ns; Loc. = LC_X12_Y6_N5; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { AVG[2] F0_ClockEnable_BETA2:inst|process_2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.571 ns) 4.078 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X12_Y6_N2 1 " "Info: 3: + IC(0.441 ns) + CELL(0.571 ns) = 4.078 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.394 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y6_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.394 ns; Loc. = LC_X12_Y6_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.809 ns) 6.491 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 5 REG LC_X12_Y10_N5 1 " "Info: 5: + IC(1.288 ns) + CELL(0.809 ns) = 6.491 ns; Loc. = LC_X12_Y10_N5; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 6.863 ns F1_readADCmulti_ExtClk:inst1\|SCKL 6 COMB LC_X12_Y10_N5 30 " "Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 6.863 ns; Loc. = LC_X12_Y10_N5; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.325 ns) + CELL(0.574 ns) 10.762 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[0\] 7 REG LC_X7_Y13_N1 23 " "Info: 7: + IC(3.325 ns) + CELL(0.574 ns) = 10.762 ns; Loc. = LC_X7_Y13_N1; Fanout = 23; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.899 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.730 ns ( 34.66 % ) " "Info: Total cell delay = 3.730 ns ( 34.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.032 ns ( 65.34 % ) " "Info: Total interconnect delay = 7.032 ns ( 65.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.762 ns" { AVG[2] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.762 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[0] {} } { 0.000ns 0.000ns 1.787ns 0.441ns 0.191ns 1.288ns 0.000ns 3.325ns } { 0.000ns 0.708ns 0.571ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.973 ns" { AVG[2] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.973 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[4] {} } { 0.000ns 0.000ns 1.787ns 0.441ns 0.191ns 1.313ns 3.230ns } { 0.000ns 0.708ns 0.571ns 0.571ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.762 ns" { AVG[2] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.762 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[0] {} } { 0.000ns 0.000ns 1.787ns 0.441ns 0.191ns 1.288ns 0.000ns 3.325ns } { 0.000ns 0.708ns 0.571ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.731 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[0] F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~28 F1_readADCmulti_ExtClk:inst1|r_DATAL[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.731 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[0] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[6]~28 {} F1_readADCmulti_ExtClk:inst1|r_DATAL[4] {} } { 0.000ns 1.387ns 2.523ns } { 0.000ns 0.319ns 0.502ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.973 ns" { AVG[2] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.973 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[4] {} } { 0.000ns 0.000ns 1.787ns 0.441ns 0.191ns 1.313ns 3.230ns } { 0.000ns 0.708ns 0.571ns 0.571ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.762 ns" { AVG[2] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.762 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[0] {} } { 0.000ns 0.000ns 1.787ns 0.441ns 0.191ns 1.288ns 0.000ns 3.325ns } { 0.000ns 0.708ns 0.571ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "MCLK 30 " "Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock \"MCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[16\] MCLK 1.296 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[16\]\" for clock \"MCLK\" (Hold time is 1.296 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.328 ns + Largest " "Info: + Largest clock skew is 2.328 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 10.865 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 10.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|nFS 2 REG LC_X13_Y11_N3 14 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X13_Y11_N3; Fanout = 14; REG Node = 'F0_ClockEnable_BETA2:inst\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.809 ns) 5.189 ns F1_readADCmulti_ExtClk:inst1\|AVGen_READ 3 REG LC_X9_Y12_N0 3 " "Info: 3: + IC(1.673 ns) + CELL(0.809 ns) = 5.189 ns; Loc. = LC_X9_Y12_N0; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.125 ns) 7.061 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 4 COMB LC_X12_Y10_N9 24 " "Info: 4: + IC(1.747 ns) + CELL(0.125 ns) = 7.061 ns; Loc. = LC_X12_Y10_N9; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.230 ns) + CELL(0.574 ns) 10.865 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[16\] 5 REG LC_X6_Y12_N5 1 " "Info: 5: + IC(3.230 ns) + CELL(0.574 ns) = 10.865 ns; Loc. = LC_X6_Y12_N5; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[16\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.804 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[16] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.044 ns ( 28.02 % ) " "Info: Total cell delay = 3.044 ns ( 28.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.821 ns ( 71.98 % ) " "Info: Total interconnect delay = 7.821 ns ( 71.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.865 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.865 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[16] {} } { 0.000ns 0.000ns 1.171ns 1.673ns 1.747ns 3.230ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 8.537 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to source register is 8.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.672 ns) + CELL(0.462 ns) 2.861 ns F0_ClockEnable_BETA2:inst\|ReadCLK 2 COMB LC_X12_Y6_N3 13 " "Info: 2: + IC(1.672 ns) + CELL(0.462 ns) = 2.861 ns; Loc. = LC_X12_Y6_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.134 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.462 ns) 4.638 ns F1_readADCmulti_ExtClk:inst1\|SCKL 3 COMB LC_X12_Y10_N5 30 " "Info: 3: + IC(1.315 ns) + CELL(0.462 ns) = 4.638 ns; Loc. = LC_X12_Y10_N5; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.325 ns) + CELL(0.574 ns) 8.537 ns F20_EmulateADC:inst9\|SRDATA\[23\] 4 REG LC_X6_Y12_N8 13 " "Info: 4: + IC(3.325 ns) + CELL(0.574 ns) = 8.537 ns; Loc. = LC_X6_Y12_N8; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.899 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.225 ns ( 26.06 % ) " "Info: Total cell delay = 2.225 ns ( 26.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.312 ns ( 73.94 % ) " "Info: Total interconnect delay = 6.312 ns ( 73.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.537 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.537 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.672ns 1.315ns 3.325ns } { 0.000ns 0.727ns 0.462ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.865 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.865 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[16] {} } { 0.000ns 0.000ns 1.171ns 1.673ns 1.747ns 3.230ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.537 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.537 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.672ns 1.315ns 3.325ns } { 0.000ns 0.727ns 0.462ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.935 ns - Shortest register register " "Info: - Shortest register to register delay is 0.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X6_Y12_N8 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y12_N8; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.369 ns) 0.935 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[16\] 2 REG LC_X6_Y12_N5 1 " "Info: 2: + IC(0.566 ns) + CELL(0.369 ns) = 0.935 ns; Loc. = LC_X6_Y12_N5; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[16\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[16] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.47 % ) " "Info: Total cell delay = 0.369 ns ( 39.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.566 ns ( 60.53 % ) " "Info: Total interconnect delay = 0.566 ns ( 60.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.935 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[16] {} } { 0.000ns 0.566ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.865 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.865 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[16] {} } { 0.000ns 0.000ns 1.171ns 1.673ns 1.747ns 3.230ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.537 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.537 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.672ns 1.315ns 3.325ns } { 0.000ns 0.727ns 0.462ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[16] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.935 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[16] {} } { 0.000ns 0.566ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[2\] 19 " "Warning: Circuit may not operate. Detected 19 non-operational path(s) clocked by clock \"SR\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[2\] F20_EmulateADC:inst9\|SRDATA\[3\] SR\[2\] 310 ps " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[2\]\" and destination pin or register \"F20_EmulateADC:inst9\|SRDATA\[3\]\" for clock \"SR\[2\]\" (Hold time is 310 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.175 ns + Largest " "Info: + Largest clock skew is 1.175 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 10.585 ns + Longest register " "Info: + Longest clock path from clock \"SR\[2\]\" to destination register is 10.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_U9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U9; Fanout = 19; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.076 ns) + CELL(0.319 ns) 3.103 ns F0_ClockEnable_BETA2:inst\|Mux2~0 2 COMB LC_X12_Y6_N0 2 " "Info: 2: + IC(2.076 ns) + CELL(0.319 ns) = 3.103 ns; Loc. = LC_X12_Y6_N0; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { SR[2] F0_ClockEnable_BETA2:inst|Mux2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.319 ns) 3.901 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X12_Y6_N2 1 " "Info: 3: + IC(0.479 ns) + CELL(0.319 ns) = 3.901 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.217 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y6_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.217 ns; Loc. = LC_X12_Y6_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.809 ns) 6.314 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 5 REG LC_X12_Y10_N5 1 " "Info: 5: + IC(1.288 ns) + CELL(0.809 ns) = 6.314 ns; Loc. = LC_X12_Y10_N5; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 6.686 ns F1_readADCmulti_ExtClk:inst1\|SCKL 6 COMB LC_X12_Y10_N5 30 " "Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 6.686 ns; Loc. = LC_X12_Y10_N5; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.325 ns) + CELL(0.574 ns) 10.585 ns F20_EmulateADC:inst9\|SRDATA\[3\] 7 REG LC_X1_Y13_N5 1 " "Info: 7: + IC(3.325 ns) + CELL(0.574 ns) = 10.585 ns; Loc. = LC_X1_Y13_N5; Fanout = 1; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.899 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[3] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 30.48 % ) " "Info: Total cell delay = 3.226 ns ( 30.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.359 ns ( 69.52 % ) " "Info: Total interconnect delay = 7.359 ns ( 69.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.585 ns" { SR[2] F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.585 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Mux2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[3] {} } { 0.000ns 0.000ns 2.076ns 0.479ns 0.191ns 1.288ns 0.000ns 3.325ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] source 9.410 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[2\]\" to source register is 9.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_U9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U9; Fanout = 19; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.075 ns) + CELL(0.319 ns) 3.102 ns F0_ClockEnable_BETA2:inst\|process_2~1 2 COMB LC_X12_Y6_N1 2 " "Info: 2: + IC(2.075 ns) + CELL(0.319 ns) = 3.102 ns; Loc. = LC_X12_Y6_N1; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.394 ns" { SR[2] F0_ClockEnable_BETA2:inst|process_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.418 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X12_Y6_N2 1 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.418 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.734 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y6_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.734 ns; Loc. = LC_X12_Y6_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.462 ns) 5.511 ns F1_readADCmulti_ExtClk:inst1\|SCKL 5 COMB LC_X12_Y10_N5 30 " "Info: 5: + IC(1.315 ns) + CELL(0.462 ns) = 5.511 ns; Loc. = LC_X12_Y10_N5; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.325 ns) + CELL(0.574 ns) 9.410 ns F20_EmulateADC:inst9\|SRDATA\[2\] 6 REG LC_X1_Y13_N6 1 " "Info: 6: + IC(3.325 ns) + CELL(0.574 ns) = 9.410 ns; Loc. = LC_X1_Y13_N6; Fanout = 1; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.899 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[2] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 24.58 % ) " "Info: Total cell delay = 2.313 ns ( 24.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.097 ns ( 75.42 % ) " "Info: Total interconnect delay = 7.097 ns ( 75.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.410 ns" { SR[2] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.410 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[2] {} } { 0.000ns 0.000ns 2.075ns 0.191ns 0.191ns 1.315ns 3.325ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.585 ns" { SR[2] F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.585 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Mux2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[3] {} } { 0.000ns 0.000ns 2.076ns 0.479ns 0.191ns 1.288ns 0.000ns 3.325ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.410 ns" { SR[2] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.410 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[2] {} } { 0.000ns 0.000ns 2.075ns 0.191ns 0.191ns 1.315ns 3.325ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.768 ns - Shortest register register " "Info: - Shortest register to register delay is 0.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[2\] 1 REG LC_X1_Y13_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y13_N6; Fanout = 1; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[2] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.175 ns) 0.768 ns F20_EmulateADC:inst9\|SRDATA\[3\] 2 REG LC_X1_Y13_N5 1 " "Info: 2: + IC(0.593 ns) + CELL(0.175 ns) = 0.768 ns; Loc. = LC_X1_Y13_N5; Fanout = 1; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { F20_EmulateADC:inst9|SRDATA[2] F20_EmulateADC:inst9|SRDATA[3] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 22.79 % ) " "Info: Total cell delay = 0.175 ns ( 22.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.593 ns ( 77.21 % ) " "Info: Total interconnect delay = 0.593 ns ( 77.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { F20_EmulateADC:inst9|SRDATA[2] F20_EmulateADC:inst9|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.768 ns" { F20_EmulateADC:inst9|SRDATA[2] {} F20_EmulateADC:inst9|SRDATA[3] {} } { 0.000ns 0.593ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.585 ns" { SR[2] F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.585 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Mux2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[3] {} } { 0.000ns 0.000ns 2.076ns 0.479ns 0.191ns 1.288ns 0.000ns 3.325ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.410 ns" { SR[2] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.410 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[2] {} } { 0.000ns 0.000ns 2.075ns 0.191ns 0.191ns 1.315ns 3.325ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { F20_EmulateADC:inst9|SRDATA[2] F20_EmulateADC:inst9|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.768 ns" { F20_EmulateADC:inst9|SRDATA[2] {} F20_EmulateADC:inst9|SRDATA[3] {} } { 0.000ns 0.593ns } { 0.000ns 0.175ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[0\] 19 " "Warning: Circuit may not operate. Detected 19 non-operational path(s) clocked by clock \"SR\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[2\] F20_EmulateADC:inst9\|SRDATA\[3\] SR\[0\] 328 ps " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[2\]\" and destination pin or register \"F20_EmulateADC:inst9\|SRDATA\[3\]\" for clock \"SR\[0\]\" (Hold time is 328 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.193 ns + Largest " "Info: + Largest clock skew is 1.193 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 10.465 ns + Longest register " "Info: + Longest clock path from clock \"SR\[0\]\" to destination register is 10.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_U11 22 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 22; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.813 ns) + CELL(0.462 ns) 2.983 ns F0_ClockEnable_BETA2:inst\|Mux2~0 2 COMB LC_X12_Y6_N0 2 " "Info: 2: + IC(1.813 ns) + CELL(0.462 ns) = 2.983 ns; Loc. = LC_X12_Y6_N0; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { SR[0] F0_ClockEnable_BETA2:inst|Mux2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.319 ns) 3.781 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X12_Y6_N2 1 " "Info: 3: + IC(0.479 ns) + CELL(0.319 ns) = 3.781 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.097 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y6_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.097 ns; Loc. = LC_X12_Y6_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.809 ns) 6.194 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 5 REG LC_X12_Y10_N5 1 " "Info: 5: + IC(1.288 ns) + CELL(0.809 ns) = 6.194 ns; Loc. = LC_X12_Y10_N5; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 6.566 ns F1_readADCmulti_ExtClk:inst1\|SCKL 6 COMB LC_X12_Y10_N5 30 " "Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 6.566 ns; Loc. = LC_X12_Y10_N5; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.325 ns) + CELL(0.574 ns) 10.465 ns F20_EmulateADC:inst9\|SRDATA\[3\] 7 REG LC_X1_Y13_N5 1 " "Info: 7: + IC(3.325 ns) + CELL(0.574 ns) = 10.465 ns; Loc. = LC_X1_Y13_N5; Fanout = 1; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.899 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[3] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.369 ns ( 32.19 % ) " "Info: Total cell delay = 3.369 ns ( 32.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.096 ns ( 67.81 % ) " "Info: Total interconnect delay = 7.096 ns ( 67.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.465 ns" { SR[0] F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.465 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Mux2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[3] {} } { 0.000ns 0.000ns 1.813ns 0.479ns 0.191ns 1.288ns 0.000ns 3.325ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 9.272 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[0\]\" to source register is 9.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_U11 22 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 22; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.462 ns) 2.964 ns F0_ClockEnable_BETA2:inst\|process_2~1 2 COMB LC_X12_Y6_N1 2 " "Info: 2: + IC(1.794 ns) + CELL(0.462 ns) = 2.964 ns; Loc. = LC_X12_Y6_N1; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.256 ns" { SR[0] F0_ClockEnable_BETA2:inst|process_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.280 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X12_Y6_N2 1 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.280 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.596 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y6_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.596 ns; Loc. = LC_X12_Y6_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.462 ns) 5.373 ns F1_readADCmulti_ExtClk:inst1\|SCKL 5 COMB LC_X12_Y10_N5 30 " "Info: 5: + IC(1.315 ns) + CELL(0.462 ns) = 5.373 ns; Loc. = LC_X12_Y10_N5; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.325 ns) + CELL(0.574 ns) 9.272 ns F20_EmulateADC:inst9\|SRDATA\[2\] 6 REG LC_X1_Y13_N6 1 " "Info: 6: + IC(3.325 ns) + CELL(0.574 ns) = 9.272 ns; Loc. = LC_X1_Y13_N6; Fanout = 1; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.899 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[2] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.456 ns ( 26.49 % ) " "Info: Total cell delay = 2.456 ns ( 26.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.816 ns ( 73.51 % ) " "Info: Total interconnect delay = 6.816 ns ( 73.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.272 ns" { SR[0] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.272 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[2] {} } { 0.000ns 0.000ns 1.794ns 0.191ns 0.191ns 1.315ns 3.325ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.465 ns" { SR[0] F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.465 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Mux2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[3] {} } { 0.000ns 0.000ns 1.813ns 0.479ns 0.191ns 1.288ns 0.000ns 3.325ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.272 ns" { SR[0] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.272 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[2] {} } { 0.000ns 0.000ns 1.794ns 0.191ns 0.191ns 1.315ns 3.325ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.768 ns - Shortest register register " "Info: - Shortest register to register delay is 0.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[2\] 1 REG LC_X1_Y13_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y13_N6; Fanout = 1; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[2] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.175 ns) 0.768 ns F20_EmulateADC:inst9\|SRDATA\[3\] 2 REG LC_X1_Y13_N5 1 " "Info: 2: + IC(0.593 ns) + CELL(0.175 ns) = 0.768 ns; Loc. = LC_X1_Y13_N5; Fanout = 1; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { F20_EmulateADC:inst9|SRDATA[2] F20_EmulateADC:inst9|SRDATA[3] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 22.79 % ) " "Info: Total cell delay = 0.175 ns ( 22.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.593 ns ( 77.21 % ) " "Info: Total interconnect delay = 0.593 ns ( 77.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { F20_EmulateADC:inst9|SRDATA[2] F20_EmulateADC:inst9|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.768 ns" { F20_EmulateADC:inst9|SRDATA[2] {} F20_EmulateADC:inst9|SRDATA[3] {} } { 0.000ns 0.593ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.465 ns" { SR[0] F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.465 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Mux2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[3] {} } { 0.000ns 0.000ns 1.813ns 0.479ns 0.191ns 1.288ns 0.000ns 3.325ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.272 ns" { SR[0] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.272 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[2] {} } { 0.000ns 0.000ns 1.794ns 0.191ns 0.191ns 1.315ns 3.325ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { F20_EmulateADC:inst9|SRDATA[2] F20_EmulateADC:inst9|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.768 ns" { F20_EmulateADC:inst9|SRDATA[2] {} F20_EmulateADC:inst9|SRDATA[3] {} } { 0.000ns 0.593ns } { 0.000ns 0.175ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[1\] 19 " "Warning: Circuit may not operate. Detected 19 non-operational path(s) clocked by clock \"SR\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[2\] F20_EmulateADC:inst9\|SRDATA\[3\] SR\[1\] 307 ps " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[2\]\" and destination pin or register \"F20_EmulateADC:inst9\|SRDATA\[3\]\" for clock \"SR\[1\]\" (Hold time is 307 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.172 ns + Largest " "Info: + Largest clock skew is 1.172 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 10.497 ns + Longest register " "Info: + Longest clock path from clock \"SR\[1\]\" to destination register is 10.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_N9 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 20; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.571 ns) 3.015 ns F0_ClockEnable_BETA2:inst\|Mux2~0 2 COMB LC_X12_Y6_N0 2 " "Info: 2: + IC(1.736 ns) + CELL(0.571 ns) = 3.015 ns; Loc. = LC_X12_Y6_N0; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { SR[1] F0_ClockEnable_BETA2:inst|Mux2~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.319 ns) 3.813 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X12_Y6_N2 1 " "Info: 3: + IC(0.479 ns) + CELL(0.319 ns) = 3.813 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.129 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y6_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.129 ns; Loc. = LC_X12_Y6_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.809 ns) 6.226 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 5 REG LC_X12_Y10_N5 1 " "Info: 5: + IC(1.288 ns) + CELL(0.809 ns) = 6.226 ns; Loc. = LC_X12_Y10_N5; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 6.598 ns F1_readADCmulti_ExtClk:inst1\|SCKL 6 COMB LC_X12_Y10_N5 30 " "Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 6.598 ns; Loc. = LC_X12_Y10_N5; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.325 ns) + CELL(0.574 ns) 10.497 ns F20_EmulateADC:inst9\|SRDATA\[3\] 7 REG LC_X1_Y13_N5 1 " "Info: 7: + IC(3.325 ns) + CELL(0.574 ns) = 10.497 ns; Loc. = LC_X1_Y13_N5; Fanout = 1; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.899 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[3] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.478 ns ( 33.13 % ) " "Info: Total cell delay = 3.478 ns ( 33.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.019 ns ( 66.87 % ) " "Info: Total interconnect delay = 7.019 ns ( 66.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.497 ns" { SR[1] F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.497 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Mux2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[3] {} } { 0.000ns 0.000ns 1.736ns 0.479ns 0.191ns 1.288ns 0.000ns 3.325ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 9.325 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[1\]\" to source register is 9.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_N9 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 20; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.571 ns) 3.017 ns F0_ClockEnable_BETA2:inst\|process_2~1 2 COMB LC_X12_Y6_N1 2 " "Info: 2: + IC(1.738 ns) + CELL(0.571 ns) = 3.017 ns; Loc. = LC_X12_Y6_N1; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { SR[1] F0_ClockEnable_BETA2:inst|process_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.333 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X12_Y6_N2 1 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.333 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.649 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y6_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.649 ns; Loc. = LC_X12_Y6_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.462 ns) 5.426 ns F1_readADCmulti_ExtClk:inst1\|SCKL 5 COMB LC_X12_Y10_N5 30 " "Info: 5: + IC(1.315 ns) + CELL(0.462 ns) = 5.426 ns; Loc. = LC_X12_Y10_N5; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.325 ns) + CELL(0.574 ns) 9.325 ns F20_EmulateADC:inst9\|SRDATA\[2\] 6 REG LC_X1_Y13_N6 1 " "Info: 6: + IC(3.325 ns) + CELL(0.574 ns) = 9.325 ns; Loc. = LC_X1_Y13_N6; Fanout = 1; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.899 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[2] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.565 ns ( 27.51 % ) " "Info: Total cell delay = 2.565 ns ( 27.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.760 ns ( 72.49 % ) " "Info: Total interconnect delay = 6.760 ns ( 72.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.325 ns" { SR[1] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.325 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[2] {} } { 0.000ns 0.000ns 1.738ns 0.191ns 0.191ns 1.315ns 3.325ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.497 ns" { SR[1] F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.497 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Mux2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[3] {} } { 0.000ns 0.000ns 1.736ns 0.479ns 0.191ns 1.288ns 0.000ns 3.325ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.325 ns" { SR[1] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.325 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[2] {} } { 0.000ns 0.000ns 1.738ns 0.191ns 0.191ns 1.315ns 3.325ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.768 ns - Shortest register register " "Info: - Shortest register to register delay is 0.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[2\] 1 REG LC_X1_Y13_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y13_N6; Fanout = 1; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[2] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.175 ns) 0.768 ns F20_EmulateADC:inst9\|SRDATA\[3\] 2 REG LC_X1_Y13_N5 1 " "Info: 2: + IC(0.593 ns) + CELL(0.175 ns) = 0.768 ns; Loc. = LC_X1_Y13_N5; Fanout = 1; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { F20_EmulateADC:inst9|SRDATA[2] F20_EmulateADC:inst9|SRDATA[3] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 22.79 % ) " "Info: Total cell delay = 0.175 ns ( 22.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.593 ns ( 77.21 % ) " "Info: Total interconnect delay = 0.593 ns ( 77.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { F20_EmulateADC:inst9|SRDATA[2] F20_EmulateADC:inst9|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.768 ns" { F20_EmulateADC:inst9|SRDATA[2] {} F20_EmulateADC:inst9|SRDATA[3] {} } { 0.000ns 0.593ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.497 ns" { SR[1] F0_ClockEnable_BETA2:inst|Mux2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.497 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Mux2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[3] {} } { 0.000ns 0.000ns 1.736ns 0.479ns 0.191ns 1.288ns 0.000ns 3.325ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.325 ns" { SR[1] F0_ClockEnable_BETA2:inst|process_2~1 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.325 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~1 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[2] {} } { 0.000ns 0.000ns 1.738ns 0.191ns 0.191ns 1.315ns 3.325ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { F20_EmulateADC:inst9|SRDATA[2] F20_EmulateADC:inst9|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.768 ns" { F20_EmulateADC:inst9|SRDATA[2] {} F20_EmulateADC:inst9|SRDATA[3] {} } { 0.000ns 0.593ns } { 0.000ns 0.175ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "F1_readADCmulti_ExtClk:inst1\|AVGen_READ AVG\[1\] MCLK 12.229 ns register " "Info: tsu for register \"F1_readADCmulti_ExtClk:inst1\|AVGen_READ\" (data pin = \"AVG\[1\]\", clock pin = \"MCLK\") is 12.229 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.975 ns + Longest pin register " "Info: + Longest pin to register delay is 16.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_B14 26 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_B14; Fanout = 26; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.462 ns) 3.316 ns F1_readADCmulti_ExtClk:inst1\|Mux10~1 2 COMB LC_X9_Y12_N7 10 " "Info: 2: + IC(2.146 ns) + CELL(0.462 ns) = 3.316 ns; Loc. = LC_X9_Y12_N7; Fanout = 10; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Mux10~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { AVG[1] F1_readADCmulti_ExtClk:inst1|Mux10~1 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.467 ns) 4.523 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~COUT 3 COMB LC_X10_Y12_N1 1 " "Info: 3: + IC(0.740 ns) + CELL(0.467 ns) = 4.523 ns; Loc. = LC_X10_Y12_N1; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { F1_readADCmulti_ExtClk:inst1|Mux10~1 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 5.032 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~20 4 COMB LC_X10_Y12_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.509 ns) = 5.032 ns; Loc. = LC_X10_Y12_N2; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~20'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.467 ns) 6.582 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~17 5 COMB LC_X7_Y12_N1 2 " "Info: 5: + IC(1.083 ns) + CELL(0.467 ns) = 6.582 ns; Loc. = LC_X7_Y12_N1; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 6.659 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12 6 COMB LC_X7_Y12_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 6.659 ns; Loc. = LC_X7_Y12_N2; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 7.168 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~5 7 COMB LC_X7_Y12_N3 1 " "Info: 7: + IC(0.000 ns) + CELL(0.509 ns) = 7.168 ns; Loc. = LC_X7_Y12_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~5 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.319 ns) 8.686 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[12\]~8 8 COMB LC_X8_Y12_N0 4 " "Info: 8: + IC(1.199 ns) + CELL(0.319 ns) = 8.686 ns; Loc. = LC_X8_Y12_N0; Fanout = 4; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[12\]~8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~5 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~8 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.611 ns) 9.993 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7 9 COMB LC_X7_Y12_N8 1 " "Info: 9: + IC(0.696 ns) + CELL(0.611 ns) = 9.993 ns; Loc. = LC_X7_Y12_N8; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~8 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 10.502 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0 10 COMB LC_X7_Y12_N9 1 " "Info: 10: + IC(0.000 ns) + CELL(0.509 ns) = 10.502 ns; Loc. = LC_X7_Y12_N9; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.125 ns) 11.691 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\] 11 COMB LC_X9_Y12_N1 5 " "Info: 11: + IC(1.064 ns) + CELL(0.125 ns) = 11.691 ns; Loc. = LC_X9_Y12_N1; Fanout = 5; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 54 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.125 ns) 12.289 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[15\]~7 12 COMB LC_X9_Y12_N3 2 " "Info: 12: + IC(0.473 ns) + CELL(0.125 ns) = 12.289 ns; Loc. = LC_X9_Y12_N3; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[15\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~7 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.467 ns) 13.922 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~22 13 COMB LC_X8_Y12_N2 1 " "Info: 13: + IC(1.166 ns) + CELL(0.467 ns) = 13.922 ns; Loc. = LC_X8_Y12_N2; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~22'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 13.999 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~17 14 COMB LC_X8_Y12_N3 1 " "Info: 14: + IC(0.000 ns) + CELL(0.077 ns) = 13.999 ns; Loc. = LC_X8_Y12_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.163 ns) 14.162 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12 15 COMB LC_X8_Y12_N4 1 " "Info: 15: + IC(0.000 ns) + CELL(0.163 ns) = 14.162 ns; Loc. = LC_X8_Y12_N4; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.609 ns) 14.771 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0 16 COMB LC_X8_Y12_N6 1 " "Info: 16: + IC(0.000 ns) + CELL(0.609 ns) = 14.771 ns; Loc. = LC_X8_Y12_N6; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.319 ns) 15.826 ns F1_readADCmulti_ExtClk:inst1\|LessThan4~2 17 COMB LC_X9_Y12_N8 1 " "Info: 17: + IC(0.736 ns) + CELL(0.319 ns) = 15.826 ns; Loc. = LC_X9_Y12_N8; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan4~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|LessThan4~2 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 16.142 ns F1_readADCmulti_ExtClk:inst1\|LessThan4~3 18 COMB LC_X9_Y12_N9 1 " "Info: 18: + IC(0.191 ns) + CELL(0.125 ns) = 16.142 ns; Loc. = LC_X9_Y12_N9; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan4~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan4~2 F1_readADCmulti_ExtClk:inst1|LessThan4~3 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.369 ns) 16.975 ns F1_readADCmulti_ExtClk:inst1\|AVGen_READ 19 REG LC_X9_Y12_N0 3 " "Info: 19: + IC(0.464 ns) + CELL(0.369 ns) = 16.975 ns; Loc. = LC_X9_Y12_N0; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { F1_readADCmulti_ExtClk:inst1|LessThan4~3 F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.017 ns ( 41.34 % ) " "Info: Total cell delay = 7.017 ns ( 41.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.958 ns ( 58.66 % ) " "Info: Total interconnect delay = 9.958 ns ( 58.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.975 ns" { AVG[1] F1_readADCmulti_ExtClk:inst1|Mux10~1 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~5 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~8 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|LessThan4~2 F1_readADCmulti_ExtClk:inst1|LessThan4~3 F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.975 ns" { AVG[1] {} AVG[1]~combout {} F1_readADCmulti_ExtClk:inst1|Mux10~1 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~5 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~8 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~7 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|LessThan4~2 {} F1_readADCmulti_ExtClk:inst1|LessThan4~3 {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} } { 0.000ns 0.000ns 2.146ns 0.740ns 0.000ns 1.083ns 0.000ns 0.000ns 1.199ns 0.696ns 0.000ns 1.064ns 0.473ns 1.166ns 0.000ns 0.000ns 0.000ns 0.736ns 0.191ns 0.464ns } { 0.000ns 0.708ns 0.462ns 0.467ns 0.509ns 0.467ns 0.077ns 0.509ns 0.319ns 0.611ns 0.509ns 0.125ns 0.125ns 0.467ns 0.077ns 0.163ns 0.609ns 0.319ns 0.125ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 4.954 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to destination register is 4.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|nFS 2 REG LC_X13_Y11_N3 14 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X13_Y11_N3; Fanout = 14; REG Node = 'F0_ClockEnable_BETA2:inst\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.574 ns) 4.954 ns F1_readADCmulti_ExtClk:inst1\|AVGen_READ 3 REG LC_X9_Y12_N0 3 " "Info: 3: + IC(1.673 ns) + CELL(0.574 ns) = 4.954 ns; Loc. = LC_X9_Y12_N0; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.247 ns" { F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 42.59 % ) " "Info: Total cell delay = 2.110 ns ( 42.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.844 ns ( 57.41 % ) " "Info: Total interconnect delay = 2.844 ns ( 57.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.954 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} } { 0.000ns 0.000ns 1.171ns 1.673ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.975 ns" { AVG[1] F1_readADCmulti_ExtClk:inst1|Mux10~1 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~5 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~8 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|LessThan4~2 F1_readADCmulti_ExtClk:inst1|LessThan4~3 F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.975 ns" { AVG[1] {} AVG[1]~combout {} F1_readADCmulti_ExtClk:inst1|Mux10~1 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~5 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~8 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~7 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|LessThan4~2 {} F1_readADCmulti_ExtClk:inst1|LessThan4~3 {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} } { 0.000ns 0.000ns 2.146ns 0.740ns 0.000ns 1.083ns 0.000ns 0.000ns 1.199ns 0.696ns 0.000ns 1.064ns 0.473ns 1.166ns 0.000ns 0.000ns 0.000ns 0.736ns 0.191ns 0.464ns } { 0.000ns 0.708ns 0.462ns 0.467ns 0.509ns 0.467ns 0.077ns 0.509ns 0.319ns 0.611ns 0.509ns 0.125ns 0.125ns 0.467ns 0.077ns 0.163ns 0.609ns 0.319ns 0.125ns 0.369ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.954 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} } { 0.000ns 0.000ns 1.171ns 1.673ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "AVG\[1\] TEST_TCLK23\[3\] F1_readADCmulti_ExtClk:inst1\|TCLK23\[3\] 15.153 ns register " "Info: tco from clock \"AVG\[1\]\" to destination pin \"TEST_TCLK23\[3\]\" through register \"F1_readADCmulti_ExtClk:inst1\|TCLK23\[3\]\" is 15.153 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 11.097 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[1\]\" to source register is 11.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_B14 26 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_B14; Fanout = 26; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.231 ns) + CELL(0.462 ns) 3.401 ns F0_ClockEnable_BETA2:inst\|process_2~0 2 COMB LC_X12_Y6_N5 7 " "Info: 2: + IC(2.231 ns) + CELL(0.462 ns) = 3.401 ns; Loc. = LC_X12_Y6_N5; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { AVG[1] F0_ClockEnable_BETA2:inst|process_2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.571 ns) 4.413 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X12_Y6_N2 1 " "Info: 3: + IC(0.441 ns) + CELL(0.571 ns) = 4.413 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.729 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y6_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.729 ns; Loc. = LC_X12_Y6_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.809 ns) 6.826 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 5 REG LC_X12_Y10_N5 1 " "Info: 5: + IC(1.288 ns) + CELL(0.809 ns) = 6.826 ns; Loc. = LC_X12_Y10_N5; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 7.198 ns F1_readADCmulti_ExtClk:inst1\|SCKL 6 COMB LC_X12_Y10_N5 30 " "Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 7.198 ns; Loc. = LC_X12_Y10_N5; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.325 ns) + CELL(0.574 ns) 11.097 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[3\] 7 REG LC_X7_Y13_N7 18 " "Info: 7: + IC(3.325 ns) + CELL(0.574 ns) = 11.097 ns; Loc. = LC_X7_Y13_N7; Fanout = 18; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.899 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[3] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.621 ns ( 32.63 % ) " "Info: Total cell delay = 3.621 ns ( 32.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.476 ns ( 67.37 % ) " "Info: Total interconnect delay = 7.476 ns ( 67.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.097 ns" { AVG[1] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.097 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[3] {} } { 0.000ns 0.000ns 2.231ns 0.441ns 0.191ns 1.288ns 0.000ns 3.325ns } { 0.000ns 0.708ns 0.462ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.821 ns + Longest register pin " "Info: + Longest register to pin delay is 3.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[3\] 1 REG LC_X7_Y13_N7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y13_N7; Fanout = 18; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|TCLK23[3] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.367 ns) + CELL(1.454 ns) 3.821 ns TEST_TCLK23\[3\] 2 PIN PIN_C17 0 " "Info: 2: + IC(2.367 ns) + CELL(1.454 ns) = 3.821 ns; Loc. = PIN_C17; Fanout = 0; PIN Node = 'TEST_TCLK23\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.821 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[3] TEST_TCLK23[3] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 440 1192 1383 456 "TEST_TCLK23\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 38.05 % ) " "Info: Total cell delay = 1.454 ns ( 38.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.367 ns ( 61.95 % ) " "Info: Total interconnect delay = 2.367 ns ( 61.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.821 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[3] TEST_TCLK23[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.821 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[3] {} TEST_TCLK23[3] {} } { 0.000ns 2.367ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.097 ns" { AVG[1] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.097 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[3] {} } { 0.000ns 0.000ns 2.231ns 0.441ns 0.191ns 1.288ns 0.000ns 3.325ns } { 0.000ns 0.708ns 0.462ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.821 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[3] TEST_TCLK23[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.821 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[3] {} TEST_TCLK23[3] {} } { 0.000ns 2.367ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "AVG\[1\] SCKL 9.651 ns Longest " "Info: Longest tpd from source pin \"AVG\[1\]\" to destination pin \"SCKL\" is 9.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_B14 26 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_B14; Fanout = 26; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.231 ns) + CELL(0.462 ns) 3.401 ns F0_ClockEnable_BETA2:inst\|process_2~0 2 COMB LC_X12_Y6_N5 7 " "Info: 2: + IC(2.231 ns) + CELL(0.462 ns) = 3.401 ns; Loc. = LC_X12_Y6_N5; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst\|process_2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { AVG[1] F0_ClockEnable_BETA2:inst|process_2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.571 ns) 4.413 ns F0_ClockEnable_BETA2:inst\|Bypass 3 COMB LC_X12_Y6_N2 1 " "Info: 3: + IC(0.441 ns) + CELL(0.571 ns) = 4.413 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.729 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y6_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.729 ns; Loc. = LC_X12_Y6_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.462 ns) 6.506 ns F1_readADCmulti_ExtClk:inst1\|SCKL 5 COMB LC_X12_Y10_N5 30 " "Info: 5: + IC(1.315 ns) + CELL(0.462 ns) = 6.506 ns; Loc. = LC_X12_Y10_N5; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.691 ns) + CELL(1.454 ns) 9.651 ns SCKL 6 PIN PIN_V11 0 " "Info: 6: + IC(1.691 ns) + CELL(1.454 ns) = 9.651 ns; Loc. = PIN_V11; Fanout = 0; PIN Node = 'SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.145 ns" { F1_readADCmulti_ExtClk:inst1|SCKL SCKL } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 1192 1368 264 "SCKL" "" } { 472 360 400 488 "SCKL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.782 ns ( 39.19 % ) " "Info: Total cell delay = 3.782 ns ( 39.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.869 ns ( 60.81 % ) " "Info: Total interconnect delay = 5.869 ns ( 60.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.651 ns" { AVG[1] F0_ClockEnable_BETA2:inst|process_2~0 F0_ClockEnable_BETA2:inst|Bypass F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL SCKL } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.651 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|process_2~0 {} F0_ClockEnable_BETA2:inst|Bypass {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} SCKL {} } { 0.000ns 0.000ns 2.231ns 0.441ns 0.191ns 1.315ns 1.691ns } { 0.000ns 0.708ns 0.462ns 0.571ns 0.125ns 0.462ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[2\] AQMODE SR\[0\] 5.381 ns register " "Info: th for register \"F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[2\]\" (data pin = \"AQMODE\", clock pin = \"SR\[0\]\") is 5.381 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 9.423 ns + Longest register " "Info: + Longest clock path from clock \"SR\[0\]\" to destination register is 9.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_U11 22 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 22; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.590 ns) + CELL(0.571 ns) 7.869 ns F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[0\]~3 2 COMB LC_X14_Y7_N3 8 " "Info: 2: + IC(6.590 ns) + CELL(0.571 ns) = 7.869 ns; Loc. = LC_X14_Y7_N3; Fanout = 8; COMB Node = 'F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[0\]~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.161 ns" { SR[0] F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[0]~3 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.319 ns) 9.423 ns F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[2\] 3 REG LC_X10_Y7_N0 3 " "Info: 3: + IC(1.235 ns) + CELL(0.319 ns) = 9.423 ns; Loc. = LC_X10_Y7_N0; Fanout = 3; REG Node = 'F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[0]~3 F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[2] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 16.96 % ) " "Info: Total cell delay = 1.598 ns ( 16.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.825 ns ( 83.04 % ) " "Info: Total interconnect delay = 7.825 ns ( 83.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.423 ns" { SR[0] F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[0]~3 F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.423 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[0]~3 {} F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[2] {} } { 0.000ns 0.000ns 6.590ns 1.235ns } { 0.000ns 0.708ns 0.571ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 165 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.042 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AQMODE 1 CLK PIN_C9 30 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_C9; Fanout = 30; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 264 280 448 280 "AQMODE" "" } { 304 808 880 320 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.462 ns) 3.024 ns F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[2\]~8 2 COMB LC_X10_Y7_N6 1 " "Info: 2: + IC(1.854 ns) + CELL(0.462 ns) = 3.024 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[2\]~8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { AQMODE F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[2]~8 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.571 ns) 4.042 ns F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[2\] 3 REG LC_X10_Y7_N0 3 " "Info: 3: + IC(0.447 ns) + CELL(0.571 ns) = 4.042 ns; Loc. = LC_X10_Y7_N0; Fanout = 3; REG Node = 'F0_ClockEnable_BETA2:inst\|SetCnt_ReadCLK\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[2]~8 F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[2] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.741 ns ( 43.07 % ) " "Info: Total cell delay = 1.741 ns ( 43.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.301 ns ( 56.93 % ) " "Info: Total interconnect delay = 2.301 ns ( 56.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.042 ns" { AQMODE F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[2]~8 F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.042 ns" { AQMODE {} AQMODE~combout {} F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[2]~8 {} F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[2] {} } { 0.000ns 0.000ns 1.854ns 0.447ns } { 0.000ns 0.708ns 0.462ns 0.571ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.423 ns" { SR[0] F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[0]~3 F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.423 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[0]~3 {} F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[2] {} } { 0.000ns 0.000ns 6.590ns 1.235ns } { 0.000ns 0.708ns 0.571ns 0.319ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.042 ns" { AQMODE F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[2]~8 F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.042 ns" { AQMODE {} AQMODE~combout {} F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[2]~8 {} F0_ClockEnable_BETA2:inst|SetCnt_ReadCLK[2] {} } { 0.000ns 0.000ns 1.854ns 0.447ns } { 0.000ns 0.708ns 0.462ns 0.571ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 15:34:22 2024 " "Info: Processing ended: Thu Mar 07 15:34:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
