#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Mar  3 23:46:07 2024
# Process ID: 976
# Current directory: D:/GUC/Semester_10/Advanced Microelectronics Lab/Sessions/Session 2/Task 1/VGA_Moving_Image/VGA_Moving_Image.runs/synth_1
# Command line: vivado.exe -log VGA_Moving_Image.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_Moving_Image.tcl
# Log file: D:/GUC/Semester_10/Advanced Microelectronics Lab/Sessions/Session 2/Task 1/VGA_Moving_Image/VGA_Moving_Image.runs/synth_1/VGA_Moving_Image.vds
# Journal file: D:/GUC/Semester_10/Advanced Microelectronics Lab/Sessions/Session 2/Task 1/VGA_Moving_Image/VGA_Moving_Image.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source VGA_Moving_Image.tcl -notrace
Command: synth_design -top VGA_Moving_Image -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12428
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1037.488 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGA_Moving_Image' [D:/GUC/Semester_10/Advanced Microelectronics Lab/Sessions/Session 2/Task 1/VGA_Moving_Image/VGA_Moving_Image.srcs/sources_1/new/VGA_Moving_Image.vhd:18]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [D:/GUC/Semester_10/Advanced Microelectronics Lab/Sessions/Session 2/Task 1/VGA_Moving_Image/VGA_Moving_Image.srcs/sources_1/new/VGA_Moving_Image.vhd:32]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [D:/GUC/Semester_10/Advanced Microelectronics Lab/Sessions/Session 2/Task 1/VGA_Moving_Image/VGA_Moving_Image.srcs/sources_1/new/VGA_Moving_Image.vhd:55]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [D:/GUC/Semester_10/Advanced Microelectronics Lab/Sessions/Session 2/Task 1/VGA_Moving_Image/VGA_Moving_Image.srcs/sources_1/new/VGA_Moving_Image.vhd:56]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [D:/GUC/Semester_10/Advanced Microelectronics Lab/Sessions/Session 2/Task 1/VGA_Moving_Image/VGA_Moving_Image.srcs/sources_1/new/VGA_Moving_Image.vhd:57]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [D:/GUC/Semester_10/Advanced Microelectronics Lab/Sessions/Session 2/Task 1/VGA_Moving_Image/VGA_Moving_Image.srcs/sources_1/new/VGA_Moving_Image.vhd:58]
INFO: [Synth 8-3491] module 'blk_mem_gen_1' declared at 'D:/GUC/Semester_10/Advanced Microelectronics Lab/Sessions/Session 2/Task 1/VGA_Moving_Image/VGA_Moving_Image.runs/synth_1/.Xil/Vivado-976-DESKTOP-FVC51P8/realtime/blk_mem_gen_1_stub.vhdl:5' bound to instance 'Blk_Ram' of component 'blk_mem_gen_1' [D:/GUC/Semester_10/Advanced Microelectronics Lab/Sessions/Session 2/Task 1/VGA_Moving_Image/VGA_Moving_Image.srcs/sources_1/new/VGA_Moving_Image.vhd:74]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [D:/GUC/Semester_10/Advanced Microelectronics Lab/Sessions/Session 2/Task 1/VGA_Moving_Image/VGA_Moving_Image.runs/synth_1/.Xil/Vivado-976-DESKTOP-FVC51P8/realtime/blk_mem_gen_1_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'VGA_Moving_Image' (1#1) [D:/GUC/Semester_10/Advanced Microelectronics Lab/Sessions/Session 2/Task 1/VGA_Moving_Image/VGA_Moving_Image.srcs/sources_1/new/VGA_Moving_Image.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1078.523 ; gain = 41.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1078.523 ; gain = 41.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1078.523 ; gain = 41.035
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1078.523 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GUC/Semester_10/Advanced Microelectronics Lab/Sessions/Session 2/Task 1/VGA_Moving_Image/VGA_Moving_Image.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'Blk_Ram'
Finished Parsing XDC File [d:/GUC/Semester_10/Advanced Microelectronics Lab/Sessions/Session 2/Task 1/VGA_Moving_Image/VGA_Moving_Image.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'Blk_Ram'
Parsing XDC File [D:/GUC/Semester_10/Advanced Microelectronics Lab/Sessions/Session 2/Basys-3-Master-NoInputs.xdc]
Finished Parsing XDC File [D:/GUC/Semester_10/Advanced Microelectronics Lab/Sessions/Session 2/Basys-3-Master-NoInputs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GUC/Semester_10/Advanced Microelectronics Lab/Sessions/Session 2/Basys-3-Master-NoInputs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGA_Moving_Image_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGA_Moving_Image_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1189.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1189.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1189.375 ; gain = 151.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1189.375 ; gain = 151.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Blk_Ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1189.375 ; gain = 151.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1189.375 ; gain = 151.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 11    
	   2 Input    4 Bit        Muxes := 33    
	   2 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1189.375 ; gain = 151.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1189.375 ; gain = 151.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1189.375 ; gain = 151.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1196.980 ; gain = 159.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1196.980 ; gain = 159.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1196.980 ; gain = 159.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1196.980 ; gain = 159.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1196.980 ; gain = 159.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1196.980 ; gain = 159.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1196.980 ; gain = 159.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_1 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_1_bbox |     1|
|2     |BUFG               |     2|
|3     |CARRY4             |   160|
|4     |LUT1               |   108|
|5     |LUT2               |   325|
|6     |LUT3               |     9|
|7     |LUT4               |   152|
|8     |LUT5               |    64|
|9     |LUT6               |    23|
|10    |FDRE               |   247|
|11    |FDSE               |     6|
|12    |IBUF               |     6|
|13    |OBUF               |    14|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1196.980 ; gain = 159.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1196.980 ; gain = 48.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1196.980 ; gain = 159.492
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1207.152 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'VGA_Moving_Image' is not ideal for floorplanning, since the cellview 'VGA_Moving_Image' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:35 . Memory (MB): peak = 1207.152 ; gain = 169.664
INFO: [Common 17-1381] The checkpoint 'D:/GUC/Semester_10/Advanced Microelectronics Lab/Sessions/Session 2/Task 1/VGA_Moving_Image/VGA_Moving_Image.runs/synth_1/VGA_Moving_Image.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGA_Moving_Image_utilization_synth.rpt -pb VGA_Moving_Image_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  3 23:48:00 2024...
