net,length_um
net11,284.08µm
net31,179.3µm
uart3.state\[1\],145.25µm
net1,139.315µm
uart3.state\[0\],138.05µm
clknet_1_1__leaf_clk_CPU,127.1µm
uart3.state\[2\],110.64µm
net15,95.62µm
_094_,91.18µm
net17,89.78µm
net16,87.55µm
uart3.state\[3\],86.78µm
uart2.state\[0\],85.06µm
clknet_1_0__leaf_clk_CPU,78.18µm
uart1.counter\[3\],74.54µm
net18,72.86µm
net27,70.3µm
uart2.state\[1\],65.82µm
net10,64.74µm
clk_CPU,63.89µm
_128_,63.3µm
net29,62µm
_043_,59.82µm
_023_,56.92µm
uart1.counter\[7\],56.43µm
_164_,56.34µm
uart1.counter\[6\],55.6µm
uart1.counter\[2\],55.5µm
_151_,46.52µm
uart2.state\[3\],44.405µm
_168_,43.52µm
net26,43.42µm
_025_,40µm
uart1.counter\[1\],39.52µm
_086_,39.32µm
_159_,38.2µm
_054_,38µm
_107_,37.94µm
_152_,37.06µm
net25,35.26µm
_125_,34.64µm
_036_,33.56µm
_150_,32.84µm
uart1.counter\[8\],32.65µm
_075_,32.54µm
_101_,30.8µm
_153_,30.24µm
_055_,29.74µm
uart1.counter\[5\],29.4µm
_167_,29.04µm
net3,28.7µm
net9,28.62µm
uart2.state\[2\],27.95µm
_080_,27.88µm
uart1.counter\[9\],27.08µm
_160_,27.02µm
_064_,26.94µm
_072_,26.64µm
_028_,24.63µm
_040_,23.76µm
net19,22.99µm
clknet_0_clk_CPU,22.96µm
_056_,22.64µm
uart1.counter\[0\],22.56µm
_049_,22.44µm
_066_,21.7µm
_022_,21.02µm
uart1.counter\[4\],20.92µm
net8,19.86µm
net6,19.84µm
_059_,19.62µm
_041_,19.08µm
uart3.next\[2\],18.94µm
net20,18.56µm
net5,18.53µm
_108_,18.48µm
_051_,18.3µm
_162_,17.32µm
net21,17.24µm
_120_,16.36µm
_044_,16.32µm
net24,16.02µm
_087_,15.78µm
net22,15.64µm
_154_,15.48µm
_063_,15.34µm
_102_,14.92µm
_001_,14.76µm
_046_,14.76µm
_065_,14.6µm
_095_,14.54µm
_052_,14.24µm
_156_,13.68µm
_139_,12.64µm
_047_,12.6µm
_032_,12.4µm
_073_,12.38µm
DATA_OUT_Rx[9],12.37µm
net28,12.34µm
_089_,12.24µm
_155_,12.18µm
DATA_OUT_Rx[3],12.17µm
_061_,12.12µm
_077_,12.04µm
_091_,11.94µm
net23,11.88µm
_039_,11.8µm
_142_,11.68µm
_092_,11.58µm
net7,11.54µm
_070_,11.48µm
_104_,11.34µm
_122_,11.28µm
_099_,10.56µm
_133_,10.56µm
_062_,10.5µm
_134_,10.4µm
_057_,9.96µm
_090_,9.86µm
_050_,9.68µm
_096_,9.54µm
_042_,9.36µm
DATA_IN_Tx[2],9.19µm
_045_,9.18µm
_024_,9.12µm
_016_,8.74µm
_067_,8.74µm
_118_,8.66µm
uart3.next\[1\],8.64µm
_138_,8.6µm
_053_,8.42µm
_037_,8.4µm
bitrate[3],8.39µm
UART_PARITY,8.25µm
_158_,7.775µm
UART_BITS,7.67µm
_071_,7.5µm
_048_,7.44µm
_060_,7.38µm
DATA_IN_Rx,7.33µm
DATA_IN_Tx[7],7.33µm
_035_,7.2µm
_132_,7.1µm
_143_,7.06µm
_136_,6.98µm
_074_,6.6µm
_110_,6.6µm
DATA_IN_Tx[0],6.31µm
bitrate[0],6.31µm
_038_,6.26µm
_076_,6.18µm
_111_,6.18µm
_026_,6.14µm
_027_,6.14µm
_078_,6.14µm
bitrate[2],6.09µm
uart3.next\[0\],6.06µm
_007_,5.98µm
DATA_IN_Tx[1],5.97µm
DATA_IN_Tx[6],5.97µm
EN,5.97µm
net2,5.92µm
_013_,5.84µm
_109_,5.84µm
_149_,5.84µm
net14,5.84µm
_002_,5.8µm
_021_,5.8µm
_112_,5.68µm
DATA_OUT_Rx[8],5.65µm
_100_,5.6µm
DATA_IN_Tx[3],5.29µm
DATA_OUT_Rx[0],5.29µm
DATA_OUT_Rx[1],5.29µm
DATA_OUT_Rx[4],5.29µm
DATA_OUT_Rx[5],5.29µm
DATA_OUT_Rx[6],5.29µm
DATA_OUT_Rx[7],5.29µm
DATA_OUT_Tx,5.29µm
IRQ_Rx,5.29µm
IRQ_Tx,5.29µm
UART_AVAIL,5.29µm
uart_clock,5.29µm
_116_,5.22µm
_119_,5.04µm
uart2.next\[0\],5µm
_106_,4.93µm
_144_,4.88µm
_145_,4.8µm
_146_,4.76µm
net4,4.76µm
net13,4.76µm
DATA_IN_Tx[5],4.61µm
DATA_OUT_Rx[2],4.61µm
RST,4.61µm
bitrate[1],4.61µm
_012_,4.58µm
net33,4.56µm
_006_,4.54µm
_020_,4.46µm
_031_,4.46µm
_148_,4.46µm
_147_,4.34µm
_114_,4.32µm
_161_,4.31µm
DATA_IN_Tx[4],4.27µm
UART_WRITE,4.27µm
_129_,4.24µm
_117_,4.2µm
_019_,4.12µm
_098_,4.08µm
_069_,4.02µm
_033_,4µm
_140_,3.9µm
net12,3.88µm
_097_,3.68µm
uart2.next\[1\],3.66µm
_163_,3.64µm
_030_,3.54µm
_029_,3.52µm
_010_,3.42µm
_082_,3.42µm
_088_,3.42µm
_121_,3.42µm
_126_,3.42µm
_131_,3.42µm
uart2.next\[2\],3.2µm
_115_,3.1µm
_127_,3.1µm
_141_,3.08µm
uart3.next\[3\],3.08µm
_085_,2.98µm
_000_,2.62µm
_003_,2.62µm
_157_,2.62µm
_166_,2.5µm
net32,2.38µm
_083_,2.3µm
_123_,2.3µm
_124_,2.3µm
_009_,2.28µm
_014_,2.28µm
uart2.next\[3\],2.28µm
_130_,2.18µm
_135_,2.18µm
_004_,2.16µm
_005_,2.16µm
_011_,2.16µm
_018_,2.16µm
_068_,2.16µm
_081_,2.16µm
_093_,2.16µm
_103_,2.16µm
_137_,2.16µm
_113_,1.94µm
_017_,1.845µm
_015_,1.84µm
_165_,1.84µm
_008_,1.7µm
_079_,1.7µm
_105_,1.15µm
net30,1.14µm
_034_,1.02µm
_058_,0.92µm
_084_,0.92µm
