/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 144 224)
	(text "encoder_Verilog" (rect 5 0 71 12)(font "Arial" ))
	(text "inst" (rect 8 192 20 204)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "A0" (rect 0 0 12 12)(font "Arial" ))
		(text "A0" (rect 21 27 33 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "A1" (rect 0 0 11 12)(font "Arial" ))
		(text "A1" (rect 21 43 32 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "A2" (rect 0 0 12 12)(font "Arial" ))
		(text "A2" (rect 21 59 33 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "A3" (rect 0 0 12 12)(font "Arial" ))
		(text "A3" (rect 21 75 33 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "A4" (rect 0 0 14 12)(font "Arial" ))
		(text "A4" (rect 21 91 35 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "A5" (rect 0 0 12 12)(font "Arial" ))
		(text "A5" (rect 21 107 33 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 0 128)
		(input)
		(text "A6" (rect 0 0 12 12)(font "Arial" ))
		(text "A6" (rect 21 123 33 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 1))
	)
	(port
		(pt 0 144)
		(input)
		(text "A7" (rect 0 0 12 12)(font "Arial" ))
		(text "A7" (rect 21 139 33 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 1))
	)
	(port
		(pt 0 160)
		(input)
		(text "A8" (rect 0 0 12 12)(font "Arial" ))
		(text "A8" (rect 21 155 33 167)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 1))
	)
	(port
		(pt 128 32)
		(output)
		(text "Y0" (rect 0 0 11 12)(font "Arial" ))
		(text "Y0" (rect 96 27 107 39)(font "Arial" ))
		(line (pt 128 32)(pt 112 32)(line_width 1))
	)
	(port
		(pt 128 48)
		(output)
		(text "Y1" (rect 0 0 10 12)(font "Arial" ))
		(text "Y1" (rect 97 43 107 55)(font "Arial" ))
		(line (pt 128 48)(pt 112 48)(line_width 1))
	)
	(port
		(pt 128 64)
		(output)
		(text "Y2" (rect 0 0 11 12)(font "Arial" ))
		(text "Y2" (rect 96 59 107 71)(font "Arial" ))
		(line (pt 128 64)(pt 112 64)(line_width 1))
	)
	(port
		(pt 128 80)
		(output)
		(text "Y3" (rect 0 0 11 12)(font "Arial" ))
		(text "Y3" (rect 96 75 107 87)(font "Arial" ))
		(line (pt 128 80)(pt 112 80)(line_width 1))
	)
	(port
		(pt 128 96)
		(output)
		(text "Y4" (rect 0 0 12 12)(font "Arial" ))
		(text "Y4" (rect 95 91 107 103)(font "Arial" ))
		(line (pt 128 96)(pt 112 96)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 112 192)(line_width 1))
	)
)
