SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a100t
SET_PREFERENCE speedgrade -3
SET_PREFERENCE package fgg484
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory /home/aylons/projetos/dsp-cores/hdl/platform/artix7/
SET_PREFERENCE workingdirectory /home/aylons/projetos/dsp-cores/hdl/platform/artix7/tmp/
SET_PREFERENCE subworkingdirectory /home/aylons/projetos/dsp-cores/hdl/platform/artix7/tmp/_cg/
SET_PREFERENCE transientdirectory /home/aylons/projetos/dsp-cores/hdl/platform/artix7/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_CORE_NAME Complex Multiplier
SET_CORE_VERSION 5.0
SET_CORE_VLNV xilinx.com:ip:cmpy:5.0
SET_CORE_CLASS com.xilinx.ip.cmpy_v5_0.cmpy_v5_0
SET_CORE_PATH /opt/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cmpy_v5_0
SET_CORE_GUIPATH /opt/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cmpy_v5_0/gui/cmpy_v5_0.tcl
SET_CORE_DATASHEET /opt/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cmpy_v5_0/doc/ds793_cmpy.pdf
ADD_CORE_DOCUMENT </opt/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cmpy_v5_0/doc/ds793_cmpy.pdf><ds793_cmpy.pdf>
ADD_CORE_DOCUMENT </opt/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cmpy_v5_0/doc/cmpy_v5_0_vinfo.html><cmpy_v5_0_vinfo.html>
ADD_CORE_DOCUMENT </opt/Xilinx/13.4/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cmpy_v5_0/doc/cmpy_v5_0_readme.txt><cmpy_v5_0_readme.txt>
