#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffeceaacb0 .scope module, "dual_port_ram_sync" "dual_port_ram_sync" 2 29;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 6 "addr_a"
    .port_info 3 /INPUT 6 "addr_b"
    .port_info 4 /INPUT 8 "din_a"
    .port_info 5 /OUTPUT 8 "dout_a"
    .port_info 6 /OUTPUT 8 "dout_b"
P_0x7fffeccd9790 .param/l "ADDR_WIDTH" 0 2 31, +C4<00000000000000000000000000000110>;
P_0x7fffeccd97d0 .param/l "DATA_WIDTH" 0 2 32, +C4<00000000000000000000000000001000>;
L_0x7fffeccf4a90 .functor BUFZ 8, L_0x7fffecefcda0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffecdb83c0 .functor BUFZ 8, L_0x7fffecefd060, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffece7d110_0 .net *"_s0", 7 0, L_0x7fffecefcda0;  1 drivers
v0x7fffece64970_0 .net *"_s10", 7 0, L_0x7fffecefd130;  1 drivers
L_0x7fc0f2610060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffece41de0_0 .net *"_s13", 1 0, L_0x7fc0f2610060;  1 drivers
v0x7fffece55590_0 .net *"_s2", 7 0, L_0x7fffecefcea0;  1 drivers
L_0x7fc0f2610018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffece3be70_0 .net *"_s5", 1 0, L_0x7fc0f2610018;  1 drivers
v0x7fffecd666c0_0 .net *"_s8", 7 0, L_0x7fffecefd060;  1 drivers
o0x7fc0f2660138 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7fffecccca00_0 .net "addr_a", 5 0, o0x7fc0f2660138;  0 drivers
o0x7fc0f2660168 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7fffececbbf0_0 .net "addr_b", 5 0, o0x7fc0f2660168;  0 drivers
o0x7fc0f2660198 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffececbcd0_0 .net "clk", 0 0, o0x7fc0f2660198;  0 drivers
o0x7fc0f26601c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffececbd90_0 .net "din_a", 7 0, o0x7fc0f26601c8;  0 drivers
v0x7fffececbe70_0 .net "dout_a", 7 0, L_0x7fffeccf4a90;  1 drivers
v0x7fffececbf50_0 .net "dout_b", 7 0, L_0x7fffecdb83c0;  1 drivers
v0x7fffececc030_0 .var "q_addr_a", 5 0;
v0x7fffececc110_0 .var "q_addr_b", 5 0;
v0x7fffececc1f0 .array "ram", 0 63, 7 0;
o0x7fc0f26602b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffececc2b0_0 .net "we", 0 0, o0x7fc0f26602b8;  0 drivers
E_0x7fffeccc9840 .event posedge, v0x7fffececbcd0_0;
L_0x7fffecefcda0 .array/port v0x7fffececc1f0, L_0x7fffecefcea0;
L_0x7fffecefcea0 .concat [ 6 2 0 0], v0x7fffececc030_0, L_0x7fc0f2610018;
L_0x7fffecefd060 .array/port v0x7fffececc1f0, L_0x7fffecefd130;
L_0x7fffecefd130 .concat [ 6 2 0 0], v0x7fffececc110_0, L_0x7fc0f2610060;
S_0x7fffece82e70 .scope module, "testbench" "testbench" 3 5;
 .timescale -9 -12;
v0x7fffecefcc10_0 .var "clk", 0 0;
v0x7fffecefccd0_0 .var "rst", 0 0;
S_0x7fffece845e0 .scope module, "top" "riscv_top" 3 10, 4 4 0, S_0x7fffece82e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "EXCLK"
    .port_info 1 /INPUT 1 "btnC"
    .port_info 2 /OUTPUT 1 "Tx"
    .port_info 3 /INPUT 1 "Rx"
    .port_info 4 /OUTPUT 1 "led"
P_0x7fffecec5070 .param/l "RAM_ADDR_WIDTH" 1 4 18, +C4<00000000000000000000000000010001>;
P_0x7fffecec50b0 .param/l "SIM" 0 4 6, +C4<00000000000000000000000000000001>;
P_0x7fffecec50f0 .param/l "SYS_CLK_FREQ" 1 4 16, +C4<00000101111101011110000100000000>;
P_0x7fffecec5130 .param/l "UART_BAUD_RATE" 1 4 17, +C4<00000000000000011100001000000000>;
L_0x7fffecdb82b0 .functor BUFZ 1, v0x7fffecefcc10_0, C4<0>, C4<0>, C4<0>;
L_0x7fffecced590 .functor NOT 1, L_0x7fffecf18a80, C4<0>, C4<0>, C4<0>;
L_0x7fffecf10800 .functor OR 1, v0x7fffecefca40_0, v0x7fffecef6c80_0, C4<0>, C4<0>;
L_0x7fffecf18010 .functor BUFZ 1, L_0x7fffecf18a80, C4<0>, C4<0>, C4<0>;
L_0x7fffecf18120 .functor BUFZ 8, L_0x7fffecf18c30, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fc0f2610eb8 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x7fffecf18310 .functor AND 32, L_0x7fffecf181e0, L_0x7fc0f2610eb8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7fffecf18570 .functor BUFZ 1, L_0x7fffecf18420, C4<0>, C4<0>, C4<0>;
L_0x7fffecf18800 .functor BUFZ 8, L_0x7fffecefd880, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffecef9fc0_0 .net "EXCLK", 0 0, v0x7fffecefcc10_0;  1 drivers
o0x7fc0f2668628 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffecefa0a0_0 .net "Rx", 0 0, o0x7fc0f2668628;  0 drivers
v0x7fffecefa160_0 .net "Tx", 0 0, L_0x7fffecf13a40;  1 drivers
L_0x7fc0f26101c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffecefa230_0 .net/2u *"_s10", 0 0, L_0x7fc0f26101c8;  1 drivers
L_0x7fc0f2610210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffecefa2d0_0 .net/2u *"_s12", 0 0, L_0x7fc0f2610210;  1 drivers
v0x7fffecefa3b0_0 .net *"_s23", 1 0, L_0x7fffecf17bc0;  1 drivers
L_0x7fc0f2610d98 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fffecefa490_0 .net/2u *"_s24", 1 0, L_0x7fc0f2610d98;  1 drivers
v0x7fffecefa570_0 .net *"_s26", 0 0, L_0x7fffecf17cf0;  1 drivers
L_0x7fc0f2610de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffecefa630_0 .net/2u *"_s28", 0 0, L_0x7fc0f2610de0;  1 drivers
L_0x7fc0f2610e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffecefa7a0_0 .net/2u *"_s30", 0 0, L_0x7fc0f2610e28;  1 drivers
v0x7fffecefa880_0 .net *"_s38", 31 0, L_0x7fffecf181e0;  1 drivers
L_0x7fc0f2610e70 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffecefa960_0 .net *"_s41", 30 0, L_0x7fc0f2610e70;  1 drivers
v0x7fffecefaa40_0 .net/2u *"_s42", 31 0, L_0x7fc0f2610eb8;  1 drivers
v0x7fffecefab20_0 .net *"_s44", 31 0, L_0x7fffecf18310;  1 drivers
v0x7fffecefac00_0 .net *"_s5", 1 0, L_0x7fffecefda10;  1 drivers
L_0x7fc0f2610f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffeceface0_0 .net/2u *"_s50", 0 0, L_0x7fc0f2610f00;  1 drivers
L_0x7fc0f2610f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffecefadc0_0 .net/2u *"_s52", 0 0, L_0x7fc0f2610f48;  1 drivers
v0x7fffecefaea0_0 .net *"_s56", 31 0, L_0x7fffecf18760;  1 drivers
L_0x7fc0f2610f90 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffecefaf80_0 .net *"_s59", 14 0, L_0x7fc0f2610f90;  1 drivers
L_0x7fc0f2610180 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fffecefb060_0 .net/2u *"_s6", 1 0, L_0x7fc0f2610180;  1 drivers
v0x7fffecefb140_0 .net *"_s8", 0 0, L_0x7fffecefdab0;  1 drivers
v0x7fffecefb200_0 .net "btnC", 0 0, v0x7fffecefccd0_0;  1 drivers
v0x7fffecefb2c0_0 .net "clk", 0 0, L_0x7fffecdb82b0;  1 drivers
v0x7fffecefb360_0 .net "cpu_dbgreg_dout", 31 0, L_0x7fffecefe1b0;  1 drivers
v0x7fffecefb420_0 .net "cpu_ram_a", 31 0, L_0x7fffecf10180;  1 drivers
v0x7fffecefb530_0 .net "cpu_ram_din", 7 0, L_0x7fffecf18df0;  1 drivers
v0x7fffecefb640_0 .net "cpu_ram_dout", 7 0, L_0x7fffecf0ff10;  1 drivers
v0x7fffecefb750_0 .net "cpu_ram_wr", 0 0, L_0x7fffecf105c0;  1 drivers
v0x7fffecefb840_0 .net "cpu_rdy", 0 0, L_0x7fffecf185e0;  1 drivers
v0x7fffecefb8e0_0 .net "cpumc_a", 31 0, L_0x7fffecf188c0;  1 drivers
v0x7fffecefb9c0_0 .net "cpumc_din", 7 0, L_0x7fffecf18c30;  1 drivers
v0x7fffecefbad0_0 .net "cpumc_wr", 0 0, L_0x7fffecf18a80;  1 drivers
v0x7fffecefbb90_0 .net "hci_active", 0 0, L_0x7fffecf18420;  1 drivers
v0x7fffecefbe60_0 .net "hci_active_out", 0 0, L_0x7fffecf177d0;  1 drivers
v0x7fffecefbf00_0 .net "hci_io_din", 7 0, L_0x7fffecf18120;  1 drivers
v0x7fffecefbfa0_0 .net "hci_io_dout", 7 0, v0x7fffecef7390_0;  1 drivers
v0x7fffecefc040_0 .net "hci_io_en", 0 0, L_0x7fffecf17de0;  1 drivers
v0x7fffecefc0e0_0 .net "hci_io_full", 0 0, L_0x7fffecf108c0;  1 drivers
v0x7fffecefc180_0 .net "hci_io_sel", 2 0, L_0x7fffecf17ad0;  1 drivers
v0x7fffecefc220_0 .net "hci_io_wr", 0 0, L_0x7fffecf18010;  1 drivers
v0x7fffecefc2c0_0 .net "hci_ram_a", 16 0, v0x7fffecef6d20_0;  1 drivers
v0x7fffecefc360_0 .net "hci_ram_din", 7 0, L_0x7fffecf18800;  1 drivers
v0x7fffecefc430_0 .net "hci_ram_dout", 7 0, L_0x7fffecf178e0;  1 drivers
v0x7fffecefc500_0 .net "hci_ram_wr", 0 0, v0x7fffecef7c30_0;  1 drivers
v0x7fffecefc5d0_0 .net "led", 0 0, L_0x7fffecf18570;  1 drivers
v0x7fffecefc670_0 .net "program_finish", 0 0, v0x7fffecef6c80_0;  1 drivers
v0x7fffecefc740_0 .var "q_hci_io_en", 0 0;
v0x7fffecefc7e0_0 .net "ram_a", 16 0, L_0x7fffecefdd30;  1 drivers
v0x7fffecefc8d0_0 .net "ram_dout", 7 0, L_0x7fffecefd880;  1 drivers
v0x7fffecefc970_0 .net "ram_en", 0 0, L_0x7fffecefdbf0;  1 drivers
v0x7fffecefca40_0 .var "rst", 0 0;
v0x7fffecefcae0_0 .var "rst_delay", 0 0;
E_0x7fffecccc240 .event posedge, v0x7fffecefb200_0, v0x7fffececc710_0;
L_0x7fffecefda10 .part L_0x7fffecf188c0, 16, 2;
L_0x7fffecefdab0 .cmp/eq 2, L_0x7fffecefda10, L_0x7fc0f2610180;
L_0x7fffecefdbf0 .functor MUXZ 1, L_0x7fc0f2610210, L_0x7fc0f26101c8, L_0x7fffecefdab0, C4<>;
L_0x7fffecefdd30 .part L_0x7fffecf188c0, 0, 17;
L_0x7fffecf17ad0 .part L_0x7fffecf188c0, 0, 3;
L_0x7fffecf17bc0 .part L_0x7fffecf188c0, 16, 2;
L_0x7fffecf17cf0 .cmp/eq 2, L_0x7fffecf17bc0, L_0x7fc0f2610d98;
L_0x7fffecf17de0 .functor MUXZ 1, L_0x7fc0f2610e28, L_0x7fc0f2610de0, L_0x7fffecf17cf0, C4<>;
L_0x7fffecf181e0 .concat [ 1 31 0 0], L_0x7fffecf177d0, L_0x7fc0f2610e70;
L_0x7fffecf18420 .part L_0x7fffecf18310, 0, 1;
L_0x7fffecf185e0 .functor MUXZ 1, L_0x7fc0f2610f48, L_0x7fc0f2610f00, L_0x7fffecf18420, C4<>;
L_0x7fffecf18760 .concat [ 17 15 0 0], v0x7fffecef6d20_0, L_0x7fc0f2610f90;
L_0x7fffecf188c0 .functor MUXZ 32, L_0x7fffecf10180, L_0x7fffecf18760, L_0x7fffecf18420, C4<>;
L_0x7fffecf18a80 .functor MUXZ 1, L_0x7fffecf105c0, v0x7fffecef7c30_0, L_0x7fffecf18420, C4<>;
L_0x7fffecf18c30 .functor MUXZ 8, L_0x7fffecf0ff10, L_0x7fffecf178e0, L_0x7fffecf18420, C4<>;
L_0x7fffecf18df0 .functor MUXZ 8, L_0x7fffecefd880, v0x7fffecef7390_0, v0x7fffecefc740_0, C4<>;
S_0x7fffece7e950 .scope module, "cpu0" "cpu" 4 100, 5 17 0, S_0x7fffece845e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "rst_in"
    .port_info 2 /INPUT 1 "rdy_in"
    .port_info 3 /INPUT 8 "mem_din"
    .port_info 4 /OUTPUT 8 "mem_dout"
    .port_info 5 /OUTPUT 32 "mem_a"
    .port_info 6 /OUTPUT 1 "mem_wr"
    .port_info 7 /INPUT 1 "io_buffer_full"
    .port_info 8 /OUTPUT 32 "dbgreg_dout"
L_0x7fffecefdf40 .functor OR 1, L_0x7fffecf10800, L_0x7fffecefde50, C4<0>, C4<0>;
L_0x7fffecefe0a0 .functor OR 1, L_0x7fffecf10800, L_0x7fffecefe000, C4<0>, C4<0>;
L_0x7fffecf0e550 .functor AND 1, v0x7fffececce80_0, L_0x7fffecf0e4b0, C4<1>, C4<1>;
v0x7fffecee02c0_0 .net *"_s1", 0 0, L_0x7fffecefde50;  1 drivers
L_0x7fc0f2610258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffecee03a0_0 .net *"_s11", 30 0, L_0x7fc0f2610258;  1 drivers
v0x7fffecee0480_0 .net *"_s13", 0 0, L_0x7fffecf0e300;  1 drivers
v0x7fffecee0570_0 .net *"_s15", 0 0, L_0x7fffecf0e4b0;  1 drivers
v0x7fffecee0630_0 .net *"_s5", 0 0, L_0x7fffecefe000;  1 drivers
v0x7fffecee0740_0 .net *"_s6", 0 0, L_0x7fffecefe0a0;  1 drivers
v0x7fffecee0800_0 .net "clk_in", 0 0, L_0x7fffecdb82b0;  alias, 1 drivers
v0x7fffecee08a0_0 .net "dbgreg_dout", 31 0, L_0x7fffecefe1b0;  alias, 1 drivers
v0x7fffecee0980_0 .net "ex_branch_address", 31 0, v0x7fffeced5520_0;  1 drivers
v0x7fffecee0a40_0 .net "ex_branch_offset_in", 31 0, v0x7fffeced5690_0;  1 drivers
v0x7fffecee0b50_0 .net "ex_forward_or_not", 0 0, v0x7fffececcc90_0;  1 drivers
v0x7fffecee0c40_0 .net "ex_imm", 31 0, v0x7fffeced5940_0;  1 drivers
v0x7fffecee0d50_0 .net "ex_jump", 0 0, v0x7fffececce80_0;  1 drivers
v0x7fffecee0df0_0 .net "ex_mem_MEM_address", 31 0, v0x7fffececcf40_0;  1 drivers
v0x7fffecee0ee0_0 .net "ex_mem_op", 5 0, v0x7fffececd100_0;  1 drivers
v0x7fffecee0ff0_0 .net "ex_mem_reg_address", 4 0, v0x7fffececd480_0;  1 drivers
v0x7fffecee10b0_0 .net "ex_mem_status", 2 0, v0x7fffececd7e0_0;  1 drivers
v0x7fffecee12d0_0 .net "ex_mem_target_data_in", 31 0, v0x7fffececd9d0_0;  1 drivers
v0x7fffecee1390_0 .net "ex_op", 5 0, v0x7fffeced5b50_0;  1 drivers
v0x7fffecee14a0_0 .net "ex_pc", 31 0, v0x7fffeced5cf0_0;  1 drivers
v0x7fffecee15b0_0 .net "ex_rd_address", 4 0, v0x7fffeced5e90_0;  1 drivers
v0x7fffecee16c0_0 .net "ex_rs1_value", 31 0, v0x7fffeced6030_0;  1 drivers
v0x7fffecee17d0_0 .net "ex_rs2_value", 31 0, v0x7fffeced62e0_0;  1 drivers
v0x7fffecee18e0_0 .net "icache_inst_address_out", 31 0, L_0x7fffecf0e660;  1 drivers
v0x7fffecee19f0_0 .net "icache_inst_data_out", 31 0, v0x7fffeced24f0_0;  1 drivers
v0x7fffecee1b00_0 .net "icache_inst_enable_out", 0 0, v0x7fffeced2690_0;  1 drivers
v0x7fffecee1bf0_0 .net "icache_inst_read_out", 0 0, v0x7fffeced2810_0;  1 drivers
v0x7fffecee1ce0_0 .net "id_ex_branch_address", 31 0, v0x7fffeced33d0_0;  1 drivers
v0x7fffecee1df0_0 .net "id_ex_branch_offset_in", 31 0, v0x7fffeced3500_0;  1 drivers
v0x7fffecee1f00_0 .net "id_ex_if_operate_reg", 0 0, v0x7fffeced3cc0_0;  1 drivers
v0x7fffecee1fa0_0 .net "id_ex_imm", 31 0, v0x7fffeced3d80_0;  1 drivers
v0x7fffecee2090_0 .net "id_ex_op", 5 0, v0x7fffeced4130_0;  1 drivers
v0x7fffecee21a0_0 .net "id_ex_pc", 31 0, v0x7fffeced42f0_0;  1 drivers
v0x7fffecee22b0_0 .net "id_ex_rd_address", 4 0, v0x7fffeced43d0_0;  1 drivers
v0x7fffecee23c0_0 .net "id_ex_rs1_value", 31 0, v0x7fffeced4730_0;  1 drivers
v0x7fffecee24d0_0 .net "id_ex_rs2_value", 31 0, v0x7fffeced4a90_0;  1 drivers
v0x7fffecee25e0_0 .net "id_inst_in", 31 0, v0x7fffeced7af0_0;  1 drivers
v0x7fffecee26f0_0 .net "id_pc_in", 31 0, v0x7fffeced7db0_0;  1 drivers
v0x7fffecee2800_0 .net "if_inst", 31 0, v0x7fffeced6c30_0;  1 drivers
v0x7fffecee2910_0 .net "if_jump", 0 0, L_0x7fffecf0e550;  1 drivers
v0x7fffecee29b0_0 .net "if_pc", 31 0, v0x7fffeced7190_0;  1 drivers
v0x7fffecee2a70_0 .net "io_buffer_full", 0 0, L_0x7fffecf108c0;  alias, 1 drivers
v0x7fffecee2b10_0 .net "load_or_not", 0 0, v0x7fffececc9e0_0;  1 drivers
v0x7fffecee2c00_0 .net "mc_inst_address_out", 31 0, v0x7fffeced6d10_0;  1 drivers
v0x7fffecee2cf0_0 .net "mc_inst_busy", 0 0, v0x7fffecedc6b0_0;  1 drivers
v0x7fffecee2d90_0 .net "mc_inst_data", 31 0, v0x7fffecedc750_0;  1 drivers
v0x7fffecee2ea0_0 .net "mc_inst_enable", 0 0, v0x7fffecedc890_0;  1 drivers
v0x7fffecee2f90_0 .net "mc_inst_enable_out", 0 0, v0x7fffeced6ee0_0;  1 drivers
v0x7fffecee3030_0 .net "mc_mem_busy", 0 0, v0x7fffecedcb60_0;  1 drivers
v0x7fffecee3120_0 .net "mc_mem_data", 31 0, v0x7fffecedcdd0_0;  1 drivers
v0x7fffecee3210_0 .net "mc_to_mem_enable", 0 0, v0x7fffecedcd00_0;  1 drivers
v0x7fffecee3300_0 .net "mem_MEM_address", 31 0, v0x7fffecece010_0;  1 drivers
v0x7fffecee33f0_0 .net "mem_a", 31 0, L_0x7fffecf10180;  alias, 1 drivers
v0x7fffecee3490_0 .net "mem_din", 7 0, L_0x7fffecf18df0;  alias, 1 drivers
v0x7fffecee3530_0 .net "mem_dout", 7 0, L_0x7fffecf0ff10;  alias, 1 drivers
v0x7fffecee35d0_0 .net "mem_mc_address", 31 0, v0x7fffeced8800_0;  1 drivers
v0x7fffecee36c0_0 .net "mem_mc_enable", 0 0, v0x7fffeced8a90_0;  1 drivers
v0x7fffecee37b0_0 .net "mem_mc_read_or_write", 0 0, v0x7fffeced8b50_0;  1 drivers
v0x7fffecee38a0_0 .net "mem_mc_target_data", 31 0, v0x7fffeced8c10_0;  1 drivers
v0x7fffecee3990_0 .net "mem_mc_width", 2 0, v0x7fffeced8d80_0;  1 drivers
v0x7fffecee3a80_0 .net "mem_op", 5 0, v0x7fffecece1d0_0;  1 drivers
v0x7fffecee3b70_0 .net "mem_reg_address", 4 0, v0x7fffecece3a0_0;  1 drivers
v0x7fffecee3c60_0 .net "mem_status", 2 0, v0x7fffecece6e0_0;  1 drivers
v0x7fffecee3d50_0 .net "mem_target_data_in", 31 0, v0x7fffecece890_0;  1 drivers
v0x7fffecee3e40_0 .net "mem_wb_if_operate_reg", 0 0, v0x7fffeced8570_0;  1 drivers
v0x7fffecee42f0_0 .net "mem_wb_rd_address", 4 0, v0x7fffeced90b0_0;  1 drivers
v0x7fffecee4390_0 .net "mem_wb_rd_value", 31 0, v0x7fffeced9180_0;  1 drivers
v0x7fffecee4430_0 .net "mem_wr", 0 0, L_0x7fffecf105c0;  alias, 1 drivers
v0x7fffecee44d0_0 .net "pc", 31 0, v0x7fffecede030_0;  1 drivers
v0x7fffecee45c0_0 .net "pc_enable", 0 0, v0x7fffecedde60_0;  1 drivers
v0x7fffecee46b0_0 .net "pc_jump", 31 0, v0x7fffececd2c0_0;  1 drivers
v0x7fffecee47a0_0 .net "rdy_in", 0 0, L_0x7fffecf185e0;  alias, 1 drivers
v0x7fffecee4840_0 .net "rs1_address", 4 0, v0x7fffeced44b0_0;  1 drivers
v0x7fffecee4930_0 .net "rs1_read", 0 0, v0x7fffeced4590_0;  1 drivers
v0x7fffecee4a20_0 .net "rs1_value", 31 0, v0x7fffecedf2c0_0;  1 drivers
v0x7fffecee4b10_0 .net "rs2_address", 4 0, v0x7fffeced4810_0;  1 drivers
v0x7fffecee4c00_0 .net "rs2_read", 0 0, v0x7fffeced48f0_0;  1 drivers
v0x7fffecee4cf0_0 .net "rs2_value", 31 0, v0x7fffecedf460_0;  1 drivers
v0x7fffecee4de0_0 .net "rst", 0 0, L_0x7fffecefdf40;  1 drivers
v0x7fffecee4e80_0 .net "rst_in", 0 0, L_0x7fffecf10800;  1 drivers
v0x7fffecee4f20_0 .net "stall_id", 0 0, v0x7fffeced3a80_0;  1 drivers
v0x7fffecee5010_0 .net "stall_if", 0 0, L_0x7fffecf0e770;  1 drivers
v0x7fffecee5100_0 .net "stall_mem", 0 0, v0x7fffeced8f20_0;  1 drivers
v0x7fffecee51f0_0 .net "stall_status", 4 0, v0x7fffecee01a0_0;  1 drivers
v0x7fffecee5290_0 .net "wb_if_operate_reg", 0 0, v0x7fffeced9c40_0;  1 drivers
v0x7fffecee5380_0 .net "wb_rd_address", 4 0, v0x7fffeced9dd0_0;  1 drivers
v0x7fffecee5470_0 .net "wb_rd_value", 31 0, v0x7fffeceda010_0;  1 drivers
L_0x7fffecefde50 .reduce/nor L_0x7fffecf185e0;
L_0x7fffecefe000 .reduce/nor L_0x7fffecf185e0;
L_0x7fffecefe1b0 .concat [ 1 31 0 0], L_0x7fffecefe0a0, L_0x7fc0f2610258;
L_0x7fffecf0e300 .part v0x7fffecee01a0_0, 3, 1;
L_0x7fffecf0e4b0 .reduce/nor L_0x7fffecf0e300;
S_0x7fffece9d490 .scope module, "ex0" "EX" 5 335, 6 2 0, S_0x7fffece7e950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "pc_in"
    .port_info 2 /INPUT 6 "op_in"
    .port_info 3 /INPUT 32 "imm_in"
    .port_info 4 /INPUT 32 "rs1_value_in"
    .port_info 5 /INPUT 32 "rs2_value_in"
    .port_info 6 /INPUT 5 "rd_address_in"
    .port_info 7 /INPUT 32 "branch_address_in"
    .port_info 8 /INPUT 32 "branch_offset_in"
    .port_info 9 /OUTPUT 1 "Load_or_not"
    .port_info 10 /OUTPUT 6 "op_out"
    .port_info 11 /OUTPUT 3 "status_out"
    .port_info 12 /OUTPUT 1 "ex_forward_or_not"
    .port_info 13 /OUTPUT 32 "mem_address_out"
    .port_info 14 /OUTPUT 32 "target_data_out"
    .port_info 15 /OUTPUT 5 "reg_address_out"
    .port_info 16 /OUTPUT 1 "jump_or_not"
    .port_info 17 /OUTPUT 32 "pc_jump_out"
v0x7fffececc9e0_0 .var "Load_or_not", 0 0;
v0x7fffececcac0_0 .net "branch_address_in", 31 0, v0x7fffeced5520_0;  alias, 1 drivers
v0x7fffececcba0_0 .net "branch_offset_in", 31 0, v0x7fffeced5690_0;  alias, 1 drivers
v0x7fffececcc90_0 .var "ex_forward_or_not", 0 0;
v0x7fffececcd50_0 .net "imm_in", 31 0, v0x7fffeced5940_0;  alias, 1 drivers
v0x7fffececce80_0 .var "jump_or_not", 0 0;
v0x7fffececcf40_0 .var "mem_address_out", 31 0;
v0x7fffececd020_0 .net "op_in", 5 0, v0x7fffeced5b50_0;  alias, 1 drivers
v0x7fffececd100_0 .var "op_out", 5 0;
v0x7fffececd1e0_0 .net "pc_in", 31 0, v0x7fffeced5cf0_0;  alias, 1 drivers
v0x7fffececd2c0_0 .var "pc_jump_out", 31 0;
v0x7fffececd3a0_0 .net "rd_address_in", 4 0, v0x7fffeced5e90_0;  alias, 1 drivers
v0x7fffececd480_0 .var "reg_address_out", 4 0;
v0x7fffececd560_0 .net "rs1_value_in", 31 0, v0x7fffeced6030_0;  alias, 1 drivers
v0x7fffececd640_0 .net "rs2_value_in", 31 0, v0x7fffeced62e0_0;  alias, 1 drivers
v0x7fffececd720_0 .net "rst", 0 0, L_0x7fffecefdf40;  alias, 1 drivers
v0x7fffececd7e0_0 .var "status_out", 2 0;
v0x7fffececd9d0_0 .var "target_data_out", 31 0;
E_0x7fffeccc8850/0 .event edge, v0x7fffececd720_0, v0x7fffececd020_0, v0x7fffececd560_0, v0x7fffececcd50_0;
E_0x7fffeccc8850/1 .event edge, v0x7fffececd3a0_0, v0x7fffececd640_0, v0x7fffececd1e0_0, v0x7fffececcac0_0;
E_0x7fffeccc8850/2 .event edge, v0x7fffececcba0_0;
E_0x7fffeccc8850 .event/or E_0x7fffeccc8850/0, E_0x7fffeccc8850/1, E_0x7fffeccc8850/2;
S_0x7fffece9ec00 .scope module, "ex_mem0" "EX_MEM" 5 360, 7 3 0, S_0x7fffece7e950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "stall_in"
    .port_info 3 /INPUT 6 "op_in"
    .port_info 4 /INPUT 3 "status_in"
    .port_info 5 /INPUT 32 "mem_address_in"
    .port_info 6 /INPUT 32 "target_data_in"
    .port_info 7 /INPUT 5 "reg_address_in"
    .port_info 8 /OUTPUT 6 "op_out"
    .port_info 9 /OUTPUT 3 "status_out"
    .port_info 10 /OUTPUT 32 "mem_address_out"
    .port_info 11 /OUTPUT 32 "target_data_out"
    .port_info 12 /OUTPUT 5 "reg_address_out"
v0x7fffececc710_0 .net "clk", 0 0, L_0x7fffecdb82b0;  alias, 1 drivers
v0x7fffececdf50_0 .net "mem_address_in", 31 0, v0x7fffececcf40_0;  alias, 1 drivers
v0x7fffecece010_0 .var "mem_address_out", 31 0;
v0x7fffecece0e0_0 .net "op_in", 5 0, v0x7fffececd100_0;  alias, 1 drivers
v0x7fffecece1d0_0 .var "op_out", 5 0;
v0x7fffecece2e0_0 .net "reg_address_in", 4 0, v0x7fffececd480_0;  alias, 1 drivers
v0x7fffecece3a0_0 .var "reg_address_out", 4 0;
v0x7fffecece460_0 .net "rst", 0 0, L_0x7fffecefdf40;  alias, 1 drivers
v0x7fffecece530_0 .net "stall_in", 4 0, v0x7fffecee01a0_0;  alias, 1 drivers
v0x7fffecece5f0_0 .net "status_in", 2 0, v0x7fffececd7e0_0;  alias, 1 drivers
v0x7fffecece6e0_0 .var "status_out", 2 0;
v0x7fffecece7a0_0 .net "target_data_in", 31 0, v0x7fffececd9d0_0;  alias, 1 drivers
v0x7fffecece890_0 .var "target_data_out", 31 0;
E_0x7fffecccb3b0 .event posedge, v0x7fffececc710_0;
S_0x7fffecea63b0 .scope module, "icache0" "ICACHE" 5 188, 8 2 0, S_0x7fffece7e950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_in"
    .port_info 1 /INPUT 1 "clk_in"
    .port_info 2 /INPUT 1 "inst_busy_in"
    .port_info 3 /INPUT 1 "inst_enable_in"
    .port_info 4 /INPUT 32 "inst_data_in"
    .port_info 5 /OUTPUT 1 "inst_read_out"
    .port_info 6 /OUTPUT 32 "inst_address_out"
    .port_info 7 /INPUT 1 "inst_read_in"
    .port_info 8 /INPUT 32 "inst_address_in"
    .port_info 9 /OUTPUT 1 "inst_enable_out"
    .port_info 10 /OUTPUT 32 "inst_data_out"
L_0x7fffecf0e660 .functor BUFZ 32, v0x7fffeced6d10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffececf470_0 .net "clk_in", 0 0, L_0x7fffecdb82b0;  alias, 1 drivers
v0x7fffececf560_0 .var/i "i", 31 0;
v0x7fffececf620 .array "icache_data", 0 127, 31 0;
v0x7fffeced0b00 .array "icache_tag", 0 127, 9 0;
v0x7fffeced1fd0_0 .var "icache_valid", 127 0;
v0x7fffeced2100_0 .net "inst_address_in", 31 0, v0x7fffeced6d10_0;  alias, 1 drivers
v0x7fffeced21e0_0 .net "inst_address_out", 31 0, L_0x7fffecf0e660;  alias, 1 drivers
v0x7fffeced22c0_0 .net "inst_busy_in", 0 0, v0x7fffecedc6b0_0;  alias, 1 drivers
v0x7fffeced2380_0 .net "inst_data_in", 31 0, v0x7fffecedc750_0;  alias, 1 drivers
v0x7fffeced24f0_0 .var "inst_data_out", 31 0;
v0x7fffeced25d0_0 .net "inst_enable_in", 0 0, v0x7fffecedc890_0;  alias, 1 drivers
v0x7fffeced2690_0 .var "inst_enable_out", 0 0;
v0x7fffeced2750_0 .net "inst_read_in", 0 0, v0x7fffeced6ee0_0;  alias, 1 drivers
v0x7fffeced2810_0 .var "inst_read_out", 0 0;
v0x7fffeced28d0_0 .net "rst_in", 0 0, L_0x7fffecefdf40;  alias, 1 drivers
v0x7fffeced0b00_0 .array/port v0x7fffeced0b00, 0;
E_0x7fffecccbe30/0 .event edge, v0x7fffececd720_0, v0x7fffeced2750_0, v0x7fffeced2100_0, v0x7fffeced0b00_0;
v0x7fffeced0b00_1 .array/port v0x7fffeced0b00, 1;
v0x7fffeced0b00_2 .array/port v0x7fffeced0b00, 2;
v0x7fffeced0b00_3 .array/port v0x7fffeced0b00, 3;
v0x7fffeced0b00_4 .array/port v0x7fffeced0b00, 4;
E_0x7fffecccbe30/1 .event edge, v0x7fffeced0b00_1, v0x7fffeced0b00_2, v0x7fffeced0b00_3, v0x7fffeced0b00_4;
v0x7fffeced0b00_5 .array/port v0x7fffeced0b00, 5;
v0x7fffeced0b00_6 .array/port v0x7fffeced0b00, 6;
v0x7fffeced0b00_7 .array/port v0x7fffeced0b00, 7;
v0x7fffeced0b00_8 .array/port v0x7fffeced0b00, 8;
E_0x7fffecccbe30/2 .event edge, v0x7fffeced0b00_5, v0x7fffeced0b00_6, v0x7fffeced0b00_7, v0x7fffeced0b00_8;
v0x7fffeced0b00_9 .array/port v0x7fffeced0b00, 9;
v0x7fffeced0b00_10 .array/port v0x7fffeced0b00, 10;
v0x7fffeced0b00_11 .array/port v0x7fffeced0b00, 11;
v0x7fffeced0b00_12 .array/port v0x7fffeced0b00, 12;
E_0x7fffecccbe30/3 .event edge, v0x7fffeced0b00_9, v0x7fffeced0b00_10, v0x7fffeced0b00_11, v0x7fffeced0b00_12;
v0x7fffeced0b00_13 .array/port v0x7fffeced0b00, 13;
v0x7fffeced0b00_14 .array/port v0x7fffeced0b00, 14;
v0x7fffeced0b00_15 .array/port v0x7fffeced0b00, 15;
v0x7fffeced0b00_16 .array/port v0x7fffeced0b00, 16;
E_0x7fffecccbe30/4 .event edge, v0x7fffeced0b00_13, v0x7fffeced0b00_14, v0x7fffeced0b00_15, v0x7fffeced0b00_16;
v0x7fffeced0b00_17 .array/port v0x7fffeced0b00, 17;
v0x7fffeced0b00_18 .array/port v0x7fffeced0b00, 18;
v0x7fffeced0b00_19 .array/port v0x7fffeced0b00, 19;
v0x7fffeced0b00_20 .array/port v0x7fffeced0b00, 20;
E_0x7fffecccbe30/5 .event edge, v0x7fffeced0b00_17, v0x7fffeced0b00_18, v0x7fffeced0b00_19, v0x7fffeced0b00_20;
v0x7fffeced0b00_21 .array/port v0x7fffeced0b00, 21;
v0x7fffeced0b00_22 .array/port v0x7fffeced0b00, 22;
v0x7fffeced0b00_23 .array/port v0x7fffeced0b00, 23;
v0x7fffeced0b00_24 .array/port v0x7fffeced0b00, 24;
E_0x7fffecccbe30/6 .event edge, v0x7fffeced0b00_21, v0x7fffeced0b00_22, v0x7fffeced0b00_23, v0x7fffeced0b00_24;
v0x7fffeced0b00_25 .array/port v0x7fffeced0b00, 25;
v0x7fffeced0b00_26 .array/port v0x7fffeced0b00, 26;
v0x7fffeced0b00_27 .array/port v0x7fffeced0b00, 27;
v0x7fffeced0b00_28 .array/port v0x7fffeced0b00, 28;
E_0x7fffecccbe30/7 .event edge, v0x7fffeced0b00_25, v0x7fffeced0b00_26, v0x7fffeced0b00_27, v0x7fffeced0b00_28;
v0x7fffeced0b00_29 .array/port v0x7fffeced0b00, 29;
v0x7fffeced0b00_30 .array/port v0x7fffeced0b00, 30;
v0x7fffeced0b00_31 .array/port v0x7fffeced0b00, 31;
v0x7fffeced0b00_32 .array/port v0x7fffeced0b00, 32;
E_0x7fffecccbe30/8 .event edge, v0x7fffeced0b00_29, v0x7fffeced0b00_30, v0x7fffeced0b00_31, v0x7fffeced0b00_32;
v0x7fffeced0b00_33 .array/port v0x7fffeced0b00, 33;
v0x7fffeced0b00_34 .array/port v0x7fffeced0b00, 34;
v0x7fffeced0b00_35 .array/port v0x7fffeced0b00, 35;
v0x7fffeced0b00_36 .array/port v0x7fffeced0b00, 36;
E_0x7fffecccbe30/9 .event edge, v0x7fffeced0b00_33, v0x7fffeced0b00_34, v0x7fffeced0b00_35, v0x7fffeced0b00_36;
v0x7fffeced0b00_37 .array/port v0x7fffeced0b00, 37;
v0x7fffeced0b00_38 .array/port v0x7fffeced0b00, 38;
v0x7fffeced0b00_39 .array/port v0x7fffeced0b00, 39;
v0x7fffeced0b00_40 .array/port v0x7fffeced0b00, 40;
E_0x7fffecccbe30/10 .event edge, v0x7fffeced0b00_37, v0x7fffeced0b00_38, v0x7fffeced0b00_39, v0x7fffeced0b00_40;
v0x7fffeced0b00_41 .array/port v0x7fffeced0b00, 41;
v0x7fffeced0b00_42 .array/port v0x7fffeced0b00, 42;
v0x7fffeced0b00_43 .array/port v0x7fffeced0b00, 43;
v0x7fffeced0b00_44 .array/port v0x7fffeced0b00, 44;
E_0x7fffecccbe30/11 .event edge, v0x7fffeced0b00_41, v0x7fffeced0b00_42, v0x7fffeced0b00_43, v0x7fffeced0b00_44;
v0x7fffeced0b00_45 .array/port v0x7fffeced0b00, 45;
v0x7fffeced0b00_46 .array/port v0x7fffeced0b00, 46;
v0x7fffeced0b00_47 .array/port v0x7fffeced0b00, 47;
v0x7fffeced0b00_48 .array/port v0x7fffeced0b00, 48;
E_0x7fffecccbe30/12 .event edge, v0x7fffeced0b00_45, v0x7fffeced0b00_46, v0x7fffeced0b00_47, v0x7fffeced0b00_48;
v0x7fffeced0b00_49 .array/port v0x7fffeced0b00, 49;
v0x7fffeced0b00_50 .array/port v0x7fffeced0b00, 50;
v0x7fffeced0b00_51 .array/port v0x7fffeced0b00, 51;
v0x7fffeced0b00_52 .array/port v0x7fffeced0b00, 52;
E_0x7fffecccbe30/13 .event edge, v0x7fffeced0b00_49, v0x7fffeced0b00_50, v0x7fffeced0b00_51, v0x7fffeced0b00_52;
v0x7fffeced0b00_53 .array/port v0x7fffeced0b00, 53;
v0x7fffeced0b00_54 .array/port v0x7fffeced0b00, 54;
v0x7fffeced0b00_55 .array/port v0x7fffeced0b00, 55;
v0x7fffeced0b00_56 .array/port v0x7fffeced0b00, 56;
E_0x7fffecccbe30/14 .event edge, v0x7fffeced0b00_53, v0x7fffeced0b00_54, v0x7fffeced0b00_55, v0x7fffeced0b00_56;
v0x7fffeced0b00_57 .array/port v0x7fffeced0b00, 57;
v0x7fffeced0b00_58 .array/port v0x7fffeced0b00, 58;
v0x7fffeced0b00_59 .array/port v0x7fffeced0b00, 59;
v0x7fffeced0b00_60 .array/port v0x7fffeced0b00, 60;
E_0x7fffecccbe30/15 .event edge, v0x7fffeced0b00_57, v0x7fffeced0b00_58, v0x7fffeced0b00_59, v0x7fffeced0b00_60;
v0x7fffeced0b00_61 .array/port v0x7fffeced0b00, 61;
v0x7fffeced0b00_62 .array/port v0x7fffeced0b00, 62;
v0x7fffeced0b00_63 .array/port v0x7fffeced0b00, 63;
v0x7fffeced0b00_64 .array/port v0x7fffeced0b00, 64;
E_0x7fffecccbe30/16 .event edge, v0x7fffeced0b00_61, v0x7fffeced0b00_62, v0x7fffeced0b00_63, v0x7fffeced0b00_64;
v0x7fffeced0b00_65 .array/port v0x7fffeced0b00, 65;
v0x7fffeced0b00_66 .array/port v0x7fffeced0b00, 66;
v0x7fffeced0b00_67 .array/port v0x7fffeced0b00, 67;
v0x7fffeced0b00_68 .array/port v0x7fffeced0b00, 68;
E_0x7fffecccbe30/17 .event edge, v0x7fffeced0b00_65, v0x7fffeced0b00_66, v0x7fffeced0b00_67, v0x7fffeced0b00_68;
v0x7fffeced0b00_69 .array/port v0x7fffeced0b00, 69;
v0x7fffeced0b00_70 .array/port v0x7fffeced0b00, 70;
v0x7fffeced0b00_71 .array/port v0x7fffeced0b00, 71;
v0x7fffeced0b00_72 .array/port v0x7fffeced0b00, 72;
E_0x7fffecccbe30/18 .event edge, v0x7fffeced0b00_69, v0x7fffeced0b00_70, v0x7fffeced0b00_71, v0x7fffeced0b00_72;
v0x7fffeced0b00_73 .array/port v0x7fffeced0b00, 73;
v0x7fffeced0b00_74 .array/port v0x7fffeced0b00, 74;
v0x7fffeced0b00_75 .array/port v0x7fffeced0b00, 75;
v0x7fffeced0b00_76 .array/port v0x7fffeced0b00, 76;
E_0x7fffecccbe30/19 .event edge, v0x7fffeced0b00_73, v0x7fffeced0b00_74, v0x7fffeced0b00_75, v0x7fffeced0b00_76;
v0x7fffeced0b00_77 .array/port v0x7fffeced0b00, 77;
v0x7fffeced0b00_78 .array/port v0x7fffeced0b00, 78;
v0x7fffeced0b00_79 .array/port v0x7fffeced0b00, 79;
v0x7fffeced0b00_80 .array/port v0x7fffeced0b00, 80;
E_0x7fffecccbe30/20 .event edge, v0x7fffeced0b00_77, v0x7fffeced0b00_78, v0x7fffeced0b00_79, v0x7fffeced0b00_80;
v0x7fffeced0b00_81 .array/port v0x7fffeced0b00, 81;
v0x7fffeced0b00_82 .array/port v0x7fffeced0b00, 82;
v0x7fffeced0b00_83 .array/port v0x7fffeced0b00, 83;
v0x7fffeced0b00_84 .array/port v0x7fffeced0b00, 84;
E_0x7fffecccbe30/21 .event edge, v0x7fffeced0b00_81, v0x7fffeced0b00_82, v0x7fffeced0b00_83, v0x7fffeced0b00_84;
v0x7fffeced0b00_85 .array/port v0x7fffeced0b00, 85;
v0x7fffeced0b00_86 .array/port v0x7fffeced0b00, 86;
v0x7fffeced0b00_87 .array/port v0x7fffeced0b00, 87;
v0x7fffeced0b00_88 .array/port v0x7fffeced0b00, 88;
E_0x7fffecccbe30/22 .event edge, v0x7fffeced0b00_85, v0x7fffeced0b00_86, v0x7fffeced0b00_87, v0x7fffeced0b00_88;
v0x7fffeced0b00_89 .array/port v0x7fffeced0b00, 89;
v0x7fffeced0b00_90 .array/port v0x7fffeced0b00, 90;
v0x7fffeced0b00_91 .array/port v0x7fffeced0b00, 91;
v0x7fffeced0b00_92 .array/port v0x7fffeced0b00, 92;
E_0x7fffecccbe30/23 .event edge, v0x7fffeced0b00_89, v0x7fffeced0b00_90, v0x7fffeced0b00_91, v0x7fffeced0b00_92;
v0x7fffeced0b00_93 .array/port v0x7fffeced0b00, 93;
v0x7fffeced0b00_94 .array/port v0x7fffeced0b00, 94;
v0x7fffeced0b00_95 .array/port v0x7fffeced0b00, 95;
v0x7fffeced0b00_96 .array/port v0x7fffeced0b00, 96;
E_0x7fffecccbe30/24 .event edge, v0x7fffeced0b00_93, v0x7fffeced0b00_94, v0x7fffeced0b00_95, v0x7fffeced0b00_96;
v0x7fffeced0b00_97 .array/port v0x7fffeced0b00, 97;
v0x7fffeced0b00_98 .array/port v0x7fffeced0b00, 98;
v0x7fffeced0b00_99 .array/port v0x7fffeced0b00, 99;
v0x7fffeced0b00_100 .array/port v0x7fffeced0b00, 100;
E_0x7fffecccbe30/25 .event edge, v0x7fffeced0b00_97, v0x7fffeced0b00_98, v0x7fffeced0b00_99, v0x7fffeced0b00_100;
v0x7fffeced0b00_101 .array/port v0x7fffeced0b00, 101;
v0x7fffeced0b00_102 .array/port v0x7fffeced0b00, 102;
v0x7fffeced0b00_103 .array/port v0x7fffeced0b00, 103;
v0x7fffeced0b00_104 .array/port v0x7fffeced0b00, 104;
E_0x7fffecccbe30/26 .event edge, v0x7fffeced0b00_101, v0x7fffeced0b00_102, v0x7fffeced0b00_103, v0x7fffeced0b00_104;
v0x7fffeced0b00_105 .array/port v0x7fffeced0b00, 105;
v0x7fffeced0b00_106 .array/port v0x7fffeced0b00, 106;
v0x7fffeced0b00_107 .array/port v0x7fffeced0b00, 107;
v0x7fffeced0b00_108 .array/port v0x7fffeced0b00, 108;
E_0x7fffecccbe30/27 .event edge, v0x7fffeced0b00_105, v0x7fffeced0b00_106, v0x7fffeced0b00_107, v0x7fffeced0b00_108;
v0x7fffeced0b00_109 .array/port v0x7fffeced0b00, 109;
v0x7fffeced0b00_110 .array/port v0x7fffeced0b00, 110;
v0x7fffeced0b00_111 .array/port v0x7fffeced0b00, 111;
v0x7fffeced0b00_112 .array/port v0x7fffeced0b00, 112;
E_0x7fffecccbe30/28 .event edge, v0x7fffeced0b00_109, v0x7fffeced0b00_110, v0x7fffeced0b00_111, v0x7fffeced0b00_112;
v0x7fffeced0b00_113 .array/port v0x7fffeced0b00, 113;
v0x7fffeced0b00_114 .array/port v0x7fffeced0b00, 114;
v0x7fffeced0b00_115 .array/port v0x7fffeced0b00, 115;
v0x7fffeced0b00_116 .array/port v0x7fffeced0b00, 116;
E_0x7fffecccbe30/29 .event edge, v0x7fffeced0b00_113, v0x7fffeced0b00_114, v0x7fffeced0b00_115, v0x7fffeced0b00_116;
v0x7fffeced0b00_117 .array/port v0x7fffeced0b00, 117;
v0x7fffeced0b00_118 .array/port v0x7fffeced0b00, 118;
v0x7fffeced0b00_119 .array/port v0x7fffeced0b00, 119;
v0x7fffeced0b00_120 .array/port v0x7fffeced0b00, 120;
E_0x7fffecccbe30/30 .event edge, v0x7fffeced0b00_117, v0x7fffeced0b00_118, v0x7fffeced0b00_119, v0x7fffeced0b00_120;
v0x7fffeced0b00_121 .array/port v0x7fffeced0b00, 121;
v0x7fffeced0b00_122 .array/port v0x7fffeced0b00, 122;
v0x7fffeced0b00_123 .array/port v0x7fffeced0b00, 123;
v0x7fffeced0b00_124 .array/port v0x7fffeced0b00, 124;
E_0x7fffecccbe30/31 .event edge, v0x7fffeced0b00_121, v0x7fffeced0b00_122, v0x7fffeced0b00_123, v0x7fffeced0b00_124;
v0x7fffeced0b00_125 .array/port v0x7fffeced0b00, 125;
v0x7fffeced0b00_126 .array/port v0x7fffeced0b00, 126;
v0x7fffeced0b00_127 .array/port v0x7fffeced0b00, 127;
E_0x7fffecccbe30/32 .event edge, v0x7fffeced0b00_125, v0x7fffeced0b00_126, v0x7fffeced0b00_127, v0x7fffeced1fd0_0;
v0x7fffececf620_0 .array/port v0x7fffececf620, 0;
v0x7fffececf620_1 .array/port v0x7fffececf620, 1;
v0x7fffececf620_2 .array/port v0x7fffececf620, 2;
v0x7fffececf620_3 .array/port v0x7fffececf620, 3;
E_0x7fffecccbe30/33 .event edge, v0x7fffececf620_0, v0x7fffececf620_1, v0x7fffececf620_2, v0x7fffececf620_3;
v0x7fffececf620_4 .array/port v0x7fffececf620, 4;
v0x7fffececf620_5 .array/port v0x7fffececf620, 5;
v0x7fffececf620_6 .array/port v0x7fffececf620, 6;
v0x7fffececf620_7 .array/port v0x7fffececf620, 7;
E_0x7fffecccbe30/34 .event edge, v0x7fffececf620_4, v0x7fffececf620_5, v0x7fffececf620_6, v0x7fffececf620_7;
v0x7fffececf620_8 .array/port v0x7fffececf620, 8;
v0x7fffececf620_9 .array/port v0x7fffececf620, 9;
v0x7fffececf620_10 .array/port v0x7fffececf620, 10;
v0x7fffececf620_11 .array/port v0x7fffececf620, 11;
E_0x7fffecccbe30/35 .event edge, v0x7fffececf620_8, v0x7fffececf620_9, v0x7fffececf620_10, v0x7fffececf620_11;
v0x7fffececf620_12 .array/port v0x7fffececf620, 12;
v0x7fffececf620_13 .array/port v0x7fffececf620, 13;
v0x7fffececf620_14 .array/port v0x7fffececf620, 14;
v0x7fffececf620_15 .array/port v0x7fffececf620, 15;
E_0x7fffecccbe30/36 .event edge, v0x7fffececf620_12, v0x7fffececf620_13, v0x7fffececf620_14, v0x7fffececf620_15;
v0x7fffececf620_16 .array/port v0x7fffececf620, 16;
v0x7fffececf620_17 .array/port v0x7fffececf620, 17;
v0x7fffececf620_18 .array/port v0x7fffececf620, 18;
v0x7fffececf620_19 .array/port v0x7fffececf620, 19;
E_0x7fffecccbe30/37 .event edge, v0x7fffececf620_16, v0x7fffececf620_17, v0x7fffececf620_18, v0x7fffececf620_19;
v0x7fffececf620_20 .array/port v0x7fffececf620, 20;
v0x7fffececf620_21 .array/port v0x7fffececf620, 21;
v0x7fffececf620_22 .array/port v0x7fffececf620, 22;
v0x7fffececf620_23 .array/port v0x7fffececf620, 23;
E_0x7fffecccbe30/38 .event edge, v0x7fffececf620_20, v0x7fffececf620_21, v0x7fffececf620_22, v0x7fffececf620_23;
v0x7fffececf620_24 .array/port v0x7fffececf620, 24;
v0x7fffececf620_25 .array/port v0x7fffececf620, 25;
v0x7fffececf620_26 .array/port v0x7fffececf620, 26;
v0x7fffececf620_27 .array/port v0x7fffececf620, 27;
E_0x7fffecccbe30/39 .event edge, v0x7fffececf620_24, v0x7fffececf620_25, v0x7fffececf620_26, v0x7fffececf620_27;
v0x7fffececf620_28 .array/port v0x7fffececf620, 28;
v0x7fffececf620_29 .array/port v0x7fffececf620, 29;
v0x7fffececf620_30 .array/port v0x7fffececf620, 30;
v0x7fffececf620_31 .array/port v0x7fffececf620, 31;
E_0x7fffecccbe30/40 .event edge, v0x7fffececf620_28, v0x7fffececf620_29, v0x7fffececf620_30, v0x7fffececf620_31;
v0x7fffececf620_32 .array/port v0x7fffececf620, 32;
v0x7fffececf620_33 .array/port v0x7fffececf620, 33;
v0x7fffececf620_34 .array/port v0x7fffececf620, 34;
v0x7fffececf620_35 .array/port v0x7fffececf620, 35;
E_0x7fffecccbe30/41 .event edge, v0x7fffececf620_32, v0x7fffececf620_33, v0x7fffececf620_34, v0x7fffececf620_35;
v0x7fffececf620_36 .array/port v0x7fffececf620, 36;
v0x7fffececf620_37 .array/port v0x7fffececf620, 37;
v0x7fffececf620_38 .array/port v0x7fffececf620, 38;
v0x7fffececf620_39 .array/port v0x7fffececf620, 39;
E_0x7fffecccbe30/42 .event edge, v0x7fffececf620_36, v0x7fffececf620_37, v0x7fffececf620_38, v0x7fffececf620_39;
v0x7fffececf620_40 .array/port v0x7fffececf620, 40;
v0x7fffececf620_41 .array/port v0x7fffececf620, 41;
v0x7fffececf620_42 .array/port v0x7fffececf620, 42;
v0x7fffececf620_43 .array/port v0x7fffececf620, 43;
E_0x7fffecccbe30/43 .event edge, v0x7fffececf620_40, v0x7fffececf620_41, v0x7fffececf620_42, v0x7fffececf620_43;
v0x7fffececf620_44 .array/port v0x7fffececf620, 44;
v0x7fffececf620_45 .array/port v0x7fffececf620, 45;
v0x7fffececf620_46 .array/port v0x7fffececf620, 46;
v0x7fffececf620_47 .array/port v0x7fffececf620, 47;
E_0x7fffecccbe30/44 .event edge, v0x7fffececf620_44, v0x7fffececf620_45, v0x7fffececf620_46, v0x7fffececf620_47;
v0x7fffececf620_48 .array/port v0x7fffececf620, 48;
v0x7fffececf620_49 .array/port v0x7fffececf620, 49;
v0x7fffececf620_50 .array/port v0x7fffececf620, 50;
v0x7fffececf620_51 .array/port v0x7fffececf620, 51;
E_0x7fffecccbe30/45 .event edge, v0x7fffececf620_48, v0x7fffececf620_49, v0x7fffececf620_50, v0x7fffececf620_51;
v0x7fffececf620_52 .array/port v0x7fffececf620, 52;
v0x7fffececf620_53 .array/port v0x7fffececf620, 53;
v0x7fffececf620_54 .array/port v0x7fffececf620, 54;
v0x7fffececf620_55 .array/port v0x7fffececf620, 55;
E_0x7fffecccbe30/46 .event edge, v0x7fffececf620_52, v0x7fffececf620_53, v0x7fffececf620_54, v0x7fffececf620_55;
v0x7fffececf620_56 .array/port v0x7fffececf620, 56;
v0x7fffececf620_57 .array/port v0x7fffececf620, 57;
v0x7fffececf620_58 .array/port v0x7fffececf620, 58;
v0x7fffececf620_59 .array/port v0x7fffececf620, 59;
E_0x7fffecccbe30/47 .event edge, v0x7fffececf620_56, v0x7fffececf620_57, v0x7fffececf620_58, v0x7fffececf620_59;
v0x7fffececf620_60 .array/port v0x7fffececf620, 60;
v0x7fffececf620_61 .array/port v0x7fffececf620, 61;
v0x7fffececf620_62 .array/port v0x7fffececf620, 62;
v0x7fffececf620_63 .array/port v0x7fffececf620, 63;
E_0x7fffecccbe30/48 .event edge, v0x7fffececf620_60, v0x7fffececf620_61, v0x7fffececf620_62, v0x7fffececf620_63;
v0x7fffececf620_64 .array/port v0x7fffececf620, 64;
v0x7fffececf620_65 .array/port v0x7fffececf620, 65;
v0x7fffececf620_66 .array/port v0x7fffececf620, 66;
v0x7fffececf620_67 .array/port v0x7fffececf620, 67;
E_0x7fffecccbe30/49 .event edge, v0x7fffececf620_64, v0x7fffececf620_65, v0x7fffececf620_66, v0x7fffececf620_67;
v0x7fffececf620_68 .array/port v0x7fffececf620, 68;
v0x7fffececf620_69 .array/port v0x7fffececf620, 69;
v0x7fffececf620_70 .array/port v0x7fffececf620, 70;
v0x7fffececf620_71 .array/port v0x7fffececf620, 71;
E_0x7fffecccbe30/50 .event edge, v0x7fffececf620_68, v0x7fffececf620_69, v0x7fffececf620_70, v0x7fffececf620_71;
v0x7fffececf620_72 .array/port v0x7fffececf620, 72;
v0x7fffececf620_73 .array/port v0x7fffececf620, 73;
v0x7fffececf620_74 .array/port v0x7fffececf620, 74;
v0x7fffececf620_75 .array/port v0x7fffececf620, 75;
E_0x7fffecccbe30/51 .event edge, v0x7fffececf620_72, v0x7fffececf620_73, v0x7fffececf620_74, v0x7fffececf620_75;
v0x7fffececf620_76 .array/port v0x7fffececf620, 76;
v0x7fffececf620_77 .array/port v0x7fffececf620, 77;
v0x7fffececf620_78 .array/port v0x7fffececf620, 78;
v0x7fffececf620_79 .array/port v0x7fffececf620, 79;
E_0x7fffecccbe30/52 .event edge, v0x7fffececf620_76, v0x7fffececf620_77, v0x7fffececf620_78, v0x7fffececf620_79;
v0x7fffececf620_80 .array/port v0x7fffececf620, 80;
v0x7fffececf620_81 .array/port v0x7fffececf620, 81;
v0x7fffececf620_82 .array/port v0x7fffececf620, 82;
v0x7fffececf620_83 .array/port v0x7fffececf620, 83;
E_0x7fffecccbe30/53 .event edge, v0x7fffececf620_80, v0x7fffececf620_81, v0x7fffececf620_82, v0x7fffececf620_83;
v0x7fffececf620_84 .array/port v0x7fffececf620, 84;
v0x7fffececf620_85 .array/port v0x7fffececf620, 85;
v0x7fffececf620_86 .array/port v0x7fffececf620, 86;
v0x7fffececf620_87 .array/port v0x7fffececf620, 87;
E_0x7fffecccbe30/54 .event edge, v0x7fffececf620_84, v0x7fffececf620_85, v0x7fffececf620_86, v0x7fffececf620_87;
v0x7fffececf620_88 .array/port v0x7fffececf620, 88;
v0x7fffececf620_89 .array/port v0x7fffececf620, 89;
v0x7fffececf620_90 .array/port v0x7fffececf620, 90;
v0x7fffececf620_91 .array/port v0x7fffececf620, 91;
E_0x7fffecccbe30/55 .event edge, v0x7fffececf620_88, v0x7fffececf620_89, v0x7fffececf620_90, v0x7fffececf620_91;
v0x7fffececf620_92 .array/port v0x7fffececf620, 92;
v0x7fffececf620_93 .array/port v0x7fffececf620, 93;
v0x7fffececf620_94 .array/port v0x7fffececf620, 94;
v0x7fffececf620_95 .array/port v0x7fffececf620, 95;
E_0x7fffecccbe30/56 .event edge, v0x7fffececf620_92, v0x7fffececf620_93, v0x7fffececf620_94, v0x7fffececf620_95;
v0x7fffececf620_96 .array/port v0x7fffececf620, 96;
v0x7fffececf620_97 .array/port v0x7fffececf620, 97;
v0x7fffececf620_98 .array/port v0x7fffececf620, 98;
v0x7fffececf620_99 .array/port v0x7fffececf620, 99;
E_0x7fffecccbe30/57 .event edge, v0x7fffececf620_96, v0x7fffececf620_97, v0x7fffececf620_98, v0x7fffececf620_99;
v0x7fffececf620_100 .array/port v0x7fffececf620, 100;
v0x7fffececf620_101 .array/port v0x7fffececf620, 101;
v0x7fffececf620_102 .array/port v0x7fffececf620, 102;
v0x7fffececf620_103 .array/port v0x7fffececf620, 103;
E_0x7fffecccbe30/58 .event edge, v0x7fffececf620_100, v0x7fffececf620_101, v0x7fffececf620_102, v0x7fffececf620_103;
v0x7fffececf620_104 .array/port v0x7fffececf620, 104;
v0x7fffececf620_105 .array/port v0x7fffececf620, 105;
v0x7fffececf620_106 .array/port v0x7fffececf620, 106;
v0x7fffececf620_107 .array/port v0x7fffececf620, 107;
E_0x7fffecccbe30/59 .event edge, v0x7fffececf620_104, v0x7fffececf620_105, v0x7fffececf620_106, v0x7fffececf620_107;
v0x7fffececf620_108 .array/port v0x7fffececf620, 108;
v0x7fffececf620_109 .array/port v0x7fffececf620, 109;
v0x7fffececf620_110 .array/port v0x7fffececf620, 110;
v0x7fffececf620_111 .array/port v0x7fffececf620, 111;
E_0x7fffecccbe30/60 .event edge, v0x7fffececf620_108, v0x7fffececf620_109, v0x7fffececf620_110, v0x7fffececf620_111;
v0x7fffececf620_112 .array/port v0x7fffececf620, 112;
v0x7fffececf620_113 .array/port v0x7fffececf620, 113;
v0x7fffececf620_114 .array/port v0x7fffececf620, 114;
v0x7fffececf620_115 .array/port v0x7fffececf620, 115;
E_0x7fffecccbe30/61 .event edge, v0x7fffececf620_112, v0x7fffececf620_113, v0x7fffececf620_114, v0x7fffececf620_115;
v0x7fffececf620_116 .array/port v0x7fffececf620, 116;
v0x7fffececf620_117 .array/port v0x7fffececf620, 117;
v0x7fffececf620_118 .array/port v0x7fffececf620, 118;
v0x7fffececf620_119 .array/port v0x7fffececf620, 119;
E_0x7fffecccbe30/62 .event edge, v0x7fffececf620_116, v0x7fffececf620_117, v0x7fffececf620_118, v0x7fffececf620_119;
v0x7fffececf620_120 .array/port v0x7fffececf620, 120;
v0x7fffececf620_121 .array/port v0x7fffececf620, 121;
v0x7fffececf620_122 .array/port v0x7fffececf620, 122;
v0x7fffececf620_123 .array/port v0x7fffececf620, 123;
E_0x7fffecccbe30/63 .event edge, v0x7fffececf620_120, v0x7fffececf620_121, v0x7fffececf620_122, v0x7fffececf620_123;
v0x7fffececf620_124 .array/port v0x7fffececf620, 124;
v0x7fffececf620_125 .array/port v0x7fffececf620, 125;
v0x7fffececf620_126 .array/port v0x7fffececf620, 126;
v0x7fffececf620_127 .array/port v0x7fffececf620, 127;
E_0x7fffecccbe30/64 .event edge, v0x7fffececf620_124, v0x7fffececf620_125, v0x7fffececf620_126, v0x7fffececf620_127;
E_0x7fffecccbe30/65 .event edge, v0x7fffeced25d0_0, v0x7fffeced2380_0, v0x7fffeced22c0_0;
E_0x7fffecccbe30 .event/or E_0x7fffecccbe30/0, E_0x7fffecccbe30/1, E_0x7fffecccbe30/2, E_0x7fffecccbe30/3, E_0x7fffecccbe30/4, E_0x7fffecccbe30/5, E_0x7fffecccbe30/6, E_0x7fffecccbe30/7, E_0x7fffecccbe30/8, E_0x7fffecccbe30/9, E_0x7fffecccbe30/10, E_0x7fffecccbe30/11, E_0x7fffecccbe30/12, E_0x7fffecccbe30/13, E_0x7fffecccbe30/14, E_0x7fffecccbe30/15, E_0x7fffecccbe30/16, E_0x7fffecccbe30/17, E_0x7fffecccbe30/18, E_0x7fffecccbe30/19, E_0x7fffecccbe30/20, E_0x7fffecccbe30/21, E_0x7fffecccbe30/22, E_0x7fffecccbe30/23, E_0x7fffecccbe30/24, E_0x7fffecccbe30/25, E_0x7fffecccbe30/26, E_0x7fffecccbe30/27, E_0x7fffecccbe30/28, E_0x7fffecccbe30/29, E_0x7fffecccbe30/30, E_0x7fffecccbe30/31, E_0x7fffecccbe30/32, E_0x7fffecccbe30/33, E_0x7fffecccbe30/34, E_0x7fffecccbe30/35, E_0x7fffecccbe30/36, E_0x7fffecccbe30/37, E_0x7fffecccbe30/38, E_0x7fffecccbe30/39, E_0x7fffecccbe30/40, E_0x7fffecccbe30/41, E_0x7fffecccbe30/42, E_0x7fffecccbe30/43, E_0x7fffecccbe30/44, E_0x7fffecccbe30/45, E_0x7fffecccbe30/46, E_0x7fffecccbe30/47, E_0x7fffecccbe30/48, E_0x7fffecccbe30/49, E_0x7fffecccbe30/50, E_0x7fffecccbe30/51, E_0x7fffecccbe30/52, E_0x7fffecccbe30/53, E_0x7fffecccbe30/54, E_0x7fffecccbe30/55, E_0x7fffecccbe30/56, E_0x7fffecccbe30/57, E_0x7fffecccbe30/58, E_0x7fffecccbe30/59, E_0x7fffecccbe30/60, E_0x7fffecccbe30/61, E_0x7fffecccbe30/62, E_0x7fffecccbe30/63, E_0x7fffecccbe30/64, E_0x7fffecccbe30/65;
S_0x7fffecea7b20 .scope module, "id0" "ID" 5 271, 9 3 0, S_0x7fffece7e950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "pc_in"
    .port_info 2 /INPUT 32 "inst_in"
    .port_info 3 /INPUT 1 "Load_or_not"
    .port_info 4 /OUTPUT 1 "id_stall_out"
    .port_info 5 /OUTPUT 1 "rs1_read_out"
    .port_info 6 /OUTPUT 1 "rs2_read_out"
    .port_info 7 /OUTPUT 5 "rs1_addr_out"
    .port_info 8 /OUTPUT 5 "rs2_addr_out"
    .port_info 9 /INPUT 32 "rs1_value_in"
    .port_info 10 /INPUT 32 "rs2_value_in"
    .port_info 11 /INPUT 1 "ex_forward_or_not"
    .port_info 12 /INPUT 32 "ex_forward_value"
    .port_info 13 /INPUT 5 "ex_forward_address"
    .port_info 14 /INPUT 1 "MEM_forward_or_not"
    .port_info 15 /INPUT 32 "MEM_forward_value"
    .port_info 16 /INPUT 5 "MEM_forward_address"
    .port_info 17 /OUTPUT 32 "pc_out"
    .port_info 18 /OUTPUT 6 "op_out"
    .port_info 19 /OUTPUT 32 "rs1_value_out"
    .port_info 20 /OUTPUT 32 "rs2_value_out"
    .port_info 21 /OUTPUT 5 "rd_address_out"
    .port_info 22 /OUTPUT 32 "imm_out"
    .port_info 23 /OUTPUT 1 "if_operate_reg_out"
    .port_info 24 /OUTPUT 32 "branch_address_out"
    .port_info 25 /OUTPUT 32 "branch_offset_out"
v0x7fffeced30f0_0 .net "Load_or_not", 0 0, v0x7fffececc9e0_0;  alias, 1 drivers
v0x7fffeced3190_0 .net "MEM_forward_address", 4 0, v0x7fffeced90b0_0;  alias, 1 drivers
v0x7fffeced3250_0 .net "MEM_forward_or_not", 0 0, v0x7fffeced8570_0;  alias, 1 drivers
v0x7fffeced32f0_0 .net "MEM_forward_value", 31 0, v0x7fffeced9180_0;  alias, 1 drivers
v0x7fffeced33d0_0 .var "branch_address_out", 31 0;
v0x7fffeced3500_0 .var "branch_offset_out", 31 0;
v0x7fffeced35e0_0 .net "ex_forward_address", 4 0, v0x7fffececd480_0;  alias, 1 drivers
v0x7fffeced36f0_0 .net "ex_forward_or_not", 0 0, v0x7fffececcc90_0;  alias, 1 drivers
v0x7fffeced3790_0 .net "ex_forward_value", 31 0, v0x7fffececd9d0_0;  alias, 1 drivers
v0x7fffeced38c0_0 .net "func3", 2 0, L_0x7fffecf0e8d0;  1 drivers
v0x7fffeced39a0_0 .net "func7", 6 0, L_0x7fffecf0e970;  1 drivers
v0x7fffeced3a80_0 .var "id_stall_out", 0 0;
v0x7fffeced3b40_0 .var "id_stall_out1", 0 0;
v0x7fffeced3c00_0 .var "id_stall_out2", 0 0;
v0x7fffeced3cc0_0 .var "if_operate_reg_out", 0 0;
v0x7fffeced3d80_0 .var "imm_out", 31 0;
v0x7fffeced3e60_0 .net "inst_in", 31 0, v0x7fffeced7af0_0;  alias, 1 drivers
v0x7fffeced4050_0 .net "op", 6 0, L_0x7fffecf0e830;  1 drivers
v0x7fffeced4130_0 .var "op_out", 5 0;
v0x7fffeced4210_0 .net "pc_in", 31 0, v0x7fffeced7db0_0;  alias, 1 drivers
v0x7fffeced42f0_0 .var "pc_out", 31 0;
v0x7fffeced43d0_0 .var "rd_address_out", 4 0;
v0x7fffeced44b0_0 .var "rs1_addr_out", 4 0;
v0x7fffeced4590_0 .var "rs1_read_out", 0 0;
v0x7fffeced4650_0 .net "rs1_value_in", 31 0, v0x7fffecedf2c0_0;  alias, 1 drivers
v0x7fffeced4730_0 .var "rs1_value_out", 31 0;
v0x7fffeced4810_0 .var "rs2_addr_out", 4 0;
v0x7fffeced48f0_0 .var "rs2_read_out", 0 0;
v0x7fffeced49b0_0 .net "rs2_value_in", 31 0, v0x7fffecedf460_0;  alias, 1 drivers
v0x7fffeced4a90_0 .var "rs2_value_out", 31 0;
v0x7fffeced4b70_0 .net "rst", 0 0, L_0x7fffecefdf40;  alias, 1 drivers
E_0x7fffeced2e80/0 .event edge, v0x7fffececd720_0, v0x7fffececc9e0_0, v0x7fffececcc90_0, v0x7fffeced4810_0;
E_0x7fffeced2e80/1 .event edge, v0x7fffececd480_0, v0x7fffeced48f0_0, v0x7fffececd9d0_0, v0x7fffeced3250_0;
E_0x7fffeced2e80/2 .event edge, v0x7fffeced3190_0, v0x7fffeced32f0_0, v0x7fffeced49b0_0;
E_0x7fffeced2e80 .event/or E_0x7fffeced2e80/0, E_0x7fffeced2e80/1, E_0x7fffeced2e80/2;
E_0x7fffeced2f40/0 .event edge, v0x7fffececd720_0, v0x7fffececc9e0_0, v0x7fffececcc90_0, v0x7fffeced44b0_0;
E_0x7fffeced2f40/1 .event edge, v0x7fffececd480_0, v0x7fffeced4590_0, v0x7fffececd9d0_0, v0x7fffeced3250_0;
E_0x7fffeced2f40/2 .event edge, v0x7fffeced3190_0, v0x7fffeced32f0_0, v0x7fffeced4650_0;
E_0x7fffeced2f40 .event/or E_0x7fffeced2f40/0, E_0x7fffeced2f40/1, E_0x7fffeced2f40/2;
E_0x7fffeced2fe0 .event edge, v0x7fffeced3b40_0, v0x7fffeced3c00_0;
E_0x7fffeced3040/0 .event edge, v0x7fffececd720_0, v0x7fffeced3e60_0, v0x7fffeced4210_0, v0x7fffeced4050_0;
E_0x7fffeced3040/1 .event edge, v0x7fffeced4730_0, v0x7fffeced38c0_0, v0x7fffeced39a0_0;
E_0x7fffeced3040 .event/or E_0x7fffeced3040/0, E_0x7fffeced3040/1;
L_0x7fffecf0e830 .part v0x7fffeced7af0_0, 0, 7;
L_0x7fffecf0e8d0 .part v0x7fffeced7af0_0, 12, 3;
L_0x7fffecf0e970 .part v0x7fffeced7af0_0, 25, 7;
S_0x7fffeced5030 .scope module, "id_ex0" "ID_EX" 5 309, 10 4 0, S_0x7fffece7e950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "jump_or_not"
    .port_info 3 /INPUT 32 "rs1_value_in"
    .port_info 4 /INPUT 32 "rs2_value_in"
    .port_info 5 /INPUT 5 "rd_address_in"
    .port_info 6 /INPUT 32 "imm_in"
    .port_info 7 /INPUT 32 "branch_address_in"
    .port_info 8 /INPUT 32 "branch_offset_in"
    .port_info 9 /INPUT 6 "op_in"
    .port_info 10 /INPUT 32 "pc_in"
    .port_info 11 /INPUT 5 "stall_in"
    .port_info 12 /OUTPUT 6 "op_out"
    .port_info 13 /OUTPUT 32 "pc_out"
    .port_info 14 /OUTPUT 32 "rs1_value_out"
    .port_info 15 /OUTPUT 32 "rs2_value_out"
    .port_info 16 /OUTPUT 5 "rd_address_out"
    .port_info 17 /OUTPUT 32 "imm_out"
    .port_info 18 /OUTPUT 32 "branch_address_out"
    .port_info 19 /OUTPUT 32 "branch_offset_out"
v0x7fffeced5440_0 .net "branch_address_in", 31 0, v0x7fffeced33d0_0;  alias, 1 drivers
v0x7fffeced5520_0 .var "branch_address_out", 31 0;
v0x7fffeced55c0_0 .net "branch_offset_in", 31 0, v0x7fffeced3500_0;  alias, 1 drivers
v0x7fffeced5690_0 .var "branch_offset_out", 31 0;
v0x7fffeced5760_0 .net "clk", 0 0, L_0x7fffecdb82b0;  alias, 1 drivers
v0x7fffeced58a0_0 .net "imm_in", 31 0, v0x7fffeced3d80_0;  alias, 1 drivers
v0x7fffeced5940_0 .var "imm_out", 31 0;
v0x7fffeced59e0_0 .net "jump_or_not", 0 0, L_0x7fffecf0e550;  alias, 1 drivers
v0x7fffeced5a80_0 .net "op_in", 5 0, v0x7fffeced4130_0;  alias, 1 drivers
v0x7fffeced5b50_0 .var "op_out", 5 0;
v0x7fffeced5c20_0 .net "pc_in", 31 0, v0x7fffeced42f0_0;  alias, 1 drivers
v0x7fffeced5cf0_0 .var "pc_out", 31 0;
v0x7fffeced5dc0_0 .net "rd_address_in", 4 0, v0x7fffeced43d0_0;  alias, 1 drivers
v0x7fffeced5e90_0 .var "rd_address_out", 4 0;
v0x7fffeced5f60_0 .net "rs1_value_in", 31 0, v0x7fffeced4730_0;  alias, 1 drivers
v0x7fffeced6030_0 .var "rs1_value_out", 31 0;
v0x7fffeced6100_0 .net "rs2_value_in", 31 0, v0x7fffeced4a90_0;  alias, 1 drivers
v0x7fffeced62e0_0 .var "rs2_value_out", 31 0;
v0x7fffeced63b0_0 .net "rst", 0 0, L_0x7fffecefdf40;  alias, 1 drivers
v0x7fffeced6450_0 .net "stall_in", 4 0, v0x7fffecee01a0_0;  alias, 1 drivers
S_0x7fffeced6830 .scope module, "if0" "IF" 5 236, 11 2 0, S_0x7fffece7e950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 5 "stall_in"
    .port_info 2 /INPUT 32 "pc_in"
    .port_info 3 /INPUT 1 "pc_enable_in"
    .port_info 4 /OUTPUT 32 "pc_out"
    .port_info 5 /OUTPUT 32 "inst_out"
    .port_info 6 /INPUT 1 "mc_inst_enable_in"
    .port_info 7 /INPUT 32 "mc_inst_value_in"
    .port_info 8 /OUTPUT 1 "mc_inst_enable_out"
    .port_info 9 /OUTPUT 32 "mc_inst_add_out"
    .port_info 10 /OUTPUT 1 "stall_or_not"
L_0x7fffecf0e770 .functor AND 1, v0x7fffecedde60_0, L_0x7fffecf0e6d0, C4<1>, C4<1>;
v0x7fffeced6b50_0 .net *"_s1", 0 0, L_0x7fffecf0e6d0;  1 drivers
v0x7fffeced6c30_0 .var "inst_out", 31 0;
v0x7fffeced6d10_0 .var "mc_inst_add_out", 31 0;
v0x7fffeced6e10_0 .net "mc_inst_enable_in", 0 0, v0x7fffeced2690_0;  alias, 1 drivers
v0x7fffeced6ee0_0 .var "mc_inst_enable_out", 0 0;
v0x7fffeced6f80_0 .net "mc_inst_value_in", 31 0, v0x7fffeced24f0_0;  alias, 1 drivers
v0x7fffeced7050_0 .net "pc_enable_in", 0 0, v0x7fffecedde60_0;  alias, 1 drivers
v0x7fffeced70f0_0 .net "pc_in", 31 0, v0x7fffecede030_0;  alias, 1 drivers
v0x7fffeced7190_0 .var "pc_out", 31 0;
v0x7fffeced7300_0 .net "rst", 0 0, L_0x7fffecefdf40;  alias, 1 drivers
v0x7fffeced73a0_0 .net "stall_in", 4 0, v0x7fffecee01a0_0;  alias, 1 drivers
v0x7fffeced7460_0 .net "stall_or_not", 0 0, L_0x7fffecf0e770;  alias, 1 drivers
E_0x7fffeced6ac0/0 .event edge, v0x7fffececd720_0, v0x7fffeced7050_0, v0x7fffeced70f0_0, v0x7fffeced2690_0;
E_0x7fffeced6ac0/1 .event edge, v0x7fffeced24f0_0;
E_0x7fffeced6ac0 .event/or E_0x7fffeced6ac0/0, E_0x7fffeced6ac0/1;
L_0x7fffecf0e6d0 .reduce/nor v0x7fffeced2690_0;
S_0x7fffeced7680 .scope module, "if_if0" "IF_ID" 5 257, 12 3 0, S_0x7fffece7e950;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_in_from_if"
    .port_info 1 /INPUT 32 "inst_in_from_if"
    .port_info 2 /OUTPUT 32 "pc_out_to_id"
    .port_info 3 /OUTPUT 32 "inst_out_to_id"
    .port_info 4 /INPUT 1 "rst"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 5 "stall_in"
    .port_info 7 /INPUT 1 "jump_or_not"
v0x7fffeced7970_0 .net "clk", 0 0, L_0x7fffecdb82b0;  alias, 1 drivers
v0x7fffeced7a30_0 .net "inst_in_from_if", 31 0, v0x7fffeced6c30_0;  alias, 1 drivers
v0x7fffeced7af0_0 .var "inst_out_to_id", 31 0;
v0x7fffeced7bf0_0 .net "jump_or_not", 0 0, L_0x7fffecf0e550;  alias, 1 drivers
v0x7fffeced7cc0_0 .net "pc_in_from_if", 31 0, v0x7fffeced7190_0;  alias, 1 drivers
v0x7fffeced7db0_0 .var "pc_out_to_id", 31 0;
v0x7fffeced7e80_0 .net "rst", 0 0, L_0x7fffecefdf40;  alias, 1 drivers
v0x7fffeced7f20_0 .net "stall_in", 4 0, v0x7fffecee01a0_0;  alias, 1 drivers
S_0x7fffeced80d0 .scope module, "mem0" "MEM" 5 378, 13 2 0, S_0x7fffece7e950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 6 "op_in"
    .port_info 2 /INPUT 3 "status_in"
    .port_info 3 /INPUT 32 "mem_address_in"
    .port_info 4 /INPUT 32 "target_data_in"
    .port_info 5 /INPUT 5 "reg_address_in"
    .port_info 6 /INPUT 1 "mc_mem_busy_in"
    .port_info 7 /INPUT 1 "mc_inst_busy_in"
    .port_info 8 /INPUT 1 "mc_enable_in"
    .port_info 9 /INPUT 32 "mc_mem_data_in"
    .port_info 10 /OUTPUT 1 "mc_read_or_write_out"
    .port_info 11 /OUTPUT 1 "mc_mem_enable_out"
    .port_info 12 /OUTPUT 3 "mc_width_out"
    .port_info 13 /OUTPUT 32 "mc_target_data_out"
    .port_info 14 /OUTPUT 32 "mc_mem_address_out"
    .port_info 15 /OUTPUT 1 "if_operate_reg_out"
    .port_info 16 /OUTPUT 32 "rd_value_out"
    .port_info 17 /OUTPUT 5 "rd_address_out"
    .port_info 18 /OUTPUT 1 "mem_stall_out"
v0x7fffeced8570_0 .var "if_operate_reg_out", 0 0;
v0x7fffeced8660_0 .net "mc_enable_in", 0 0, v0x7fffecedcd00_0;  alias, 1 drivers
v0x7fffeced8700_0 .net "mc_inst_busy_in", 0 0, v0x7fffecedc6b0_0;  alias, 1 drivers
v0x7fffeced8800_0 .var "mc_mem_address_out", 31 0;
v0x7fffeced88a0_0 .net "mc_mem_busy_in", 0 0, v0x7fffecedcb60_0;  alias, 1 drivers
v0x7fffeced89b0_0 .net "mc_mem_data_in", 31 0, v0x7fffecedcdd0_0;  alias, 1 drivers
v0x7fffeced8a90_0 .var "mc_mem_enable_out", 0 0;
v0x7fffeced8b50_0 .var "mc_read_or_write_out", 0 0;
v0x7fffeced8c10_0 .var "mc_target_data_out", 31 0;
v0x7fffeced8d80_0 .var "mc_width_out", 2 0;
v0x7fffeced8e60_0 .net "mem_address_in", 31 0, v0x7fffecece010_0;  alias, 1 drivers
v0x7fffeced8f20_0 .var "mem_stall_out", 0 0;
v0x7fffeced8fc0_0 .net "op_in", 5 0, v0x7fffecece1d0_0;  alias, 1 drivers
v0x7fffeced90b0_0 .var "rd_address_out", 4 0;
v0x7fffeced9180_0 .var "rd_value_out", 31 0;
v0x7fffeced9250_0 .net "reg_address_in", 4 0, v0x7fffecece3a0_0;  alias, 1 drivers
v0x7fffeced9320_0 .net "rst", 0 0, L_0x7fffecefdf40;  alias, 1 drivers
v0x7fffeced94d0_0 .net "status_in", 2 0, v0x7fffecece6e0_0;  alias, 1 drivers
v0x7fffeced95a0_0 .net "target_data_in", 31 0, v0x7fffecece890_0;  alias, 1 drivers
E_0x7fffeced84c0/0 .event edge, v0x7fffecece890_0, v0x7fffecece3a0_0, v0x7fffecece6e0_0, v0x7fffececd720_0;
E_0x7fffeced84c0/1 .event edge, v0x7fffeced8660_0, v0x7fffecece1d0_0, v0x7fffeced89b0_0, v0x7fffeced88a0_0;
E_0x7fffeced84c0/2 .event edge, v0x7fffecece010_0;
E_0x7fffeced84c0 .event/or E_0x7fffeced84c0/0, E_0x7fffeced84c0/1, E_0x7fffeced84c0/2;
S_0x7fffeced9950 .scope module, "mem_wb0" "MEM_WB" 5 405, 14 3 0, S_0x7fffece7e950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 5 "stall_in"
    .port_info 3 /INPUT 1 "if_operate_reg_in"
    .port_info 4 /INPUT 5 "rd_address_in"
    .port_info 5 /INPUT 32 "rd_value_in"
    .port_info 6 /OUTPUT 1 "if_operate_reg_out"
    .port_info 7 /OUTPUT 5 "rd_address_out"
    .port_info 8 /OUTPUT 32 "rd_value_out"
v0x7fffeced8250_0 .net "clk", 0 0, L_0x7fffecdb82b0;  alias, 1 drivers
v0x7fffeced9b80_0 .net "if_operate_reg_in", 0 0, v0x7fffeced8570_0;  alias, 1 drivers
v0x7fffeced9c40_0 .var "if_operate_reg_out", 0 0;
v0x7fffeced9ce0_0 .net "rd_address_in", 4 0, v0x7fffeced90b0_0;  alias, 1 drivers
v0x7fffeced9dd0_0 .var "rd_address_out", 4 0;
v0x7fffeced9f00_0 .net "rd_value_in", 31 0, v0x7fffeced9180_0;  alias, 1 drivers
v0x7fffeceda010_0 .var "rd_value_out", 31 0;
v0x7fffeceda0f0_0 .net "rst", 0 0, L_0x7fffecefdf40;  alias, 1 drivers
v0x7fffeceda2a0_0 .net "stall_in", 4 0, v0x7fffecee01a0_0;  alias, 1 drivers
S_0x7fffeceda510 .scope module, "memory_control0" "memory_control" 5 420, 15 2 0, S_0x7fffece7e950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "rst_in"
    .port_info 2 /INPUT 1 "jump_or_not_in"
    .port_info 3 /INPUT 1 "mem_read_or_write_in"
    .port_info 4 /INPUT 1 "mem_enable_in"
    .port_info 5 /INPUT 3 "mem_width_in"
    .port_info 6 /INPUT 32 "mem_target_data_in"
    .port_info 7 /INPUT 32 "mem_address_in"
    .port_info 8 /OUTPUT 1 "mem_enable_out"
    .port_info 9 /OUTPUT 32 "mem_rdata_out"
    .port_info 10 /OUTPUT 1 "mem_busy_out"
    .port_info 11 /INPUT 1 "inst_enable_in"
    .port_info 12 /INPUT 32 "inst_address_in"
    .port_info 13 /OUTPUT 32 "inst_data_out"
    .port_info 14 /OUTPUT 1 "inst_enable_out"
    .port_info 15 /OUTPUT 1 "inst_busy_out"
    .port_info 16 /INPUT 8 "ram_data_in"
    .port_info 17 /OUTPUT 8 "ram_data_out"
    .port_info 18 /OUTPUT 32 "ram_address_out"
    .port_info 19 /OUTPUT 1 "ram_wr"
    .port_info 20 /INPUT 1 "hci_if_full"
L_0x7fc0f26102a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fffecf0ed80 .functor XNOR 1, v0x7fffeced8a90_0, L_0x7fc0f26102a0, C4<0>, C4<0>;
L_0x7fc0f2610330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fffecf0eef0 .functor XNOR 1, v0x7fffeced2810_0, L_0x7fc0f2610330, C4<0>, C4<0>;
L_0x7fc0f2610408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fffecf0f4b0 .functor XNOR 1, v0x7fffeced8a90_0, L_0x7fc0f2610408, C4<0>, C4<0>;
L_0x7fc0f26105b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fffecf0fb00 .functor XNOR 1, v0x7fffeced8a90_0, L_0x7fc0f26105b8, C4<0>, C4<0>;
v0x7fffeceda890_0 .net/2u *"_s12", 0 0, L_0x7fc0f26102a0;  1 drivers
v0x7fffeceda990_0 .net *"_s14", 0 0, L_0x7fffecf0ed80;  1 drivers
v0x7fffecedaa50_0 .net *"_s16", 3 0, L_0x7fffecf0ee20;  1 drivers
L_0x7fc0f26102e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffecedab10_0 .net *"_s19", 0 0, L_0x7fc0f26102e8;  1 drivers
v0x7fffecedabf0_0 .net/2u *"_s20", 0 0, L_0x7fc0f2610330;  1 drivers
v0x7fffecedacd0_0 .net *"_s22", 0 0, L_0x7fffecf0eef0;  1 drivers
L_0x7fc0f2610378 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x7fffecedad90_0 .net/2u *"_s24", 3 0, L_0x7fc0f2610378;  1 drivers
L_0x7fc0f26103c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fffecedae70_0 .net/2u *"_s26", 3 0, L_0x7fc0f26103c0;  1 drivers
v0x7fffecedaf50_0 .net *"_s28", 3 0, L_0x7fffecf0f010;  1 drivers
v0x7fffecedb0c0_0 .net *"_s30", 3 0, L_0x7fffecf0f1e0;  1 drivers
v0x7fffecedb1a0_0 .net/2u *"_s34", 0 0, L_0x7fc0f2610408;  1 drivers
v0x7fffecedb280_0 .net *"_s36", 0 0, L_0x7fffecf0f4b0;  1 drivers
L_0x7fc0f2610450 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fffecedb340_0 .net/2u *"_s40", 2 0, L_0x7fc0f2610450;  1 drivers
v0x7fffecedb420_0 .net *"_s42", 0 0, L_0x7fffecf0f730;  1 drivers
L_0x7fc0f2610498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffecedb4e0_0 .net/2u *"_s44", 31 0, L_0x7fc0f2610498;  1 drivers
v0x7fffecedb5c0_0 .net *"_s46", 7 0, L_0x7fffecf0f940;  1 drivers
v0x7fffecedb6a0_0 .net *"_s48", 3 0, L_0x7fffecf0fa10;  1 drivers
L_0x7fc0f26104e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffecedb890_0 .net *"_s51", 0 0, L_0x7fc0f26104e0;  1 drivers
v0x7fffecedb970_0 .net *"_s52", 31 0, L_0x7fffecf0fbc0;  1 drivers
L_0x7fc0f2610528 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffecedba50_0 .net *"_s55", 23 0, L_0x7fc0f2610528;  1 drivers
v0x7fffecedbb30_0 .net *"_s56", 31 0, L_0x7fffecf0fd00;  1 drivers
v0x7fffecedbc10_0 .net *"_s60", 31 0, L_0x7fffecf10000;  1 drivers
L_0x7fc0f2610570 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffecedbcf0_0 .net *"_s63", 28 0, L_0x7fc0f2610570;  1 drivers
v0x7fffecedbdd0_0 .net/2u *"_s66", 0 0, L_0x7fc0f26105b8;  1 drivers
v0x7fffecedbeb0_0 .net *"_s68", 0 0, L_0x7fffecf0fb00;  1 drivers
v0x7fffecedbf70_0 .net *"_s70", 0 0, L_0x7fffecf10340;  1 drivers
L_0x7fc0f2610600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffecedc030_0 .net/2u *"_s72", 0 0, L_0x7fc0f2610600;  1 drivers
v0x7fffecedc110_0 .net *"_s74", 0 0, L_0x7fffecf10480;  1 drivers
L_0x7fc0f2610648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffecedc1f0_0 .net/2u *"_s76", 0 0, L_0x7fc0f2610648;  1 drivers
v0x7fffecedc2d0_0 .net "address", 31 0, L_0x7fffecf0f5b0;  1 drivers
v0x7fffecedc3b0_0 .net "clk_in", 0 0, L_0x7fffecdb82b0;  alias, 1 drivers
v0x7fffecedc450_0 .net "hci_if_full", 0 0, L_0x7fffecf108c0;  alias, 1 drivers
v0x7fffecedc510_0 .var "hci_status", 1 0;
v0x7fffecedc5f0_0 .net "inst_address_in", 31 0, L_0x7fffecf0e660;  alias, 1 drivers
v0x7fffecedc6b0_0 .var "inst_busy_out", 0 0;
v0x7fffecedc750_0 .var "inst_data_out", 31 0;
v0x7fffecedc7f0_0 .net "inst_enable_in", 0 0, v0x7fffeced2810_0;  alias, 1 drivers
v0x7fffecedc890_0 .var "inst_enable_out", 0 0;
v0x7fffecedc930_0 .net "jump_or_not_in", 0 0, L_0x7fffecf0e550;  alias, 1 drivers
v0x7fffecedca20 .array "ldata", 0 3, 7 0;
v0x7fffecedcac0_0 .net "mem_address_in", 31 0, v0x7fffeced8800_0;  alias, 1 drivers
v0x7fffecedcb60_0 .var "mem_busy_out", 0 0;
v0x7fffecedcc30_0 .net "mem_enable_in", 0 0, v0x7fffeced8a90_0;  alias, 1 drivers
v0x7fffecedcd00_0 .var "mem_enable_out", 0 0;
v0x7fffecedcdd0_0 .var "mem_rdata_out", 31 0;
v0x7fffecedcea0_0 .net "mem_read_or_write_in", 0 0, v0x7fffeced8b50_0;  alias, 1 drivers
v0x7fffecedcf70_0 .net "mem_target_data_in", 31 0, v0x7fffeced8c10_0;  alias, 1 drivers
v0x7fffecedd040_0 .net "mem_width_in", 2 0, v0x7fffeced8d80_0;  alias, 1 drivers
v0x7fffecedd110_0 .net "number", 2 0, L_0x7fffecf0f370;  1 drivers
v0x7fffecedd1b0_0 .net "ram_address_out", 31 0, L_0x7fffecf10180;  alias, 1 drivers
v0x7fffecedd250_0 .net "ram_data_in", 7 0, L_0x7fffecf18df0;  alias, 1 drivers
v0x7fffecedd2f0_0 .net "ram_data_out", 7 0, L_0x7fffecf0ff10;  alias, 1 drivers
v0x7fffecedd3d0_0 .net "ram_wr", 0 0, L_0x7fffecf105c0;  alias, 1 drivers
v0x7fffecedd490_0 .net "rst_in", 0 0, L_0x7fffecefdf40;  alias, 1 drivers
v0x7fffecedd530 .array "sdata", 0 3;
v0x7fffecedd530_0 .net v0x7fffecedd530 0, 7 0, L_0x7fffecf0ea10; 1 drivers
v0x7fffecedd530_1 .net v0x7fffecedd530 1, 7 0, L_0x7fffecf0eab0; 1 drivers
v0x7fffecedd530_2 .net v0x7fffecedd530 2, 7 0, L_0x7fffecf0ebe0; 1 drivers
v0x7fffecedd530_3 .net v0x7fffecedd530 3, 7 0, L_0x7fffecf0ec80; 1 drivers
v0x7fffecedd6a0_0 .var "status", 2 0;
L_0x7fffecf0ea10 .part v0x7fffeced8c10_0, 0, 8;
L_0x7fffecf0eab0 .part v0x7fffeced8c10_0, 8, 8;
L_0x7fffecf0ebe0 .part v0x7fffeced8c10_0, 16, 8;
L_0x7fffecf0ec80 .part v0x7fffeced8c10_0, 24, 8;
L_0x7fffecf0ee20 .concat [ 3 1 0 0], v0x7fffeced8d80_0, L_0x7fc0f26102e8;
L_0x7fffecf0f010 .functor MUXZ 4, L_0x7fc0f26103c0, L_0x7fc0f2610378, L_0x7fffecf0eef0, C4<>;
L_0x7fffecf0f1e0 .functor MUXZ 4, L_0x7fffecf0f010, L_0x7fffecf0ee20, L_0x7fffecf0ed80, C4<>;
L_0x7fffecf0f370 .part L_0x7fffecf0f1e0, 0, 3;
L_0x7fffecf0f5b0 .functor MUXZ 32, L_0x7fffecf0e660, v0x7fffeced8800_0, L_0x7fffecf0f4b0, C4<>;
L_0x7fffecf0f730 .cmp/eq 3, v0x7fffecedd6a0_0, L_0x7fc0f2610450;
L_0x7fffecf0f940 .array/port v0x7fffecedd530, L_0x7fffecf0fa10;
L_0x7fffecf0fa10 .concat [ 3 1 0 0], v0x7fffecedd6a0_0, L_0x7fc0f26104e0;
L_0x7fffecf0fbc0 .concat [ 8 24 0 0], L_0x7fffecf0f940, L_0x7fc0f2610528;
L_0x7fffecf0fd00 .functor MUXZ 32, L_0x7fffecf0fbc0, L_0x7fc0f2610498, L_0x7fffecf0f730, C4<>;
L_0x7fffecf0ff10 .part L_0x7fffecf0fd00, 0, 8;
L_0x7fffecf10000 .concat [ 3 29 0 0], v0x7fffecedd6a0_0, L_0x7fc0f2610570;
L_0x7fffecf10180 .arith/sum 32, L_0x7fffecf0f5b0, L_0x7fffecf10000;
L_0x7fffecf10340 .cmp/eq 3, v0x7fffecedd6a0_0, L_0x7fffecf0f370;
L_0x7fffecf10480 .functor MUXZ 1, v0x7fffeced8b50_0, L_0x7fc0f2610600, L_0x7fffecf10340, C4<>;
L_0x7fffecf105c0 .functor MUXZ 1, L_0x7fc0f2610648, L_0x7fffecf10480, L_0x7fffecf0fb00, C4<>;
S_0x7fffeceddad0 .scope module, "pc_reg0" "pc_reg" 5 206, 16 3 0, S_0x7fffece7e950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 5 "stall_in"
    .port_info 3 /INPUT 1 "jump_or_not"
    .port_info 4 /INPUT 32 "pc_in"
    .port_info 5 /OUTPUT 32 "pc_out"
    .port_info 6 /OUTPUT 1 "pc_enable"
v0x7fffeceddce0_0 .net "clk", 0 0, L_0x7fffecdb82b0;  alias, 1 drivers
v0x7fffeceddda0_0 .net "jump_or_not", 0 0, L_0x7fffecf0e550;  alias, 1 drivers
v0x7fffecedde60_0 .var "pc_enable", 0 0;
v0x7fffeceddf60_0 .net "pc_in", 31 0, v0x7fffececd2c0_0;  alias, 1 drivers
v0x7fffecede030_0 .var "pc_out", 31 0;
v0x7fffecede120_0 .var "pc_store", 31 0;
v0x7fffecede1c0_0 .net "rst", 0 0, L_0x7fffecefdf40;  alias, 1 drivers
v0x7fffecede260_0 .net "stall_in", 4 0, v0x7fffecee01a0_0;  alias, 1 drivers
S_0x7fffecede420 .scope module, "register0" "register" 5 218, 17 3 0, S_0x7fffece7e950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "write_enable"
    .port_info 3 /INPUT 5 "write_address"
    .port_info 4 /INPUT 32 "write_value"
    .port_info 5 /INPUT 1 "read_enable1"
    .port_info 6 /INPUT 5 "rs1_address"
    .port_info 7 /OUTPUT 32 "rs1_value"
    .port_info 8 /INPUT 1 "read_enable2"
    .port_info 9 /INPUT 5 "rs2_address"
    .port_info 10 /OUTPUT 32 "rs2_value"
v0x7fffecede8d0_0 .net "clk", 0 0, L_0x7fffecdb82b0;  alias, 1 drivers
v0x7fffecede990_0 .var/i "i", 31 0;
v0x7fffecedea70_0 .net "read_enable1", 0 0, v0x7fffeced4590_0;  alias, 1 drivers
v0x7fffecedeb70_0 .net "read_enable2", 0 0, v0x7fffeced48f0_0;  alias, 1 drivers
v0x7fffecedec40 .array "regs", 31 0, 31 0;
v0x7fffecedf200_0 .net "rs1_address", 4 0, v0x7fffeced44b0_0;  alias, 1 drivers
v0x7fffecedf2c0_0 .var "rs1_value", 31 0;
v0x7fffecedf390_0 .net "rs2_address", 4 0, v0x7fffeced4810_0;  alias, 1 drivers
v0x7fffecedf460_0 .var "rs2_value", 31 0;
v0x7fffecedf530_0 .net "rst", 0 0, L_0x7fffecefdf40;  alias, 1 drivers
v0x7fffecedf5d0_0 .net "write_address", 4 0, v0x7fffeced9dd0_0;  alias, 1 drivers
v0x7fffecedf6a0_0 .net "write_enable", 0 0, v0x7fffeced9c40_0;  alias, 1 drivers
v0x7fffecedf770_0 .net "write_value", 31 0, v0x7fffeceda010_0;  alias, 1 drivers
E_0x7fffeceddca0/0 .event edge, v0x7fffececd720_0, v0x7fffeced4810_0, v0x7fffeced9dd0_0, v0x7fffeced48f0_0;
v0x7fffecedec40_0 .array/port v0x7fffecedec40, 0;
v0x7fffecedec40_1 .array/port v0x7fffecedec40, 1;
E_0x7fffeceddca0/1 .event edge, v0x7fffeced9c40_0, v0x7fffeceda010_0, v0x7fffecedec40_0, v0x7fffecedec40_1;
v0x7fffecedec40_2 .array/port v0x7fffecedec40, 2;
v0x7fffecedec40_3 .array/port v0x7fffecedec40, 3;
v0x7fffecedec40_4 .array/port v0x7fffecedec40, 4;
v0x7fffecedec40_5 .array/port v0x7fffecedec40, 5;
E_0x7fffeceddca0/2 .event edge, v0x7fffecedec40_2, v0x7fffecedec40_3, v0x7fffecedec40_4, v0x7fffecedec40_5;
v0x7fffecedec40_6 .array/port v0x7fffecedec40, 6;
v0x7fffecedec40_7 .array/port v0x7fffecedec40, 7;
v0x7fffecedec40_8 .array/port v0x7fffecedec40, 8;
v0x7fffecedec40_9 .array/port v0x7fffecedec40, 9;
E_0x7fffeceddca0/3 .event edge, v0x7fffecedec40_6, v0x7fffecedec40_7, v0x7fffecedec40_8, v0x7fffecedec40_9;
v0x7fffecedec40_10 .array/port v0x7fffecedec40, 10;
v0x7fffecedec40_11 .array/port v0x7fffecedec40, 11;
v0x7fffecedec40_12 .array/port v0x7fffecedec40, 12;
v0x7fffecedec40_13 .array/port v0x7fffecedec40, 13;
E_0x7fffeceddca0/4 .event edge, v0x7fffecedec40_10, v0x7fffecedec40_11, v0x7fffecedec40_12, v0x7fffecedec40_13;
v0x7fffecedec40_14 .array/port v0x7fffecedec40, 14;
v0x7fffecedec40_15 .array/port v0x7fffecedec40, 15;
v0x7fffecedec40_16 .array/port v0x7fffecedec40, 16;
v0x7fffecedec40_17 .array/port v0x7fffecedec40, 17;
E_0x7fffeceddca0/5 .event edge, v0x7fffecedec40_14, v0x7fffecedec40_15, v0x7fffecedec40_16, v0x7fffecedec40_17;
v0x7fffecedec40_18 .array/port v0x7fffecedec40, 18;
v0x7fffecedec40_19 .array/port v0x7fffecedec40, 19;
v0x7fffecedec40_20 .array/port v0x7fffecedec40, 20;
v0x7fffecedec40_21 .array/port v0x7fffecedec40, 21;
E_0x7fffeceddca0/6 .event edge, v0x7fffecedec40_18, v0x7fffecedec40_19, v0x7fffecedec40_20, v0x7fffecedec40_21;
v0x7fffecedec40_22 .array/port v0x7fffecedec40, 22;
v0x7fffecedec40_23 .array/port v0x7fffecedec40, 23;
v0x7fffecedec40_24 .array/port v0x7fffecedec40, 24;
v0x7fffecedec40_25 .array/port v0x7fffecedec40, 25;
E_0x7fffeceddca0/7 .event edge, v0x7fffecedec40_22, v0x7fffecedec40_23, v0x7fffecedec40_24, v0x7fffecedec40_25;
v0x7fffecedec40_26 .array/port v0x7fffecedec40, 26;
v0x7fffecedec40_27 .array/port v0x7fffecedec40, 27;
v0x7fffecedec40_28 .array/port v0x7fffecedec40, 28;
v0x7fffecedec40_29 .array/port v0x7fffecedec40, 29;
E_0x7fffeceddca0/8 .event edge, v0x7fffecedec40_26, v0x7fffecedec40_27, v0x7fffecedec40_28, v0x7fffecedec40_29;
v0x7fffecedec40_30 .array/port v0x7fffecedec40, 30;
v0x7fffecedec40_31 .array/port v0x7fffecedec40, 31;
E_0x7fffeceddca0/9 .event edge, v0x7fffecedec40_30, v0x7fffecedec40_31;
E_0x7fffeceddca0 .event/or E_0x7fffeceddca0/0, E_0x7fffeceddca0/1, E_0x7fffeceddca0/2, E_0x7fffeceddca0/3, E_0x7fffeceddca0/4, E_0x7fffeceddca0/5, E_0x7fffeceddca0/6, E_0x7fffeceddca0/7, E_0x7fffeceddca0/8, E_0x7fffeceddca0/9;
E_0x7fffecede750/0 .event edge, v0x7fffececd720_0, v0x7fffeced44b0_0, v0x7fffeced9dd0_0, v0x7fffeced4590_0;
E_0x7fffecede750/1 .event edge, v0x7fffeced9c40_0, v0x7fffeceda010_0, v0x7fffecedec40_0, v0x7fffecedec40_1;
E_0x7fffecede750/2 .event edge, v0x7fffecedec40_2, v0x7fffecedec40_3, v0x7fffecedec40_4, v0x7fffecedec40_5;
E_0x7fffecede750/3 .event edge, v0x7fffecedec40_6, v0x7fffecedec40_7, v0x7fffecedec40_8, v0x7fffecedec40_9;
E_0x7fffecede750/4 .event edge, v0x7fffecedec40_10, v0x7fffecedec40_11, v0x7fffecedec40_12, v0x7fffecedec40_13;
E_0x7fffecede750/5 .event edge, v0x7fffecedec40_14, v0x7fffecedec40_15, v0x7fffecedec40_16, v0x7fffecedec40_17;
E_0x7fffecede750/6 .event edge, v0x7fffecedec40_18, v0x7fffecedec40_19, v0x7fffecedec40_20, v0x7fffecedec40_21;
E_0x7fffecede750/7 .event edge, v0x7fffecedec40_22, v0x7fffecedec40_23, v0x7fffecedec40_24, v0x7fffecedec40_25;
E_0x7fffecede750/8 .event edge, v0x7fffecedec40_26, v0x7fffecedec40_27, v0x7fffecedec40_28, v0x7fffecedec40_29;
E_0x7fffecede750/9 .event edge, v0x7fffecedec40_30, v0x7fffecedec40_31;
E_0x7fffecede750 .event/or E_0x7fffecede750/0, E_0x7fffecede750/1, E_0x7fffecede750/2, E_0x7fffecede750/3, E_0x7fffecede750/4, E_0x7fffecede750/5, E_0x7fffecede750/6, E_0x7fffecede750/7, E_0x7fffecede750/8, E_0x7fffecede750/9;
S_0x7fffecedf960 .scope module, "stall_control0" "stall_control" 5 177, 18 2 0, S_0x7fffece7e950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "stall_from_if"
    .port_info 3 /INPUT 1 "stall_from_id"
    .port_info 4 /INPUT 1 "stall_from_mem"
    .port_info 5 /OUTPUT 5 "stall_out"
v0x7fffecedfc50_0 .net "clk", 0 0, L_0x7fffecdb82b0;  alias, 1 drivers
v0x7fffecedfe20_0 .net "rst", 0 0, L_0x7fffecefdf40;  alias, 1 drivers
v0x7fffecedfee0_0 .net "stall_from_id", 0 0, v0x7fffeced3a80_0;  alias, 1 drivers
v0x7fffecedffe0_0 .net "stall_from_if", 0 0, L_0x7fffecf0e770;  alias, 1 drivers
v0x7fffecee00b0_0 .net "stall_from_mem", 0 0, v0x7fffeced8f20_0;  alias, 1 drivers
v0x7fffecee01a0_0 .var "stall_out", 4 0;
E_0x7fffecedfbc0 .event edge, v0x7fffececd720_0, v0x7fffeced8f20_0, v0x7fffeced3a80_0, v0x7fffeced7460_0;
S_0x7fffecee55b0 .scope module, "hci0" "hci" 4 117, 19 30 0, S_0x7fffece845e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "tx"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 1 "active"
    .port_info 5 /OUTPUT 1 "ram_wr"
    .port_info 6 /OUTPUT 17 "ram_a"
    .port_info 7 /INPUT 8 "ram_din"
    .port_info 8 /OUTPUT 8 "ram_dout"
    .port_info 9 /INPUT 3 "io_sel"
    .port_info 10 /INPUT 1 "io_en"
    .port_info 11 /INPUT 8 "io_din"
    .port_info 12 /OUTPUT 8 "io_dout"
    .port_info 13 /INPUT 1 "io_wr"
    .port_info 14 /OUTPUT 1 "io_full"
    .port_info 15 /OUTPUT 1 "program_finish"
    .port_info 16 /INPUT 32 "cpu_dbgreg_din"
P_0x7fffecee5730 .param/l "BAUD_RATE" 0 19 34, +C4<00000000000000011100001000000000>;
P_0x7fffecee5770 .param/l "DBG_UART_PARITY_ERR" 1 19 72, +C4<00000000000000000000000000000000>;
P_0x7fffecee57b0 .param/l "DBG_UNKNOWN_OPCODE" 1 19 73, +C4<00000000000000000000000000000001>;
P_0x7fffecee57f0 .param/l "IO_IN_BUF_WIDTH" 1 19 111, +C4<00000000000000000000000000001010>;
P_0x7fffecee5830 .param/l "OP_CPU_REG_RD" 1 19 60, C4<00000001>;
P_0x7fffecee5870 .param/l "OP_CPU_REG_WR" 1 19 61, C4<00000010>;
P_0x7fffecee58b0 .param/l "OP_DBG_BRK" 1 19 62, C4<00000011>;
P_0x7fffecee58f0 .param/l "OP_DBG_RUN" 1 19 63, C4<00000100>;
P_0x7fffecee5930 .param/l "OP_DISABLE" 1 19 69, C4<00001011>;
P_0x7fffecee5970 .param/l "OP_ECHO" 1 19 59, C4<00000000>;
P_0x7fffecee59b0 .param/l "OP_IO_IN" 1 19 64, C4<00000101>;
P_0x7fffecee59f0 .param/l "OP_MEM_RD" 1 19 67, C4<00001001>;
P_0x7fffecee5a30 .param/l "OP_MEM_WR" 1 19 68, C4<00001010>;
P_0x7fffecee5a70 .param/l "OP_QUERY_DBG_BRK" 1 19 65, C4<00000111>;
P_0x7fffecee5ab0 .param/l "OP_QUERY_ERR_CODE" 1 19 66, C4<00001000>;
P_0x7fffecee5af0 .param/l "RAM_ADDR_WIDTH" 0 19 33, +C4<00000000000000000000000000010001>;
P_0x7fffecee5b30 .param/l "SYS_CLK_FREQ" 0 19 32, +C4<00000101111101011110000100000000>;
P_0x7fffecee5b70 .param/l "S_CPU_REG_RD_STG0" 1 19 82, C4<00110>;
P_0x7fffecee5bb0 .param/l "S_CPU_REG_RD_STG1" 1 19 83, C4<00111>;
P_0x7fffecee5bf0 .param/l "S_DECODE" 1 19 77, C4<00001>;
P_0x7fffecee5c30 .param/l "S_DISABLE" 1 19 89, C4<10000>;
P_0x7fffecee5c70 .param/l "S_DISABLED" 1 19 76, C4<00000>;
P_0x7fffecee5cb0 .param/l "S_ECHO_STG_0" 1 19 78, C4<00010>;
P_0x7fffecee5cf0 .param/l "S_ECHO_STG_1" 1 19 79, C4<00011>;
P_0x7fffecee5d30 .param/l "S_IO_IN_STG_0" 1 19 80, C4<00100>;
P_0x7fffecee5d70 .param/l "S_IO_IN_STG_1" 1 19 81, C4<00101>;
P_0x7fffecee5db0 .param/l "S_MEM_RD_STG_0" 1 19 85, C4<01001>;
P_0x7fffecee5df0 .param/l "S_MEM_RD_STG_1" 1 19 86, C4<01010>;
P_0x7fffecee5e30 .param/l "S_MEM_WR_STG_0" 1 19 87, C4<01011>;
P_0x7fffecee5e70 .param/l "S_MEM_WR_STG_1" 1 19 88, C4<01100>;
P_0x7fffecee5eb0 .param/l "S_QUERY_ERR_CODE" 1 19 84, C4<01000>;
L_0x7fffecf108c0 .functor BUFZ 1, L_0x7fffecf17600, C4<0>, C4<0>, C4<0>;
L_0x7fffecf178e0 .functor BUFZ 8, L_0x7fffecf15810, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fc0f26107f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffecef5390_0 .net/2u *"_s14", 31 0, L_0x7fc0f26107f8;  1 drivers
v0x7fffecef5490_0 .net *"_s16", 31 0, L_0x7fffecf12930;  1 drivers
L_0x7fc0f2610d50 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fffecef5570_0 .net/2u *"_s20", 4 0, L_0x7fc0f2610d50;  1 drivers
v0x7fffecef5660_0 .net "active", 0 0, L_0x7fffecf177d0;  alias, 1 drivers
v0x7fffecef5720_0 .net "clk", 0 0, L_0x7fffecdb82b0;  alias, 1 drivers
v0x7fffecef5810_0 .net "cpu_dbgreg_din", 31 0, L_0x7fffecefe1b0;  alias, 1 drivers
v0x7fffecef58d0 .array "cpu_dbgreg_seg", 0 3;
v0x7fffecef58d0_0 .net v0x7fffecef58d0 0, 7 0, L_0x7fffecf12890; 1 drivers
v0x7fffecef58d0_1 .net v0x7fffecef58d0 1, 7 0, L_0x7fffecf127f0; 1 drivers
v0x7fffecef58d0_2 .net v0x7fffecef58d0 2, 7 0, L_0x7fffecf12750; 1 drivers
v0x7fffecef58d0_3 .net v0x7fffecef58d0 3, 7 0, L_0x7fffecf12620; 1 drivers
v0x7fffecef5a20_0 .var "d_addr", 16 0;
v0x7fffecef5b00_0 .net "d_cpu_cycle_cnt", 31 0, L_0x7fffecf12a40;  1 drivers
v0x7fffecef5be0_0 .var "d_decode_cnt", 2 0;
v0x7fffecef5cc0_0 .var "d_err_code", 1 0;
v0x7fffecef5da0_0 .var "d_execute_cnt", 16 0;
v0x7fffecef5e80_0 .var "d_io_dout", 7 0;
v0x7fffecef5f60_0 .var "d_io_in_wr_data", 7 0;
v0x7fffecef6040_0 .var "d_io_in_wr_en", 0 0;
v0x7fffecef6100_0 .var "d_program_finish", 0 0;
v0x7fffecef61c0_0 .var "d_state", 4 0;
v0x7fffecef62a0_0 .var "d_tx_data", 7 0;
v0x7fffecef6380_0 .var "d_wr_en", 0 0;
v0x7fffecef6440_0 .net "io_din", 7 0, L_0x7fffecf18120;  alias, 1 drivers
v0x7fffecef6520_0 .net "io_dout", 7 0, v0x7fffecef7390_0;  alias, 1 drivers
v0x7fffecef6600_0 .net "io_en", 0 0, L_0x7fffecf17de0;  alias, 1 drivers
v0x7fffecef66c0_0 .net "io_full", 0 0, L_0x7fffecf108c0;  alias, 1 drivers
v0x7fffecef6760_0 .net "io_in_empty", 0 0, L_0x7fffecf125b0;  1 drivers
v0x7fffecef6800_0 .net "io_in_full", 0 0, L_0x7fffecf12490;  1 drivers
v0x7fffecef68d0_0 .net "io_in_rd_data", 7 0, L_0x7fffecf12380;  1 drivers
v0x7fffecef69a0_0 .var "io_in_rd_en", 0 0;
v0x7fffecef6a70_0 .net "io_sel", 2 0, L_0x7fffecf17ad0;  alias, 1 drivers
v0x7fffecef6b10_0 .net "io_wr", 0 0, L_0x7fffecf18010;  alias, 1 drivers
v0x7fffecef6bb0_0 .net "parity_err", 0 0, L_0x7fffecf129d0;  1 drivers
v0x7fffecef6c80_0 .var "program_finish", 0 0;
v0x7fffecef6d20_0 .var "q_addr", 16 0;
v0x7fffecef6e00_0 .var "q_cpu_cycle_cnt", 31 0;
v0x7fffecef70f0_0 .var "q_decode_cnt", 2 0;
v0x7fffecef71d0_0 .var "q_err_code", 1 0;
v0x7fffecef72b0_0 .var "q_execute_cnt", 16 0;
v0x7fffecef7390_0 .var "q_io_dout", 7 0;
v0x7fffecef7470_0 .var "q_io_en", 0 0;
v0x7fffecef7530_0 .var "q_io_in_wr_data", 7 0;
v0x7fffecef7620_0 .var "q_io_in_wr_en", 0 0;
v0x7fffecef76f0_0 .var "q_state", 4 0;
v0x7fffecef7790_0 .var "q_tx_data", 7 0;
v0x7fffecef78a0_0 .var "q_wr_en", 0 0;
v0x7fffecef7990_0 .net "ram_a", 16 0, v0x7fffecef6d20_0;  alias, 1 drivers
v0x7fffecef7a70_0 .net "ram_din", 7 0, L_0x7fffecf18800;  alias, 1 drivers
v0x7fffecef7b50_0 .net "ram_dout", 7 0, L_0x7fffecf178e0;  alias, 1 drivers
v0x7fffecef7c30_0 .var "ram_wr", 0 0;
v0x7fffecef7cf0_0 .net "rd_data", 7 0, L_0x7fffecf15810;  1 drivers
v0x7fffecef7e00_0 .var "rd_en", 0 0;
v0x7fffecef7ef0_0 .net "rst", 0 0, v0x7fffecefca40_0;  1 drivers
v0x7fffecef7f90_0 .net "rx", 0 0, o0x7fc0f2668628;  alias, 0 drivers
v0x7fffecef8080_0 .net "rx_empty", 0 0, L_0x7fffecf159a0;  1 drivers
v0x7fffecef8170_0 .net "tx", 0 0, L_0x7fffecf13a40;  alias, 1 drivers
v0x7fffecef8260_0 .net "tx_full", 0 0, L_0x7fffecf17600;  1 drivers
E_0x7fffecedfae0/0 .event edge, v0x7fffecef76f0_0, v0x7fffecef70f0_0, v0x7fffecef72b0_0, v0x7fffecef6d20_0;
E_0x7fffecedfae0/1 .event edge, v0x7fffecef71d0_0, v0x7fffecef4650_0, v0x7fffecef7470_0, v0x7fffecef6600_0;
E_0x7fffecedfae0/2 .event edge, v0x7fffecef6b10_0, v0x7fffecef6a70_0, v0x7fffecef3510_0, v0x7fffecef6440_0;
E_0x7fffecedfae0/3 .event edge, v0x7fffecee8a40_0, v0x7fffeceeecd0_0, v0x7fffecee8b00_0, v0x7fffeceef460_0;
E_0x7fffecedfae0/4 .event edge, v0x7fffecef5da0_0, v0x7fffecef58d0_0, v0x7fffecef58d0_1, v0x7fffecef58d0_2;
E_0x7fffecedfae0/5 .event edge, v0x7fffecef58d0_3, v0x7fffecef7a70_0;
E_0x7fffecedfae0 .event/or E_0x7fffecedfae0/0, E_0x7fffecedfae0/1, E_0x7fffecedfae0/2, E_0x7fffecedfae0/3, E_0x7fffecedfae0/4, E_0x7fffecedfae0/5;
E_0x7fffecee6ce0/0 .event edge, v0x7fffecef6600_0, v0x7fffecef6b10_0, v0x7fffecef6a70_0, v0x7fffecee8fc0_0;
E_0x7fffecee6ce0/1 .event edge, v0x7fffecef6e00_0;
E_0x7fffecee6ce0 .event/or E_0x7fffecee6ce0/0, E_0x7fffecee6ce0/1;
L_0x7fffecf12620 .part L_0x7fffecefe1b0, 24, 8;
L_0x7fffecf12750 .part L_0x7fffecefe1b0, 16, 8;
L_0x7fffecf127f0 .part L_0x7fffecefe1b0, 8, 8;
L_0x7fffecf12890 .part L_0x7fffecefe1b0, 0, 8;
L_0x7fffecf12930 .arith/sum 32, v0x7fffecef6e00_0, L_0x7fc0f26107f8;
L_0x7fffecf12a40 .functor MUXZ 32, L_0x7fffecf12930, v0x7fffecef6e00_0, L_0x7fffecf177d0, C4<>;
L_0x7fffecf177d0 .cmp/ne 5, v0x7fffecef76f0_0, L_0x7fc0f2610d50;
S_0x7fffecee6d50 .scope module, "io_in_fifo" "fifo" 19 123, 20 27 0, S_0x7fffecee55b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x7fffecee6f40 .param/l "ADDR_BITS" 0 20 30, +C4<00000000000000000000000000001010>;
P_0x7fffecee6f80 .param/l "DATA_BITS" 0 20 29, +C4<00000000000000000000000000001000>;
L_0x7fffecf10930 .functor AND 1, v0x7fffecef69a0_0, L_0x7fffecf103e0, C4<1>, C4<1>;
L_0x7fffecf10a90 .functor AND 1, v0x7fffecef7620_0, L_0x7fffecf109f0, C4<1>, C4<1>;
L_0x7fffecf10c40 .functor AND 1, v0x7fffecee8c80_0, L_0x7fffecf114c0, C4<1>, C4<1>;
L_0x7fffecf116f0 .functor AND 1, L_0x7fffecf117f0, L_0x7fffecf10930, C4<1>, C4<1>;
L_0x7fffecf119d0 .functor OR 1, L_0x7fffecf10c40, L_0x7fffecf116f0, C4<0>, C4<0>;
L_0x7fffecf11c10 .functor AND 1, v0x7fffecee8d40_0, L_0x7fffecf11ae0, C4<1>, C4<1>;
L_0x7fffecf118e0 .functor AND 1, L_0x7fffecf11f30, L_0x7fffecf10a90, C4<1>, C4<1>;
L_0x7fffecf11db0 .functor OR 1, L_0x7fffecf11c10, L_0x7fffecf118e0, C4<0>, C4<0>;
L_0x7fffecf12380 .functor BUFZ 8, L_0x7fffecf12110, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffecf12490 .functor BUFZ 1, v0x7fffecee8d40_0, C4<0>, C4<0>, C4<0>;
L_0x7fffecf125b0 .functor BUFZ 1, v0x7fffecee8c80_0, C4<0>, C4<0>, C4<0>;
v0x7fffecee7220_0 .net *"_s1", 0 0, L_0x7fffecf103e0;  1 drivers
v0x7fffecee7300_0 .net *"_s10", 9 0, L_0x7fffecf10ba0;  1 drivers
v0x7fffecee73e0_0 .net *"_s14", 7 0, L_0x7fffecf10e90;  1 drivers
v0x7fffecee74d0_0 .net *"_s16", 11 0, L_0x7fffecf10f30;  1 drivers
L_0x7fc0f26106d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffecee75b0_0 .net *"_s19", 1 0, L_0x7fc0f26106d8;  1 drivers
L_0x7fc0f2610720 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffecee76e0_0 .net/2u *"_s22", 9 0, L_0x7fc0f2610720;  1 drivers
v0x7fffecee77c0_0 .net *"_s24", 9 0, L_0x7fffecf111f0;  1 drivers
v0x7fffecee78a0_0 .net *"_s31", 0 0, L_0x7fffecf114c0;  1 drivers
v0x7fffecee7960_0 .net *"_s32", 0 0, L_0x7fffecf10c40;  1 drivers
v0x7fffecee7a20_0 .net *"_s34", 9 0, L_0x7fffecf11650;  1 drivers
v0x7fffecee7b00_0 .net *"_s36", 0 0, L_0x7fffecf117f0;  1 drivers
v0x7fffecee7bc0_0 .net *"_s38", 0 0, L_0x7fffecf116f0;  1 drivers
v0x7fffecee7c80_0 .net *"_s43", 0 0, L_0x7fffecf11ae0;  1 drivers
v0x7fffecee7d40_0 .net *"_s44", 0 0, L_0x7fffecf11c10;  1 drivers
v0x7fffecee7e00_0 .net *"_s46", 9 0, L_0x7fffecf11d10;  1 drivers
v0x7fffecee7ee0_0 .net *"_s48", 0 0, L_0x7fffecf11f30;  1 drivers
v0x7fffecee7fa0_0 .net *"_s5", 0 0, L_0x7fffecf109f0;  1 drivers
v0x7fffecee8060_0 .net *"_s50", 0 0, L_0x7fffecf118e0;  1 drivers
v0x7fffecee8120_0 .net *"_s54", 7 0, L_0x7fffecf12110;  1 drivers
v0x7fffecee8200_0 .net *"_s56", 11 0, L_0x7fffecf12240;  1 drivers
L_0x7fc0f26107b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffecee82e0_0 .net *"_s59", 1 0, L_0x7fc0f26107b0;  1 drivers
L_0x7fc0f2610690 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffecee83c0_0 .net/2u *"_s8", 9 0, L_0x7fc0f2610690;  1 drivers
L_0x7fc0f2610768 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffecee84a0_0 .net "addr_bits_wide_1", 9 0, L_0x7fc0f2610768;  1 drivers
v0x7fffecee8580_0 .net "clk", 0 0, L_0x7fffecdb82b0;  alias, 1 drivers
v0x7fffecee8620_0 .net "d_data", 7 0, L_0x7fffecf110b0;  1 drivers
v0x7fffecee8700_0 .net "d_empty", 0 0, L_0x7fffecf119d0;  1 drivers
v0x7fffecee87c0_0 .net "d_full", 0 0, L_0x7fffecf11db0;  1 drivers
v0x7fffecee8880_0 .net "d_rd_ptr", 9 0, L_0x7fffecf11330;  1 drivers
v0x7fffecee8960_0 .net "d_wr_ptr", 9 0, L_0x7fffecf10d00;  1 drivers
v0x7fffecee8a40_0 .net "empty", 0 0, L_0x7fffecf125b0;  alias, 1 drivers
v0x7fffecee8b00_0 .net "full", 0 0, L_0x7fffecf12490;  alias, 1 drivers
v0x7fffecee8bc0 .array "q_data_array", 0 1023, 7 0;
v0x7fffecee8c80_0 .var "q_empty", 0 0;
v0x7fffecee8d40_0 .var "q_full", 0 0;
v0x7fffecee8e00_0 .var "q_rd_ptr", 9 0;
v0x7fffecee8ee0_0 .var "q_wr_ptr", 9 0;
v0x7fffecee8fc0_0 .net "rd_data", 7 0, L_0x7fffecf12380;  alias, 1 drivers
v0x7fffecee90a0_0 .net "rd_en", 0 0, v0x7fffecef69a0_0;  1 drivers
v0x7fffecee9160_0 .net "rd_en_prot", 0 0, L_0x7fffecf10930;  1 drivers
v0x7fffecee9220_0 .net "reset", 0 0, v0x7fffecefca40_0;  alias, 1 drivers
v0x7fffecee92e0_0 .net "wr_data", 7 0, v0x7fffecef7530_0;  1 drivers
v0x7fffecee93c0_0 .net "wr_en", 0 0, v0x7fffecef7620_0;  1 drivers
v0x7fffecee9480_0 .net "wr_en_prot", 0 0, L_0x7fffecf10a90;  1 drivers
L_0x7fffecf103e0 .reduce/nor v0x7fffecee8c80_0;
L_0x7fffecf109f0 .reduce/nor v0x7fffecee8d40_0;
L_0x7fffecf10ba0 .arith/sum 10, v0x7fffecee8ee0_0, L_0x7fc0f2610690;
L_0x7fffecf10d00 .functor MUXZ 10, v0x7fffecee8ee0_0, L_0x7fffecf10ba0, L_0x7fffecf10a90, C4<>;
L_0x7fffecf10e90 .array/port v0x7fffecee8bc0, L_0x7fffecf10f30;
L_0x7fffecf10f30 .concat [ 10 2 0 0], v0x7fffecee8ee0_0, L_0x7fc0f26106d8;
L_0x7fffecf110b0 .functor MUXZ 8, L_0x7fffecf10e90, v0x7fffecef7530_0, L_0x7fffecf10a90, C4<>;
L_0x7fffecf111f0 .arith/sum 10, v0x7fffecee8e00_0, L_0x7fc0f2610720;
L_0x7fffecf11330 .functor MUXZ 10, v0x7fffecee8e00_0, L_0x7fffecf111f0, L_0x7fffecf10930, C4<>;
L_0x7fffecf114c0 .reduce/nor L_0x7fffecf10a90;
L_0x7fffecf11650 .arith/sub 10, v0x7fffecee8ee0_0, v0x7fffecee8e00_0;
L_0x7fffecf117f0 .cmp/eq 10, L_0x7fffecf11650, L_0x7fc0f2610768;
L_0x7fffecf11ae0 .reduce/nor L_0x7fffecf10930;
L_0x7fffecf11d10 .arith/sub 10, v0x7fffecee8e00_0, v0x7fffecee8ee0_0;
L_0x7fffecf11f30 .cmp/eq 10, L_0x7fffecf11d10, L_0x7fc0f2610768;
L_0x7fffecf12110 .array/port v0x7fffecee8bc0, L_0x7fffecf12240;
L_0x7fffecf12240 .concat [ 10 2 0 0], v0x7fffecee8e00_0, L_0x7fc0f26107b0;
S_0x7fffecee9640 .scope module, "uart_blk" "uart" 19 190, 21 28 0, S_0x7fffecee55b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rx"
    .port_info 3 /INPUT 8 "tx_data"
    .port_info 4 /INPUT 1 "rd_en"
    .port_info 5 /INPUT 1 "wr_en"
    .port_info 6 /OUTPUT 1 "tx"
    .port_info 7 /OUTPUT 8 "rx_data"
    .port_info 8 /OUTPUT 1 "rx_empty"
    .port_info 9 /OUTPUT 1 "tx_full"
    .port_info 10 /OUTPUT 1 "parity_err"
P_0x7fffecee97e0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 1 21 50, +C4<00000000000000000000000000010000>;
P_0x7fffecee9820 .param/l "BAUD_RATE" 0 21 31, +C4<00000000000000011100001000000000>;
P_0x7fffecee9860 .param/l "DATA_BITS" 0 21 32, +C4<00000000000000000000000000001000>;
P_0x7fffecee98a0 .param/l "PARITY_MODE" 0 21 34, +C4<00000000000000000000000000000001>;
P_0x7fffecee98e0 .param/l "STOP_BITS" 0 21 33, +C4<00000000000000000000000000000001>;
P_0x7fffecee9920 .param/l "SYS_CLK_FREQ" 0 21 30, +C4<00000101111101011110000100000000>;
L_0x7fffecf129d0 .functor BUFZ 1, v0x7fffecef46f0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffecf12c60 .functor OR 1, v0x7fffecef46f0_0, v0x7fffeceec7e0_0, C4<0>, C4<0>;
L_0x7fffecf13bb0 .functor NOT 1, L_0x7fffecf17760, C4<0>, C4<0>, C4<0>;
v0x7fffecef41f0_0 .net "baud_clk_tick", 0 0, L_0x7fffecf13790;  1 drivers
v0x7fffecef42b0_0 .net "clk", 0 0, L_0x7fffecdb82b0;  alias, 1 drivers
v0x7fffecef4580_0 .net "d_rx_parity_err", 0 0, L_0x7fffecf12c60;  1 drivers
v0x7fffecef4650_0 .net "parity_err", 0 0, L_0x7fffecf129d0;  alias, 1 drivers
v0x7fffecef46f0_0 .var "q_rx_parity_err", 0 0;
v0x7fffecef47b0_0 .net "rd_en", 0 0, v0x7fffecef7e00_0;  1 drivers
v0x7fffecef4850_0 .net "reset", 0 0, v0x7fffecefca40_0;  alias, 1 drivers
v0x7fffecef48f0_0 .net "rx", 0 0, o0x7fc0f2668628;  alias, 0 drivers
v0x7fffecef49c0_0 .net "rx_data", 7 0, L_0x7fffecf15810;  alias, 1 drivers
v0x7fffecef4a90_0 .net "rx_done_tick", 0 0, v0x7fffeceec640_0;  1 drivers
v0x7fffecef4b30_0 .net "rx_empty", 0 0, L_0x7fffecf159a0;  alias, 1 drivers
v0x7fffecef4bd0_0 .net "rx_fifo_wr_data", 7 0, v0x7fffeceec480_0;  1 drivers
v0x7fffecef4cc0_0 .net "rx_parity_err", 0 0, v0x7fffeceec7e0_0;  1 drivers
v0x7fffecef4d60_0 .net "tx", 0 0, L_0x7fffecf13a40;  alias, 1 drivers
v0x7fffecef4e30_0 .net "tx_data", 7 0, v0x7fffecef7790_0;  1 drivers
v0x7fffecef4f00_0 .net "tx_done_tick", 0 0, v0x7fffecef1120_0;  1 drivers
v0x7fffecef4ff0_0 .net "tx_fifo_empty", 0 0, L_0x7fffecf17760;  1 drivers
v0x7fffecef5090_0 .net "tx_fifo_rd_data", 7 0, L_0x7fffecf17540;  1 drivers
v0x7fffecef5180_0 .net "tx_full", 0 0, L_0x7fffecf17600;  alias, 1 drivers
v0x7fffecef5220_0 .net "wr_en", 0 0, v0x7fffecef78a0_0;  1 drivers
S_0x7fffecee9c40 .scope module, "uart_baud_clk_blk" "uart_baud_clk" 21 80, 22 29 0, S_0x7fffecee9640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "baud_clk_tick"
P_0x7fffecee9e10 .param/l "BAUD" 0 22 32, +C4<00000000000000011100001000000000>;
P_0x7fffecee9e50 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 22 33, +C4<00000000000000000000000000010000>;
P_0x7fffecee9e90 .param/l "CLKS_PER_OVERSAMPLE_TICK" 1 22 41, C4<0000000000110110>;
P_0x7fffecee9ed0 .param/l "SYS_CLK_FREQ" 0 22 31, +C4<00000101111101011110000100000000>;
v0x7fffeceea200_0 .net *"_s0", 31 0, L_0x7fffecf12d70;  1 drivers
L_0x7fc0f2610918 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffeceea300_0 .net/2u *"_s10", 15 0, L_0x7fc0f2610918;  1 drivers
v0x7fffeceea3e0_0 .net *"_s12", 15 0, L_0x7fffecf131b0;  1 drivers
v0x7fffeceea4d0_0 .net *"_s16", 31 0, L_0x7fffecf13520;  1 drivers
L_0x7fc0f2610960 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffeceea5b0_0 .net *"_s19", 15 0, L_0x7fc0f2610960;  1 drivers
L_0x7fc0f26109a8 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x7fffeceea6e0_0 .net/2u *"_s20", 31 0, L_0x7fc0f26109a8;  1 drivers
v0x7fffeceea7c0_0 .net *"_s22", 0 0, L_0x7fffecf13610;  1 drivers
L_0x7fc0f26109f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffeceea880_0 .net/2u *"_s24", 0 0, L_0x7fc0f26109f0;  1 drivers
L_0x7fc0f2610a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffeceea960_0 .net/2u *"_s26", 0 0, L_0x7fc0f2610a38;  1 drivers
L_0x7fc0f2610840 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffeceeaa40_0 .net *"_s3", 15 0, L_0x7fc0f2610840;  1 drivers
L_0x7fc0f2610888 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x7fffeceeab20_0 .net/2u *"_s4", 31 0, L_0x7fc0f2610888;  1 drivers
v0x7fffeceeac00_0 .net *"_s6", 0 0, L_0x7fffecf12e60;  1 drivers
L_0x7fc0f26108d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffeceeacc0_0 .net/2u *"_s8", 15 0, L_0x7fc0f26108d0;  1 drivers
v0x7fffeceeada0_0 .net "baud_clk_tick", 0 0, L_0x7fffecf13790;  alias, 1 drivers
v0x7fffeceeae60_0 .net "clk", 0 0, L_0x7fffecdb82b0;  alias, 1 drivers
v0x7fffeceeaf00_0 .net "d_cnt", 15 0, L_0x7fffecf13360;  1 drivers
v0x7fffeceeafe0_0 .var "q_cnt", 15 0;
v0x7fffeceeb1d0_0 .net "reset", 0 0, v0x7fffecefca40_0;  alias, 1 drivers
E_0x7fffeceea180 .event posedge, v0x7fffecee9220_0, v0x7fffececc710_0;
L_0x7fffecf12d70 .concat [ 16 16 0 0], v0x7fffeceeafe0_0, L_0x7fc0f2610840;
L_0x7fffecf12e60 .cmp/eq 32, L_0x7fffecf12d70, L_0x7fc0f2610888;
L_0x7fffecf131b0 .arith/sum 16, v0x7fffeceeafe0_0, L_0x7fc0f2610918;
L_0x7fffecf13360 .functor MUXZ 16, L_0x7fffecf131b0, L_0x7fc0f26108d0, L_0x7fffecf12e60, C4<>;
L_0x7fffecf13520 .concat [ 16 16 0 0], v0x7fffeceeafe0_0, L_0x7fc0f2610960;
L_0x7fffecf13610 .cmp/eq 32, L_0x7fffecf13520, L_0x7fc0f26109a8;
L_0x7fffecf13790 .functor MUXZ 1, L_0x7fc0f2610a38, L_0x7fc0f26109f0, L_0x7fffecf13610, C4<>;
S_0x7fffeceeb2d0 .scope module, "uart_rx_blk" "uart_rx" 21 91, 23 28 0, S_0x7fffecee9640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 8 "rx_data"
    .port_info 5 /OUTPUT 1 "rx_done_tick"
    .port_info 6 /OUTPUT 1 "parity_err"
P_0x7fffeceeb450 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 23 33, +C4<00000000000000000000000000010000>;
P_0x7fffeceeb490 .param/l "DATA_BITS" 0 23 30, +C4<00000000000000000000000000001000>;
P_0x7fffeceeb4d0 .param/l "PARITY_MODE" 0 23 32, +C4<00000000000000000000000000000001>;
P_0x7fffeceeb510 .param/l "STOP_BITS" 0 23 31, +C4<00000000000000000000000000000001>;
P_0x7fffeceeb550 .param/l "STOP_OVERSAMPLE_TICKS" 1 23 45, C4<010000>;
P_0x7fffeceeb590 .param/l "S_DATA" 1 23 50, C4<00100>;
P_0x7fffeceeb5d0 .param/l "S_IDLE" 1 23 48, C4<00001>;
P_0x7fffeceeb610 .param/l "S_PARITY" 1 23 51, C4<01000>;
P_0x7fffeceeb650 .param/l "S_START" 1 23 49, C4<00010>;
P_0x7fffeceeb690 .param/l "S_STOP" 1 23 52, C4<10000>;
v0x7fffeceebcf0_0 .net "baud_clk_tick", 0 0, L_0x7fffecf13790;  alias, 1 drivers
v0x7fffeceebde0_0 .net "clk", 0 0, L_0x7fffecdb82b0;  alias, 1 drivers
v0x7fffeceebe80_0 .var "d_data", 7 0;
v0x7fffeceebf50_0 .var "d_data_bit_idx", 2 0;
v0x7fffeceec030_0 .var "d_done_tick", 0 0;
v0x7fffeceec140_0 .var "d_oversample_tick_cnt", 3 0;
v0x7fffeceec220_0 .var "d_parity_err", 0 0;
v0x7fffeceec2e0_0 .var "d_state", 4 0;
v0x7fffeceec3c0_0 .net "parity_err", 0 0, v0x7fffeceec7e0_0;  alias, 1 drivers
v0x7fffeceec480_0 .var "q_data", 7 0;
v0x7fffeceec560_0 .var "q_data_bit_idx", 2 0;
v0x7fffeceec640_0 .var "q_done_tick", 0 0;
v0x7fffeceec700_0 .var "q_oversample_tick_cnt", 3 0;
v0x7fffeceec7e0_0 .var "q_parity_err", 0 0;
v0x7fffeceec8a0_0 .var "q_rx", 0 0;
v0x7fffeceec960_0 .var "q_state", 4 0;
v0x7fffeceeca40_0 .net "reset", 0 0, v0x7fffecefca40_0;  alias, 1 drivers
v0x7fffeceecbf0_0 .net "rx", 0 0, o0x7fc0f2668628;  alias, 0 drivers
v0x7fffeceeccb0_0 .net "rx_data", 7 0, v0x7fffeceec480_0;  alias, 1 drivers
v0x7fffeceecd90_0 .net "rx_done_tick", 0 0, v0x7fffeceec640_0;  alias, 1 drivers
E_0x7fffeceebc70/0 .event edge, v0x7fffeceec960_0, v0x7fffeceec480_0, v0x7fffeceec560_0, v0x7fffeceeada0_0;
E_0x7fffeceebc70/1 .event edge, v0x7fffeceec700_0, v0x7fffeceec8a0_0;
E_0x7fffeceebc70 .event/or E_0x7fffeceebc70/0, E_0x7fffeceebc70/1;
S_0x7fffeceecf70 .scope module, "uart_rx_fifo" "fifo" 21 119, 20 27 0, S_0x7fffecee9640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x7fffecee7020 .param/l "ADDR_BITS" 0 20 30, +C4<00000000000000000000000000000011>;
P_0x7fffecee7060 .param/l "DATA_BITS" 0 20 29, +C4<00000000000000000000000000001000>;
L_0x7fffecf13cc0 .functor AND 1, v0x7fffecef7e00_0, L_0x7fffecf13c20, C4<1>, C4<1>;
L_0x7fffecf13e80 .functor AND 1, v0x7fffeceec640_0, L_0x7fffecf13db0, C4<1>, C4<1>;
L_0x7fffecf14050 .functor AND 1, v0x7fffeceeef10_0, L_0x7fffecf14950, C4<1>, C4<1>;
L_0x7fffecf14b80 .functor AND 1, L_0x7fffecf14c80, L_0x7fffecf13cc0, C4<1>, C4<1>;
L_0x7fffecf14e60 .functor OR 1, L_0x7fffecf14050, L_0x7fffecf14b80, C4<0>, C4<0>;
L_0x7fffecf150a0 .functor AND 1, v0x7fffeceef1e0_0, L_0x7fffecf14f70, C4<1>, C4<1>;
L_0x7fffecf14d70 .functor AND 1, L_0x7fffecf153c0, L_0x7fffecf13e80, C4<1>, C4<1>;
L_0x7fffecf15240 .functor OR 1, L_0x7fffecf150a0, L_0x7fffecf14d70, C4<0>, C4<0>;
L_0x7fffecf15810 .functor BUFZ 8, L_0x7fffecf155a0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffecf158d0 .functor BUFZ 1, v0x7fffeceef1e0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffecf159a0 .functor BUFZ 1, v0x7fffeceeef10_0, C4<0>, C4<0>, C4<0>;
v0x7fffeceed3c0_0 .net *"_s1", 0 0, L_0x7fffecf13c20;  1 drivers
v0x7fffeceed480_0 .net *"_s10", 2 0, L_0x7fffecf13fb0;  1 drivers
v0x7fffeceed560_0 .net *"_s14", 7 0, L_0x7fffecf14330;  1 drivers
v0x7fffeceed650_0 .net *"_s16", 4 0, L_0x7fffecf143d0;  1 drivers
L_0x7fc0f2610ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffeceed730_0 .net *"_s19", 1 0, L_0x7fc0f2610ac8;  1 drivers
L_0x7fc0f2610b10 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fffeceed860_0 .net/2u *"_s22", 2 0, L_0x7fc0f2610b10;  1 drivers
v0x7fffeceed940_0 .net *"_s24", 2 0, L_0x7fffecf146d0;  1 drivers
v0x7fffeceeda20_0 .net *"_s31", 0 0, L_0x7fffecf14950;  1 drivers
v0x7fffeceedae0_0 .net *"_s32", 0 0, L_0x7fffecf14050;  1 drivers
v0x7fffeceedba0_0 .net *"_s34", 2 0, L_0x7fffecf14ae0;  1 drivers
v0x7fffeceedc80_0 .net *"_s36", 0 0, L_0x7fffecf14c80;  1 drivers
v0x7fffeceedd40_0 .net *"_s38", 0 0, L_0x7fffecf14b80;  1 drivers
v0x7fffeceede00_0 .net *"_s43", 0 0, L_0x7fffecf14f70;  1 drivers
v0x7fffeceedec0_0 .net *"_s44", 0 0, L_0x7fffecf150a0;  1 drivers
v0x7fffeceedf80_0 .net *"_s46", 2 0, L_0x7fffecf151a0;  1 drivers
v0x7fffeceee060_0 .net *"_s48", 0 0, L_0x7fffecf153c0;  1 drivers
v0x7fffeceee120_0 .net *"_s5", 0 0, L_0x7fffecf13db0;  1 drivers
v0x7fffeceee2f0_0 .net *"_s50", 0 0, L_0x7fffecf14d70;  1 drivers
v0x7fffeceee3b0_0 .net *"_s54", 7 0, L_0x7fffecf155a0;  1 drivers
v0x7fffeceee490_0 .net *"_s56", 4 0, L_0x7fffecf156d0;  1 drivers
L_0x7fc0f2610ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffeceee570_0 .net *"_s59", 1 0, L_0x7fc0f2610ba0;  1 drivers
L_0x7fc0f2610a80 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fffeceee650_0 .net/2u *"_s8", 2 0, L_0x7fc0f2610a80;  1 drivers
L_0x7fc0f2610b58 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fffeceee730_0 .net "addr_bits_wide_1", 2 0, L_0x7fc0f2610b58;  1 drivers
v0x7fffeceee810_0 .net "clk", 0 0, L_0x7fffecdb82b0;  alias, 1 drivers
v0x7fffeceee8b0_0 .net "d_data", 7 0, L_0x7fffecf14550;  1 drivers
v0x7fffeceee990_0 .net "d_empty", 0 0, L_0x7fffecf14e60;  1 drivers
v0x7fffeceeea50_0 .net "d_full", 0 0, L_0x7fffecf15240;  1 drivers
v0x7fffeceeeb10_0 .net "d_rd_ptr", 2 0, L_0x7fffecf147c0;  1 drivers
v0x7fffeceeebf0_0 .net "d_wr_ptr", 2 0, L_0x7fffecf14170;  1 drivers
v0x7fffeceeecd0_0 .net "empty", 0 0, L_0x7fffecf159a0;  alias, 1 drivers
v0x7fffeceeed90_0 .net "full", 0 0, L_0x7fffecf158d0;  1 drivers
v0x7fffeceeee50 .array "q_data_array", 0 7, 7 0;
v0x7fffeceeef10_0 .var "q_empty", 0 0;
v0x7fffeceef1e0_0 .var "q_full", 0 0;
v0x7fffeceef2a0_0 .var "q_rd_ptr", 2 0;
v0x7fffeceef380_0 .var "q_wr_ptr", 2 0;
v0x7fffeceef460_0 .net "rd_data", 7 0, L_0x7fffecf15810;  alias, 1 drivers
v0x7fffeceef540_0 .net "rd_en", 0 0, v0x7fffecef7e00_0;  alias, 1 drivers
v0x7fffeceef600_0 .net "rd_en_prot", 0 0, L_0x7fffecf13cc0;  1 drivers
v0x7fffeceef6c0_0 .net "reset", 0 0, v0x7fffecefca40_0;  alias, 1 drivers
v0x7fffeceef760_0 .net "wr_data", 7 0, v0x7fffeceec480_0;  alias, 1 drivers
v0x7fffeceef820_0 .net "wr_en", 0 0, v0x7fffeceec640_0;  alias, 1 drivers
v0x7fffeceef8f0_0 .net "wr_en_prot", 0 0, L_0x7fffecf13e80;  1 drivers
L_0x7fffecf13c20 .reduce/nor v0x7fffeceeef10_0;
L_0x7fffecf13db0 .reduce/nor v0x7fffeceef1e0_0;
L_0x7fffecf13fb0 .arith/sum 3, v0x7fffeceef380_0, L_0x7fc0f2610a80;
L_0x7fffecf14170 .functor MUXZ 3, v0x7fffeceef380_0, L_0x7fffecf13fb0, L_0x7fffecf13e80, C4<>;
L_0x7fffecf14330 .array/port v0x7fffeceeee50, L_0x7fffecf143d0;
L_0x7fffecf143d0 .concat [ 3 2 0 0], v0x7fffeceef380_0, L_0x7fc0f2610ac8;
L_0x7fffecf14550 .functor MUXZ 8, L_0x7fffecf14330, v0x7fffeceec480_0, L_0x7fffecf13e80, C4<>;
L_0x7fffecf146d0 .arith/sum 3, v0x7fffeceef2a0_0, L_0x7fc0f2610b10;
L_0x7fffecf147c0 .functor MUXZ 3, v0x7fffeceef2a0_0, L_0x7fffecf146d0, L_0x7fffecf13cc0, C4<>;
L_0x7fffecf14950 .reduce/nor L_0x7fffecf13e80;
L_0x7fffecf14ae0 .arith/sub 3, v0x7fffeceef380_0, v0x7fffeceef2a0_0;
L_0x7fffecf14c80 .cmp/eq 3, L_0x7fffecf14ae0, L_0x7fc0f2610b58;
L_0x7fffecf14f70 .reduce/nor L_0x7fffecf13cc0;
L_0x7fffecf151a0 .arith/sub 3, v0x7fffeceef2a0_0, v0x7fffeceef380_0;
L_0x7fffecf153c0 .cmp/eq 3, L_0x7fffecf151a0, L_0x7fc0f2610b58;
L_0x7fffecf155a0 .array/port v0x7fffeceeee50, L_0x7fffecf156d0;
L_0x7fffecf156d0 .concat [ 3 2 0 0], v0x7fffeceef2a0_0, L_0x7fc0f2610ba0;
S_0x7fffeceefa70 .scope module, "uart_tx_blk" "uart_tx" 21 106, 24 28 0, S_0x7fffecee9640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "tx_start"
    .port_info 4 /INPUT 8 "tx_data"
    .port_info 5 /OUTPUT 1 "tx_done_tick"
    .port_info 6 /OUTPUT 1 "tx"
P_0x7fffeceefbf0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 24 33, +C4<00000000000000000000000000010000>;
P_0x7fffeceefc30 .param/l "DATA_BITS" 0 24 30, +C4<00000000000000000000000000001000>;
P_0x7fffeceefc70 .param/l "PARITY_MODE" 0 24 32, +C4<00000000000000000000000000000001>;
P_0x7fffeceefcb0 .param/l "STOP_BITS" 0 24 31, +C4<00000000000000000000000000000001>;
P_0x7fffeceefcf0 .param/l "STOP_OVERSAMPLE_TICKS" 1 24 45, C4<010000>;
P_0x7fffeceefd30 .param/l "S_DATA" 1 24 50, C4<00100>;
P_0x7fffeceefd70 .param/l "S_IDLE" 1 24 48, C4<00001>;
P_0x7fffeceefdb0 .param/l "S_PARITY" 1 24 51, C4<01000>;
P_0x7fffeceefdf0 .param/l "S_START" 1 24 49, C4<00010>;
P_0x7fffeceefe30 .param/l "S_STOP" 1 24 52, C4<10000>;
L_0x7fffecf13a40 .functor BUFZ 1, v0x7fffecef1060_0, C4<0>, C4<0>, C4<0>;
v0x7fffecef0480_0 .net "baud_clk_tick", 0 0, L_0x7fffecf13790;  alias, 1 drivers
v0x7fffecef0590_0 .net "clk", 0 0, L_0x7fffecdb82b0;  alias, 1 drivers
v0x7fffecef0650_0 .var "d_baud_clk_tick_cnt", 3 0;
v0x7fffecef06f0_0 .var "d_data", 7 0;
v0x7fffecef07d0_0 .var "d_data_bit_idx", 2 0;
v0x7fffecef0900_0 .var "d_parity_bit", 0 0;
v0x7fffecef09c0_0 .var "d_state", 4 0;
v0x7fffecef0aa0_0 .var "d_tx", 0 0;
v0x7fffecef0b60_0 .var "d_tx_done_tick", 0 0;
v0x7fffecef0c20_0 .var "q_baud_clk_tick_cnt", 3 0;
v0x7fffecef0d00_0 .var "q_data", 7 0;
v0x7fffecef0de0_0 .var "q_data_bit_idx", 2 0;
v0x7fffecef0ec0_0 .var "q_parity_bit", 0 0;
v0x7fffecef0f80_0 .var "q_state", 4 0;
v0x7fffecef1060_0 .var "q_tx", 0 0;
v0x7fffecef1120_0 .var "q_tx_done_tick", 0 0;
v0x7fffecef11e0_0 .net "reset", 0 0, v0x7fffecefca40_0;  alias, 1 drivers
v0x7fffecef1280_0 .net "tx", 0 0, L_0x7fffecf13a40;  alias, 1 drivers
v0x7fffecef1340_0 .net "tx_data", 7 0, L_0x7fffecf17540;  alias, 1 drivers
v0x7fffecef1420_0 .net "tx_done_tick", 0 0, v0x7fffecef1120_0;  alias, 1 drivers
v0x7fffecef14e0_0 .net "tx_start", 0 0, L_0x7fffecf13bb0;  1 drivers
E_0x7fffecef03f0/0 .event edge, v0x7fffecef0f80_0, v0x7fffecef0d00_0, v0x7fffecef0de0_0, v0x7fffecef0ec0_0;
E_0x7fffecef03f0/1 .event edge, v0x7fffeceeada0_0, v0x7fffecef0c20_0, v0x7fffecef14e0_0, v0x7fffecef1120_0;
E_0x7fffecef03f0/2 .event edge, v0x7fffecef1340_0;
E_0x7fffecef03f0 .event/or E_0x7fffecef03f0/0, E_0x7fffecef03f0/1, E_0x7fffecef03f0/2;
S_0x7fffecef16c0 .scope module, "uart_tx_fifo" "fifo" 21 133, 20 27 0, S_0x7fffecee9640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x7fffecef1840 .param/l "ADDR_BITS" 0 20 30, +C4<00000000000000000000000000001010>;
P_0x7fffecef1880 .param/l "DATA_BITS" 0 20 29, +C4<00000000000000000000000000001000>;
L_0x7fffecf15ab0 .functor AND 1, v0x7fffecef1120_0, L_0x7fffecf15a10, C4<1>, C4<1>;
L_0x7fffecf15c80 .functor AND 1, v0x7fffecef78a0_0, L_0x7fffecf15bb0, C4<1>, C4<1>;
L_0x7fffecf15dc0 .functor AND 1, v0x7fffecef3690_0, L_0x7fffecf16680, C4<1>, C4<1>;
L_0x7fffecf168b0 .functor AND 1, L_0x7fffecf169b0, L_0x7fffecf15ab0, C4<1>, C4<1>;
L_0x7fffecf16b90 .functor OR 1, L_0x7fffecf15dc0, L_0x7fffecf168b0, C4<0>, C4<0>;
L_0x7fffecf16dd0 .functor AND 1, v0x7fffecef3960_0, L_0x7fffecf16ca0, C4<1>, C4<1>;
L_0x7fffecf16aa0 .functor AND 1, L_0x7fffecf170f0, L_0x7fffecf15c80, C4<1>, C4<1>;
L_0x7fffecf16f70 .functor OR 1, L_0x7fffecf16dd0, L_0x7fffecf16aa0, C4<0>, C4<0>;
L_0x7fffecf17540 .functor BUFZ 8, L_0x7fffecf172d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffecf17600 .functor BUFZ 1, v0x7fffecef3960_0, C4<0>, C4<0>, C4<0>;
L_0x7fffecf17760 .functor BUFZ 1, v0x7fffecef3690_0, C4<0>, C4<0>, C4<0>;
v0x7fffecef1b20_0 .net *"_s1", 0 0, L_0x7fffecf15a10;  1 drivers
v0x7fffecef1c00_0 .net *"_s10", 9 0, L_0x7fffecf15d20;  1 drivers
v0x7fffecef1ce0_0 .net *"_s14", 7 0, L_0x7fffecf160a0;  1 drivers
v0x7fffecef1dd0_0 .net *"_s16", 11 0, L_0x7fffecf16140;  1 drivers
L_0x7fc0f2610c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffecef1eb0_0 .net *"_s19", 1 0, L_0x7fc0f2610c30;  1 drivers
L_0x7fc0f2610c78 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffecef1fe0_0 .net/2u *"_s22", 9 0, L_0x7fc0f2610c78;  1 drivers
v0x7fffecef20c0_0 .net *"_s24", 9 0, L_0x7fffecf163b0;  1 drivers
v0x7fffecef21a0_0 .net *"_s31", 0 0, L_0x7fffecf16680;  1 drivers
v0x7fffecef2260_0 .net *"_s32", 0 0, L_0x7fffecf15dc0;  1 drivers
v0x7fffecef2320_0 .net *"_s34", 9 0, L_0x7fffecf16810;  1 drivers
v0x7fffecef2400_0 .net *"_s36", 0 0, L_0x7fffecf169b0;  1 drivers
v0x7fffecef24c0_0 .net *"_s38", 0 0, L_0x7fffecf168b0;  1 drivers
v0x7fffecef2580_0 .net *"_s43", 0 0, L_0x7fffecf16ca0;  1 drivers
v0x7fffecef2640_0 .net *"_s44", 0 0, L_0x7fffecf16dd0;  1 drivers
v0x7fffecef2700_0 .net *"_s46", 9 0, L_0x7fffecf16ed0;  1 drivers
v0x7fffecef27e0_0 .net *"_s48", 0 0, L_0x7fffecf170f0;  1 drivers
v0x7fffecef28a0_0 .net *"_s5", 0 0, L_0x7fffecf15bb0;  1 drivers
v0x7fffecef2a70_0 .net *"_s50", 0 0, L_0x7fffecf16aa0;  1 drivers
v0x7fffecef2b30_0 .net *"_s54", 7 0, L_0x7fffecf172d0;  1 drivers
v0x7fffecef2c10_0 .net *"_s56", 11 0, L_0x7fffecf17400;  1 drivers
L_0x7fc0f2610d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffecef2cf0_0 .net *"_s59", 1 0, L_0x7fc0f2610d08;  1 drivers
L_0x7fc0f2610be8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffecef2dd0_0 .net/2u *"_s8", 9 0, L_0x7fc0f2610be8;  1 drivers
L_0x7fc0f2610cc0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffecef2eb0_0 .net "addr_bits_wide_1", 9 0, L_0x7fc0f2610cc0;  1 drivers
v0x7fffecef2f90_0 .net "clk", 0 0, L_0x7fffecdb82b0;  alias, 1 drivers
v0x7fffecef3030_0 .net "d_data", 7 0, L_0x7fffecf162c0;  1 drivers
v0x7fffecef3110_0 .net "d_empty", 0 0, L_0x7fffecf16b90;  1 drivers
v0x7fffecef31d0_0 .net "d_full", 0 0, L_0x7fffecf16f70;  1 drivers
v0x7fffecef3290_0 .net "d_rd_ptr", 9 0, L_0x7fffecf164f0;  1 drivers
v0x7fffecef3370_0 .net "d_wr_ptr", 9 0, L_0x7fffecf15ee0;  1 drivers
v0x7fffecef3450_0 .net "empty", 0 0, L_0x7fffecf17760;  alias, 1 drivers
v0x7fffecef3510_0 .net "full", 0 0, L_0x7fffecf17600;  alias, 1 drivers
v0x7fffecef35d0 .array "q_data_array", 0 1023, 7 0;
v0x7fffecef3690_0 .var "q_empty", 0 0;
v0x7fffecef3960_0 .var "q_full", 0 0;
v0x7fffecef3a20_0 .var "q_rd_ptr", 9 0;
v0x7fffecef3b00_0 .var "q_wr_ptr", 9 0;
v0x7fffecef3be0_0 .net "rd_data", 7 0, L_0x7fffecf17540;  alias, 1 drivers
v0x7fffecef3ca0_0 .net "rd_en", 0 0, v0x7fffecef1120_0;  alias, 1 drivers
v0x7fffecef3d70_0 .net "rd_en_prot", 0 0, L_0x7fffecf15ab0;  1 drivers
v0x7fffecef3e10_0 .net "reset", 0 0, v0x7fffecefca40_0;  alias, 1 drivers
v0x7fffecef3eb0_0 .net "wr_data", 7 0, v0x7fffecef7790_0;  alias, 1 drivers
v0x7fffecef3f70_0 .net "wr_en", 0 0, v0x7fffecef78a0_0;  alias, 1 drivers
v0x7fffecef4030_0 .net "wr_en_prot", 0 0, L_0x7fffecf15c80;  1 drivers
L_0x7fffecf15a10 .reduce/nor v0x7fffecef3690_0;
L_0x7fffecf15bb0 .reduce/nor v0x7fffecef3960_0;
L_0x7fffecf15d20 .arith/sum 10, v0x7fffecef3b00_0, L_0x7fc0f2610be8;
L_0x7fffecf15ee0 .functor MUXZ 10, v0x7fffecef3b00_0, L_0x7fffecf15d20, L_0x7fffecf15c80, C4<>;
L_0x7fffecf160a0 .array/port v0x7fffecef35d0, L_0x7fffecf16140;
L_0x7fffecf16140 .concat [ 10 2 0 0], v0x7fffecef3b00_0, L_0x7fc0f2610c30;
L_0x7fffecf162c0 .functor MUXZ 8, L_0x7fffecf160a0, v0x7fffecef7790_0, L_0x7fffecf15c80, C4<>;
L_0x7fffecf163b0 .arith/sum 10, v0x7fffecef3a20_0, L_0x7fc0f2610c78;
L_0x7fffecf164f0 .functor MUXZ 10, v0x7fffecef3a20_0, L_0x7fffecf163b0, L_0x7fffecf15ab0, C4<>;
L_0x7fffecf16680 .reduce/nor L_0x7fffecf15c80;
L_0x7fffecf16810 .arith/sub 10, v0x7fffecef3b00_0, v0x7fffecef3a20_0;
L_0x7fffecf169b0 .cmp/eq 10, L_0x7fffecf16810, L_0x7fc0f2610cc0;
L_0x7fffecf16ca0 .reduce/nor L_0x7fffecf15ab0;
L_0x7fffecf16ed0 .arith/sub 10, v0x7fffecef3a20_0, v0x7fffecef3b00_0;
L_0x7fffecf170f0 .cmp/eq 10, L_0x7fffecf16ed0, L_0x7fc0f2610cc0;
L_0x7fffecf172d0 .array/port v0x7fffecef35d0, L_0x7fffecf17400;
L_0x7fffecf17400 .concat [ 10 2 0 0], v0x7fffecef3a20_0, L_0x7fc0f2610d08;
S_0x7fffecef8570 .scope module, "ram0" "ram" 4 56, 25 3 0, S_0x7fffece845e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "en_in"
    .port_info 2 /INPUT 1 "r_nw_in"
    .port_info 3 /INPUT 17 "a_in"
    .port_info 4 /INPUT 8 "d_in"
    .port_info 5 /OUTPUT 8 "d_out"
P_0x7fffecef8740 .param/l "ADDR_WIDTH" 0 25 5, +C4<00000000000000000000000000010001>;
L_0x7fffecdafaa0 .functor NOT 1, L_0x7fffecced590, C4<0>, C4<0>, C4<0>;
v0x7fffecef9630_0 .net *"_s0", 0 0, L_0x7fffecdafaa0;  1 drivers
L_0x7fc0f26100f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffecef9730_0 .net/2u *"_s2", 0 0, L_0x7fc0f26100f0;  1 drivers
L_0x7fc0f2610138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffecef9810_0 .net/2u *"_s6", 7 0, L_0x7fc0f2610138;  1 drivers
v0x7fffecef98d0_0 .net "a_in", 16 0, L_0x7fffecefdd30;  alias, 1 drivers
v0x7fffecef9990_0 .net "clk_in", 0 0, L_0x7fffecdb82b0;  alias, 1 drivers
v0x7fffecef9a30_0 .net "d_in", 7 0, L_0x7fffecf18c30;  alias, 1 drivers
v0x7fffecef9ad0_0 .net "d_out", 7 0, L_0x7fffecefd880;  alias, 1 drivers
v0x7fffecef9b90_0 .net "en_in", 0 0, L_0x7fffecefdbf0;  alias, 1 drivers
v0x7fffecef9c50_0 .net "r_nw_in", 0 0, L_0x7fffecced590;  1 drivers
v0x7fffecef9da0_0 .net "ram_bram_dout", 7 0, L_0x7fffecdaf990;  1 drivers
v0x7fffecef9e60_0 .net "ram_bram_we", 0 0, L_0x7fffecefd650;  1 drivers
L_0x7fffecefd650 .functor MUXZ 1, L_0x7fc0f26100f0, L_0x7fffecdafaa0, L_0x7fffecefdbf0, C4<>;
L_0x7fffecefd880 .functor MUXZ 8, L_0x7fc0f2610138, L_0x7fffecdaf990, L_0x7fffecefdbf0, C4<>;
S_0x7fffecef8880 .scope module, "ram_bram" "single_port_ram_sync" 25 20, 2 62 0, S_0x7fffecef8570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 17 "addr_a"
    .port_info 3 /INPUT 8 "din_a"
    .port_info 4 /OUTPUT 8 "dout_a"
P_0x7fffecee5f00 .param/l "ADDR_WIDTH" 0 2 64, +C4<00000000000000000000000000010001>;
P_0x7fffecee5f40 .param/l "DATA_WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_0x7fffecdaf990 .functor BUFZ 8, L_0x7fffecefd370, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffecef8c20_0 .net *"_s0", 7 0, L_0x7fffecefd370;  1 drivers
v0x7fffecef8d20_0 .net *"_s2", 18 0, L_0x7fffecefd410;  1 drivers
L_0x7fc0f26100a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffecef8e00_0 .net *"_s5", 1 0, L_0x7fc0f26100a8;  1 drivers
v0x7fffecef8ec0_0 .net "addr_a", 16 0, L_0x7fffecefdd30;  alias, 1 drivers
v0x7fffecef8fa0_0 .net "clk", 0 0, L_0x7fffecdb82b0;  alias, 1 drivers
v0x7fffecef9090_0 .net "din_a", 7 0, L_0x7fffecf18c30;  alias, 1 drivers
v0x7fffecef9170_0 .net "dout_a", 7 0, L_0x7fffecdaf990;  alias, 1 drivers
v0x7fffecef9250_0 .var/i "i", 31 0;
v0x7fffecef9330_0 .var "q_addr_a", 16 0;
v0x7fffecef9410 .array "ram", 0 131071, 7 0;
v0x7fffecef94d0_0 .net "we", 0 0, L_0x7fffecefd650;  alias, 1 drivers
L_0x7fffecefd370 .array/port v0x7fffecef9410, L_0x7fffecefd410;
L_0x7fffecefd410 .concat [ 17 2 0 0], v0x7fffecef9330_0, L_0x7fc0f26100a8;
    .scope S_0x7fffeceaacb0;
T_0 ;
    %wait E_0x7fffeccc9840;
    %load/vec4 v0x7fffececc2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fffececbd90_0;
    %load/vec4 v0x7fffecccca00_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffececc1f0, 0, 4;
T_0.0 ;
    %load/vec4 v0x7fffecccca00_0;
    %assign/vec4 v0x7fffececc030_0, 0;
    %load/vec4 v0x7fffececbbf0_0;
    %assign/vec4 v0x7fffececc110_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffecef8880;
T_1 ;
    %wait E_0x7fffecccb3b0;
    %load/vec4 v0x7fffecef94d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffecef9090_0;
    %load/vec4 v0x7fffecef8ec0_0;
    %pad/u 19;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffecef9410, 0, 4;
T_1.0 ;
    %load/vec4 v0x7fffecef8ec0_0;
    %assign/vec4 v0x7fffecef9330_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffecef8880;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffecef9250_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7fffecef9250_0;
    %cmpi/s 131072, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fffecef9250_0;
    %store/vec4a v0x7fffecef9410, 4, 0;
    %load/vec4 v0x7fffecef9250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffecef9250_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 93 "$readmemh", "test.data", v0x7fffecef9410 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffecedf960;
T_3 ;
    %wait E_0x7fffecedfbc0;
    %load/vec4 v0x7fffecedfe20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffecee01a0_0, 0, 5;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffecee00b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x7fffecee01a0_0, 0, 5;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fffecedfee0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7fffecee01a0_0, 0, 5;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fffecedffe0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fffecee01a0_0, 0, 5;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffecee01a0_0, 0, 5;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffecea63b0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffececf560_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7fffececf560_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x7fffececf560_0;
    %assign/vec4/off/d v0x7fffeced1fd0_0, 4, 5;
    %load/vec4 v0x7fffececf560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffececf560_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x7fffecea63b0;
T_5 ;
    %wait E_0x7fffecccbe30;
    %load/vec4 v0x7fffeced28d0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffeced2750_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced2690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced2810_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced24f0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffeced2100_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x7fffeced0b00, 4;
    %load/vec4 v0x7fffeced2100_0;
    %parti/s 10, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffeced1fd0_0;
    %load/vec4 v0x7fffeced2100_0;
    %parti/s 7, 0, 2;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced2690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced2810_0, 0, 1;
    %load/vec4 v0x7fffeced2100_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x7fffececf620, 4;
    %store/vec4 v0x7fffeced24f0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fffeced25d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced2690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced2810_0, 0, 1;
    %load/vec4 v0x7fffeced2380_0;
    %store/vec4 v0x7fffeced24f0_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fffeced22c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced2690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced2810_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced24f0_0, 0, 32;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced2690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced2810_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced24f0_0, 0, 32;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffecea63b0;
T_6 ;
    %wait E_0x7fffecccb3b0;
    %load/vec4 v0x7fffeced28d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x7fffeced1fd0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fffeced25d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x7fffeced2100_0;
    %parti/s 7, 0, 2;
    %ix/vec4 4;
    %assign/vec4/off/d v0x7fffeced1fd0_0, 4, 5;
    %load/vec4 v0x7fffeced2100_0;
    %parti/s 10, 7, 4;
    %load/vec4 v0x7fffeced2100_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeced0b00, 0, 4;
    %load/vec4 v0x7fffeced2380_0;
    %load/vec4 v0x7fffeced2100_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffececf620, 0, 4;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffeceddad0;
T_7 ;
    %wait E_0x7fffecccb3b0;
    %load/vec4 v0x7fffecede1c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffecede120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecedde60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffecedde60_0, 0;
    %load/vec4 v0x7fffeceddda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7fffeceddf60_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fffecede120_0, 0;
    %load/vec4 v0x7fffeceddf60_0;
    %assign/vec4 v0x7fffecede030_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7fffecede260_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x7fffecede120_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fffecede120_0, 0;
    %load/vec4 v0x7fffecede120_0;
    %assign/vec4 v0x7fffecede030_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffecede420;
T_8 ;
    %wait E_0x7fffecccb3b0;
    %load/vec4 v0x7fffecedf530_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7fffecedf6a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffecedf5d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fffecedf770_0;
    %load/vec4 v0x7fffecedf5d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffecedec40, 0, 4;
T_8.2 ;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffecede990_0, 0, 32;
T_8.4 ;
    %load/vec4 v0x7fffecede990_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffecede990_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffecedec40, 0, 4;
    %load/vec4 v0x7fffecede990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffecede990_0, 0, 32;
    %jmp T_8.4;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffecede420;
T_9 ;
    %wait E_0x7fffecede750;
    %load/vec4 v0x7fffecedf530_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffecedf2c0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fffecedf200_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffecedf2c0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fffecedf200_0;
    %load/vec4 v0x7fffecedf5d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffecedea70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fffecedf6a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7fffecedf770_0;
    %store/vec4 v0x7fffecedf2c0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7fffecedea70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x7fffecedf200_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffecedec40, 4;
    %store/vec4 v0x7fffecedf2c0_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffecedf2c0_0, 0, 32;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffecede420;
T_10 ;
    %wait E_0x7fffeceddca0;
    %load/vec4 v0x7fffecedf530_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffecedf460_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fffecedf390_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffecedf460_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fffecedf390_0;
    %load/vec4 v0x7fffecedf5d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffecedeb70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fffecedf6a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7fffecedf770_0;
    %store/vec4 v0x7fffecedf460_0, 0, 32;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x7fffecedeb70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v0x7fffecedf390_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffecedec40, 4;
    %store/vec4 v0x7fffecedf460_0, 0, 32;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffecedf460_0, 0, 32;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffeced6830;
T_11 ;
    %wait E_0x7fffeced6ac0;
    %load/vec4 v0x7fffeced7300_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fffeced7050_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_11.0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced7190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced6d10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced6ee0_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fffeced70f0_0;
    %store/vec4 v0x7fffeced7190_0, 0, 32;
    %load/vec4 v0x7fffeced70f0_0;
    %store/vec4 v0x7fffeced6d10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced6ee0_0, 0, 1;
T_11.1 ;
    %load/vec4 v0x7fffeced6e10_0;
    %load/vec4 v0x7fffeced7300_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7fffeced6f80_0;
    %store/vec4 v0x7fffeced6c30_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced6c30_0, 0, 32;
T_11.3 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffeced7680;
T_12 ;
    %wait E_0x7fffecccb3b0;
    %load/vec4 v0x7fffeced7e80_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffeced7bf0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fffeced7f20_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7fffeced7f20_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffeced7db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffeced7af0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fffeced7f20_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7fffeced7cc0_0;
    %assign/vec4 v0x7fffeced7db0_0, 0;
    %load/vec4 v0x7fffeced7a30_0;
    %assign/vec4 v0x7fffeced7af0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fffecea7b20;
T_13 ;
    %wait E_0x7fffeced3040;
    %load/vec4 v0x7fffeced4b70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced4590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced48f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffeced44b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffeced4810_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced42f0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffeced43d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced3d80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced3cc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced33d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced3500_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced4590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced48f0_0, 0, 1;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x7fffeced44b0_0, 0, 5;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x7fffeced4810_0, 0, 5;
    %load/vec4 v0x7fffeced4210_0;
    %store/vec4 v0x7fffeced42f0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x7fffeced43d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced3d80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced3cc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced33d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced3500_0, 0, 32;
    %load/vec4 v0x7fffeced4050_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %jmp T_13.11;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced3cc0_0, 0, 1;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x7fffeced3d80_0, 0, 32;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x7fffeced43d0_0, 0, 5;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.11;
T_13.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced3cc0_0, 0, 1;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x7fffeced3d80_0, 0, 32;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x7fffeced43d0_0, 0, 5;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.11;
T_13.4 ;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced3d80_0, 0, 32;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x7fffeced43d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced3cc0_0, 0, 1;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %load/vec4 v0x7fffeced4210_0;
    %store/vec4 v0x7fffeced33d0_0, 0, 32;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced3500_0, 0, 32;
    %jmp T_13.11;
T_13.5 ;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffeced3d80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced3cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced4590_0, 0, 1;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %load/vec4 v0x7fffeced4730_0;
    %store/vec4 v0x7fffeced33d0_0, 0, 32;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffeced3500_0, 0, 32;
    %jmp T_13.11;
T_13.6 ;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced3d80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced4590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced48f0_0, 0, 1;
    %load/vec4 v0x7fffeced4210_0;
    %store/vec4 v0x7fffeced33d0_0, 0, 32;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced3500_0, 0, 32;
    %load/vec4 v0x7fffeced38c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %jmp T_13.18;
T_13.12 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.18;
T_13.13 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.18;
T_13.14 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.18;
T_13.15 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.18;
T_13.16 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
    %jmp T_13.11;
T_13.7 ;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffeced3d80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced3cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced4590_0, 0, 1;
    %load/vec4 v0x7fffeced38c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.23, 6;
    %jmp T_13.24;
T_13.19 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.24;
T_13.20 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.24;
T_13.21 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.24;
T_13.22 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.24;
T_13.23 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.24;
T_13.24 ;
    %pop/vec4 1;
    %jmp T_13.11;
T_13.8 ;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffeced3d80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced4590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced48f0_0, 0, 1;
    %load/vec4 v0x7fffeced38c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.27, 6;
    %jmp T_13.28;
T_13.25 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.28;
T_13.26 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.28;
T_13.27 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.28;
T_13.28 ;
    %pop/vec4 1;
    %jmp T_13.11;
T_13.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced3cc0_0, 0, 1;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffeced3d80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced4590_0, 0, 1;
    %load/vec4 v0x7fffeced38c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.30, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.32, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.33, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.36, 6;
    %jmp T_13.37;
T_13.29 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.37;
T_13.30 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.37;
T_13.31 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.37;
T_13.32 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.37;
T_13.33 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.37;
T_13.34 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.37;
T_13.35 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffeced3d80_0, 0, 32;
    %jmp T_13.37;
T_13.36 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x7fffeced3e60_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffeced3d80_0, 0, 32;
    %load/vec4 v0x7fffeced39a0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_13.38, 4;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.39;
T_13.38 ;
    %load/vec4 v0x7fffeced39a0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_13.40, 4;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
T_13.40 ;
T_13.39 ;
    %jmp T_13.37;
T_13.37 ;
    %pop/vec4 1;
    %jmp T_13.11;
T_13.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced3cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced4590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced48f0_0, 0, 1;
    %load/vec4 v0x7fffeced38c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.42, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.43, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.44, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.45, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.46, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.47, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.48, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.49, 6;
    %jmp T_13.50;
T_13.42 ;
    %load/vec4 v0x7fffeced39a0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_13.51, 4;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.52;
T_13.51 ;
    %load/vec4 v0x7fffeced39a0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_13.53, 4;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
T_13.53 ;
T_13.52 ;
    %jmp T_13.50;
T_13.43 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.50;
T_13.44 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.50;
T_13.45 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.50;
T_13.46 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.50;
T_13.47 ;
    %load/vec4 v0x7fffeced39a0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_13.55, 4;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.56;
T_13.55 ;
    %load/vec4 v0x7fffeced39a0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_13.57, 4;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
T_13.57 ;
T_13.56 ;
    %jmp T_13.50;
T_13.48 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.50;
T_13.49 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x7fffeced4130_0, 0, 6;
    %jmp T_13.50;
T_13.50 ;
    %pop/vec4 1;
    %jmp T_13.11;
T_13.11 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fffecea7b20;
T_14 ;
    %wait E_0x7fffeced2fe0;
    %load/vec4 v0x7fffeced3b40_0;
    %load/vec4 v0x7fffeced3c00_0;
    %or;
    %store/vec4 v0x7fffeced3a80_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fffecea7b20;
T_15 ;
    %wait E_0x7fffeced2f40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced3b40_0, 0, 1;
    %load/vec4 v0x7fffeced4b70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced4730_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fffeced30f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffeced36f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fffeced44b0_0;
    %load/vec4 v0x7fffeced35e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced4730_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced3b40_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x7fffeced4590_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffeced36f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fffeced44b0_0;
    %load/vec4 v0x7fffeced35e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fffeced44b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x7fffeced3790_0;
    %store/vec4 v0x7fffeced4730_0, 0, 32;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x7fffeced4590_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffeced3250_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fffeced44b0_0;
    %load/vec4 v0x7fffeced3190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x7fffeced32f0_0;
    %store/vec4 v0x7fffeced4730_0, 0, 32;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x7fffeced4590_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.8, 4;
    %load/vec4 v0x7fffeced4650_0;
    %store/vec4 v0x7fffeced4730_0, 0, 32;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced4730_0, 0, 32;
T_15.9 ;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fffecea7b20;
T_16 ;
    %wait E_0x7fffeced2e80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced3c00_0, 0, 1;
    %load/vec4 v0x7fffeced4b70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced4a90_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fffeced30f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffeced36f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fffeced4810_0;
    %load/vec4 v0x7fffeced35e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced4a90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced3c00_0, 0, 1;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7fffeced48f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffeced36f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fffeced4810_0;
    %load/vec4 v0x7fffeced35e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fffeced4810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x7fffeced3790_0;
    %store/vec4 v0x7fffeced4a90_0, 0, 32;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x7fffeced48f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffeced3250_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fffeced4810_0;
    %load/vec4 v0x7fffeced3190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x7fffeced32f0_0;
    %store/vec4 v0x7fffeced4a90_0, 0, 32;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x7fffeced48f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.8, 4;
    %load/vec4 v0x7fffeced49b0_0;
    %store/vec4 v0x7fffeced4a90_0, 0, 32;
    %jmp T_16.9;
T_16.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced4a90_0, 0, 32;
T_16.9 ;
T_16.7 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fffeced5030;
T_17 ;
    %wait E_0x7fffecccb3b0;
    %load/vec4 v0x7fffeced63b0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffeced6450_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fffeced6450_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fffeced59e0_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fffeced5b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffeced5cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffeced6030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffeced62e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffeced5e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffeced5940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffeced5520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffeced5690_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fffeced6450_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x7fffeced5a80_0;
    %assign/vec4 v0x7fffeced5b50_0, 0;
    %load/vec4 v0x7fffeced5c20_0;
    %assign/vec4 v0x7fffeced5cf0_0, 0;
    %load/vec4 v0x7fffeced5f60_0;
    %assign/vec4 v0x7fffeced6030_0, 0;
    %load/vec4 v0x7fffeced6100_0;
    %assign/vec4 v0x7fffeced62e0_0, 0;
    %load/vec4 v0x7fffeced5dc0_0;
    %assign/vec4 v0x7fffeced5e90_0, 0;
    %load/vec4 v0x7fffeced58a0_0;
    %assign/vec4 v0x7fffeced5940_0, 0;
    %load/vec4 v0x7fffeced5440_0;
    %assign/vec4 v0x7fffeced5520_0, 0;
    %load/vec4 v0x7fffeced55c0_0;
    %assign/vec4 v0x7fffeced5690_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fffece9d490;
T_18 ;
    %wait E_0x7fffeccc8850;
    %load/vec4 v0x7fffececd720_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffececd7e0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffececcf40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffececce80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffececd2c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffececc9e0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffececd100_0, 0, 6;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffececd7e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffececcf40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffececce80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffececd2c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffececc9e0_0, 0, 1;
    %load/vec4 v0x7fffececd020_0;
    %store/vec4 v0x7fffececd100_0, 0, 6;
    %load/vec4 v0x7fffececd020_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_18.15, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_18.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_18.17, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_18.18, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_18.19, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_18.20, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_18.21, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_18.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_18.23, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_18.24, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_18.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_18.26, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_18.27, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_18.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_18.29, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_18.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_18.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_18.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_18.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_18.34, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_18.35, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_18.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_18.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_18.38, 6;
    %jmp T_18.39;
T_18.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffececd7e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececc9e0_0, 0, 1;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececcd50_0;
    %add;
    %store/vec4 v0x7fffececcf40_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffececd7e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececc9e0_0, 0, 1;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececcd50_0;
    %add;
    %store/vec4 v0x7fffececcf40_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffececd7e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececc9e0_0, 0, 1;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececcd50_0;
    %add;
    %store/vec4 v0x7fffececcf40_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffececd7e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececc9e0_0, 0, 1;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececcd50_0;
    %add;
    %store/vec4 v0x7fffececcf40_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffececd7e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececc9e0_0, 0, 1;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececcd50_0;
    %add;
    %store/vec4 v0x7fffececcf40_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffececd7e0_0, 0, 3;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececcd50_0;
    %add;
    %store/vec4 v0x7fffececcf40_0, 0, 32;
    %load/vec4 v0x7fffececd640_0;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %jmp T_18.39;
T_18.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffececd7e0_0, 0, 3;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececcd50_0;
    %add;
    %store/vec4 v0x7fffececcf40_0, 0, 32;
    %load/vec4 v0x7fffececd640_0;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %jmp T_18.39;
T_18.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffececd7e0_0, 0, 3;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececcd50_0;
    %add;
    %store/vec4 v0x7fffececcf40_0, 0, 32;
    %load/vec4 v0x7fffececd640_0;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %jmp T_18.39;
T_18.10 ;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececd640_0;
    %add;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.11 ;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececcd50_0;
    %add;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.12 ;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececd640_0;
    %sub;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.13 ;
    %load/vec4 v0x7fffececcd50_0;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.14 ;
    %load/vec4 v0x7fffececcd50_0;
    %load/vec4 v0x7fffececd1e0_0;
    %add;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.15 ;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececd640_0;
    %xor;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.16 ;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececcd50_0;
    %add;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.17 ;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececd640_0;
    %or;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.18 ;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececcd50_0;
    %or;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.19 ;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececd640_0;
    %and;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.20 ;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececcd50_0;
    %and;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.21 ;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececd640_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.22 ;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececcd50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.23 ;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececd640_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.24 ;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececcd50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.25 ;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececd640_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.26 ;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececcd50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.27 ;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececd640_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_18.40, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_18.41, 8;
T_18.40 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_18.41, 8;
 ; End of false expr.
    %blend;
T_18.41;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.28 ;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececcd50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_18.42, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_18.43, 8;
T_18.42 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_18.43, 8;
 ; End of false expr.
    %blend;
T_18.43;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.29 ;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececd640_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_18.44, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_18.45, 8;
T_18.44 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_18.45, 8;
 ; End of false expr.
    %blend;
T_18.45;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.30 ;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececcd50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_18.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_18.47, 8;
T_18.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_18.47, 8;
 ; End of false expr.
    %blend;
T_18.47;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.31 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffececd7e0_0, 0, 3;
    %load/vec4 v0x7fffececcac0_0;
    %load/vec4 v0x7fffececcba0_0;
    %add;
    %store/vec4 v0x7fffececd2c0_0, 0, 32;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececd640_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_18.48, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_18.49, 8;
T_18.48 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_18.49, 8;
 ; End of false expr.
    %blend;
T_18.49;
    %store/vec4 v0x7fffececce80_0, 0, 1;
    %jmp T_18.39;
T_18.32 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffececd7e0_0, 0, 3;
    %load/vec4 v0x7fffececcac0_0;
    %load/vec4 v0x7fffececcba0_0;
    %add;
    %store/vec4 v0x7fffececd2c0_0, 0, 32;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececd640_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_18.50, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_18.51, 8;
T_18.50 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_18.51, 8;
 ; End of false expr.
    %blend;
T_18.51;
    %store/vec4 v0x7fffececce80_0, 0, 1;
    %jmp T_18.39;
T_18.33 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffececd7e0_0, 0, 3;
    %load/vec4 v0x7fffececcac0_0;
    %load/vec4 v0x7fffececcba0_0;
    %add;
    %store/vec4 v0x7fffececd2c0_0, 0, 32;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececd640_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_18.52, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_18.53, 8;
T_18.52 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_18.53, 8;
 ; End of false expr.
    %blend;
T_18.53;
    %store/vec4 v0x7fffececce80_0, 0, 1;
    %jmp T_18.39;
T_18.34 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffececd7e0_0, 0, 3;
    %load/vec4 v0x7fffececcac0_0;
    %load/vec4 v0x7fffececcba0_0;
    %add;
    %store/vec4 v0x7fffececd2c0_0, 0, 32;
    %load/vec4 v0x7fffececd640_0;
    %load/vec4 v0x7fffececd560_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_18.54, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_18.55, 8;
T_18.54 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_18.55, 8;
 ; End of false expr.
    %blend;
T_18.55;
    %store/vec4 v0x7fffececce80_0, 0, 1;
    %jmp T_18.39;
T_18.35 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffececd7e0_0, 0, 3;
    %load/vec4 v0x7fffececcac0_0;
    %load/vec4 v0x7fffececcba0_0;
    %add;
    %store/vec4 v0x7fffececd2c0_0, 0, 32;
    %load/vec4 v0x7fffececd560_0;
    %load/vec4 v0x7fffececd640_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_18.56, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_18.57, 8;
T_18.56 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_18.57, 8;
 ; End of false expr.
    %blend;
T_18.57;
    %store/vec4 v0x7fffececce80_0, 0, 1;
    %jmp T_18.39;
T_18.36 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffececd7e0_0, 0, 3;
    %load/vec4 v0x7fffececcac0_0;
    %load/vec4 v0x7fffececcba0_0;
    %add;
    %store/vec4 v0x7fffececd2c0_0, 0, 32;
    %load/vec4 v0x7fffececd640_0;
    %load/vec4 v0x7fffececd560_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_18.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_18.59, 8;
T_18.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_18.59, 8;
 ; End of false expr.
    %blend;
T_18.59;
    %store/vec4 v0x7fffececce80_0, 0, 1;
    %jmp T_18.39;
T_18.37 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fffececd7e0_0, 0, 3;
    %load/vec4 v0x7fffececd1e0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececce80_0, 0, 1;
    %load/vec4 v0x7fffececcac0_0;
    %load/vec4 v0x7fffececcba0_0;
    %add;
    %store/vec4 v0x7fffececd2c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.38 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fffececd7e0_0, 0, 3;
    %load/vec4 v0x7fffececd1e0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fffececd9d0_0, 0, 32;
    %load/vec4 v0x7fffececd3a0_0;
    %store/vec4 v0x7fffececd480_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececce80_0, 0, 1;
    %load/vec4 v0x7fffececcac0_0;
    %load/vec4 v0x7fffececcba0_0;
    %add;
    %store/vec4 v0x7fffececd2c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffececcc90_0, 0, 1;
    %jmp T_18.39;
T_18.39 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fffece9ec00;
T_19 ;
    %wait E_0x7fffecccb3b0;
    %load/vec4 v0x7fffecece460_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fffecece1d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffecece6e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffecece010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffecece890_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffecece3a0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fffecece530_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x7fffecece0e0_0;
    %assign/vec4 v0x7fffecece1d0_0, 0;
    %load/vec4 v0x7fffecece5f0_0;
    %assign/vec4 v0x7fffecece6e0_0, 0;
    %load/vec4 v0x7fffececdf50_0;
    %assign/vec4 v0x7fffecece010_0, 0;
    %load/vec4 v0x7fffecece7a0_0;
    %assign/vec4 v0x7fffecece890_0, 0;
    %load/vec4 v0x7fffecece2e0_0;
    %assign/vec4 v0x7fffecece3a0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fffeced80d0;
T_20 ;
    %wait E_0x7fffeced84c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced8b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced8a90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced8c10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced8800_0, 0, 32;
    %load/vec4 v0x7fffeced95a0_0;
    %store/vec4 v0x7fffeced9180_0, 0, 32;
    %load/vec4 v0x7fffeced9250_0;
    %store/vec4 v0x7fffeced90b0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffeced8d80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced8f20_0, 0, 1;
    %load/vec4 v0x7fffeced94d0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fffeced94d0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffeced94d0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced8570_0, 0, 1;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced8570_0, 0, 1;
T_20.1 ;
    %load/vec4 v0x7fffeced9320_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced8a90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced8c10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced8800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced8570_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffeced9180_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffeced90b0_0, 0, 5;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x7fffeced8660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x7fffeced8fc0_0;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_20.6, 4;
    %load/vec4 v0x7fffeced89b0_0;
    %store/vec4 v0x7fffeced9180_0, 0, 32;
    %load/vec4 v0x7fffeced9250_0;
    %store/vec4 v0x7fffeced90b0_0, 0, 5;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x7fffeced8fc0_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_20.8, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fffeced89b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffeced9180_0, 0, 32;
    %load/vec4 v0x7fffeced9250_0;
    %store/vec4 v0x7fffeced90b0_0, 0, 5;
    %jmp T_20.9;
T_20.8 ;
    %load/vec4 v0x7fffeced8fc0_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_20.10, 4;
    %load/vec4 v0x7fffeced89b0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fffeced89b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffeced9180_0, 0, 32;
    %load/vec4 v0x7fffeced9250_0;
    %store/vec4 v0x7fffeced90b0_0, 0, 5;
    %jmp T_20.11;
T_20.10 ;
    %load/vec4 v0x7fffeced8fc0_0;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_20.12, 4;
    %load/vec4 v0x7fffeced89b0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x7fffeced89b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffeced9180_0, 0, 32;
    %load/vec4 v0x7fffeced9250_0;
    %store/vec4 v0x7fffeced90b0_0, 0, 5;
    %jmp T_20.13;
T_20.12 ;
    %load/vec4 v0x7fffeced8fc0_0;
    %cmpi/e 14, 0, 6;
    %jmp/0xz  T_20.14, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fffeced89b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x7fffeced9180_0, 0, 32;
    %load/vec4 v0x7fffeced9250_0;
    %store/vec4 v0x7fffeced90b0_0, 0, 5;
T_20.14 ;
T_20.13 ;
T_20.11 ;
T_20.9 ;
T_20.7 ;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x7fffeced8fc0_0;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_20.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced8f20_0, 0, 1;
    %load/vec4 v0x7fffeced88a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced8a90_0, 0, 1;
    %load/vec4 v0x7fffeced8e60_0;
    %store/vec4 v0x7fffeced8800_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffeced8d80_0, 0, 3;
T_20.18 ;
    %jmp T_20.17;
T_20.16 ;
    %load/vec4 v0x7fffeced8fc0_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_20.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced8f20_0, 0, 1;
    %load/vec4 v0x7fffeced88a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced8a90_0, 0, 1;
    %load/vec4 v0x7fffeced8e60_0;
    %store/vec4 v0x7fffeced8800_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffeced8d80_0, 0, 3;
T_20.22 ;
    %jmp T_20.21;
T_20.20 ;
    %load/vec4 v0x7fffeced8fc0_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_20.24, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced8f20_0, 0, 1;
    %load/vec4 v0x7fffeced88a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.26, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced8a90_0, 0, 1;
    %load/vec4 v0x7fffeced8e60_0;
    %store/vec4 v0x7fffeced8800_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffeced8d80_0, 0, 3;
T_20.26 ;
    %jmp T_20.25;
T_20.24 ;
    %load/vec4 v0x7fffeced8fc0_0;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_20.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced8f20_0, 0, 1;
    %load/vec4 v0x7fffeced88a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.30, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced8a90_0, 0, 1;
    %load/vec4 v0x7fffeced8e60_0;
    %store/vec4 v0x7fffeced8800_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffeced8d80_0, 0, 3;
T_20.30 ;
    %jmp T_20.29;
T_20.28 ;
    %load/vec4 v0x7fffeced8fc0_0;
    %cmpi/e 14, 0, 6;
    %jmp/0xz  T_20.32, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced8f20_0, 0, 1;
    %load/vec4 v0x7fffeced88a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.34, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced8a90_0, 0, 1;
    %load/vec4 v0x7fffeced8e60_0;
    %store/vec4 v0x7fffeced8800_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffeced8d80_0, 0, 3;
T_20.34 ;
    %jmp T_20.33;
T_20.32 ;
    %load/vec4 v0x7fffeced8fc0_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_20.36, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced8570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced8f20_0, 0, 1;
    %load/vec4 v0x7fffeced88a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.38, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced8a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced8b50_0, 0, 1;
    %load/vec4 v0x7fffeced8e60_0;
    %store/vec4 v0x7fffeced8800_0, 0, 32;
    %load/vec4 v0x7fffeced95a0_0;
    %store/vec4 v0x7fffeced8c10_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffeced8d80_0, 0, 3;
T_20.38 ;
    %jmp T_20.37;
T_20.36 ;
    %load/vec4 v0x7fffeced8fc0_0;
    %cmpi/e 17, 0, 6;
    %jmp/0xz  T_20.40, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced8570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced8f20_0, 0, 1;
    %load/vec4 v0x7fffeced88a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.42, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced8a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced8b50_0, 0, 1;
    %load/vec4 v0x7fffeced8e60_0;
    %store/vec4 v0x7fffeced8800_0, 0, 32;
    %load/vec4 v0x7fffeced95a0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %store/vec4 v0x7fffeced8c10_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffeced8d80_0, 0, 3;
T_20.42 ;
    %jmp T_20.41;
T_20.40 ;
    %load/vec4 v0x7fffeced8fc0_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_20.44, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeced8570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced8f20_0, 0, 1;
    %load/vec4 v0x7fffeced88a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.46, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced8a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeced8b50_0, 0, 1;
    %load/vec4 v0x7fffeced8e60_0;
    %store/vec4 v0x7fffeced8800_0, 0, 32;
    %load/vec4 v0x7fffeced95a0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %store/vec4 v0x7fffeced8c10_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffeced8d80_0, 0, 3;
T_20.46 ;
T_20.44 ;
T_20.41 ;
T_20.37 ;
T_20.33 ;
T_20.29 ;
T_20.25 ;
T_20.21 ;
T_20.17 ;
T_20.5 ;
T_20.3 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fffeced9950;
T_21 ;
    %wait E_0x7fffecccb3b0;
    %load/vec4 v0x7fffeceda0f0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffeceda2a0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_21.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeced9c40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffeced9dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffeceda010_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7fffeceda2a0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x7fffeced9b80_0;
    %assign/vec4 v0x7fffeced9c40_0, 0;
    %load/vec4 v0x7fffeced9ce0_0;
    %assign/vec4 v0x7fffeced9dd0_0, 0;
    %load/vec4 v0x7fffeced9f00_0;
    %assign/vec4 v0x7fffeceda010_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fffeceda510;
T_22 ;
    %wait E_0x7fffecccb3b0;
    %load/vec4 v0x7fffecedd490_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffecedc930_0;
    %load/vec4 v0x7fffecedcc30_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_22.0, 9;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffecedc510_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffecedd6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecedc6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecedcb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecedc890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecedcd00_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffecedca20, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffecedca20, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffecedca20, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffecedca20, 0, 4;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7fffecedd110_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fffecedd3d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x7fffecedd6a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecedcd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecedc890_0, 0;
    %load/vec4 v0x7fffecedd6a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffecedd6a0_0, 0;
    %load/vec4 v0x7fffecedcc30_0;
    %nor/r;
    %assign/vec4 v0x7fffecedcb60_0, 0;
    %load/vec4 v0x7fffecedcc30_0;
    %assign/vec4 v0x7fffecedc6b0_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x7fffecedd6a0_0;
    %load/vec4 v0x7fffecedd110_0;
    %cmp/u;
    %jmp/0xz  T_22.6, 5;
    %load/vec4 v0x7fffecedd250_0;
    %load/vec4 v0x7fffecedd6a0_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffecedca20, 0, 4;
    %load/vec4 v0x7fffecedd6a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffecedd6a0_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffecedd6a0_0, 0;
    %load/vec4 v0x7fffecedcc30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffecedcd00_0, 0;
    %load/vec4 v0x7fffecedd040_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %jmp T_22.13;
T_22.10 ;
    %load/vec4 v0x7fffecedd250_0;
    %pad/u 32;
    %assign/vec4 v0x7fffecedcdd0_0, 0;
    %jmp T_22.13;
T_22.11 ;
    %load/vec4 v0x7fffecedd250_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffecedca20, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x7fffecedcdd0_0, 0;
    %jmp T_22.13;
T_22.12 ;
    %load/vec4 v0x7fffecedd250_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffecedca20, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffecedca20, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffecedca20, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffecedcdd0_0, 0;
    %jmp T_22.13;
T_22.13 ;
    %pop/vec4 1;
    %jmp T_22.9;
T_22.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffecedc890_0, 0;
    %load/vec4 v0x7fffecedd250_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffecedca20, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffecedca20, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffecedca20, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffecedc750_0, 0;
T_22.9 ;
T_22.7 ;
T_22.5 ;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x7fffecedd110_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fffecedd3d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.14, 8;
    %load/vec4 v0x7fffecedcac0_0;
    %parti/s 2, 16, 6;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_22.16, 4;
    %load/vec4 v0x7fffecedd6a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffecedc6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecedc890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecedcb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecedcd00_0, 0;
T_22.18 ;
    %load/vec4 v0x7fffecedd6a0_0;
    %pad/u 32;
    %load/vec4 v0x7fffecedd110_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_22.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffecedcd00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffecedd6a0_0, 0;
    %jmp T_22.21;
T_22.20 ;
    %load/vec4 v0x7fffecedd6a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffecedd6a0_0, 0;
T_22.21 ;
    %jmp T_22.17;
T_22.16 ;
    %load/vec4 v0x7fffecedc510_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_22.22, 4;
    %load/vec4 v0x7fffecedc510_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x7fffecedc510_0, 0;
    %jmp T_22.23;
T_22.22 ;
    %load/vec4 v0x7fffecedc450_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_22.24, 4;
    %load/vec4 v0x7fffecedd6a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.26, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffecedc6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecedc890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecedcb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecedcd00_0, 0;
T_22.26 ;
    %load/vec4 v0x7fffecedd6a0_0;
    %pad/u 32;
    %load/vec4 v0x7fffecedd110_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_22.28, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffecedcd00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffecedd6a0_0, 0;
    %jmp T_22.29;
T_22.28 ;
    %load/vec4 v0x7fffecedd6a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffecedd6a0_0, 0;
T_22.29 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffecedc510_0, 0;
T_22.24 ;
T_22.23 ;
T_22.17 ;
    %jmp T_22.15;
T_22.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecedcb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecedcd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecedc6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecedc890_0, 0;
T_22.15 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fffecee6d50;
T_23 ;
    %wait E_0x7fffecccb3b0;
    %load/vec4 v0x7fffecee9220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fffecee8e00_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fffecee8ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffecee8c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecee8d40_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7fffecee8880_0;
    %assign/vec4 v0x7fffecee8e00_0, 0;
    %load/vec4 v0x7fffecee8960_0;
    %assign/vec4 v0x7fffecee8ee0_0, 0;
    %load/vec4 v0x7fffecee8700_0;
    %assign/vec4 v0x7fffecee8c80_0, 0;
    %load/vec4 v0x7fffecee87c0_0;
    %assign/vec4 v0x7fffecee8d40_0, 0;
    %load/vec4 v0x7fffecee8620_0;
    %load/vec4 v0x7fffecee8ee0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffecee8bc0, 0, 4;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fffecee9c40;
T_24 ;
    %wait E_0x7fffeceea180;
    %load/vec4 v0x7fffeceeb1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffeceeafe0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7fffeceeaf00_0;
    %assign/vec4 v0x7fffeceeafe0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fffeceeb2d0;
T_25 ;
    %wait E_0x7fffeceea180;
    %load/vec4 v0x7fffeceeca40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fffeceec960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffeceec700_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffeceec480_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffeceec560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeceec640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeceec7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeceec8a0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7fffeceec2e0_0;
    %assign/vec4 v0x7fffeceec960_0, 0;
    %load/vec4 v0x7fffeceec140_0;
    %assign/vec4 v0x7fffeceec700_0, 0;
    %load/vec4 v0x7fffeceebe80_0;
    %assign/vec4 v0x7fffeceec480_0, 0;
    %load/vec4 v0x7fffeceebf50_0;
    %assign/vec4 v0x7fffeceec560_0, 0;
    %load/vec4 v0x7fffeceec030_0;
    %assign/vec4 v0x7fffeceec640_0, 0;
    %load/vec4 v0x7fffeceec220_0;
    %assign/vec4 v0x7fffeceec7e0_0, 0;
    %load/vec4 v0x7fffeceecbf0_0;
    %assign/vec4 v0x7fffeceec8a0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fffeceeb2d0;
T_26 ;
    %wait E_0x7fffeceebc70;
    %load/vec4 v0x7fffeceec960_0;
    %store/vec4 v0x7fffeceec2e0_0, 0, 5;
    %load/vec4 v0x7fffeceec480_0;
    %store/vec4 v0x7fffeceebe80_0, 0, 8;
    %load/vec4 v0x7fffeceec560_0;
    %store/vec4 v0x7fffeceebf50_0, 0, 3;
    %load/vec4 v0x7fffeceebcf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %load/vec4 v0x7fffeceec700_0;
    %addi 1, 0, 4;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v0x7fffeceec700_0;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0x7fffeceec140_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeceec030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffeceec220_0, 0, 1;
    %load/vec4 v0x7fffeceec960_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %jmp T_26.7;
T_26.2 ;
    %load/vec4 v0x7fffeceec8a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fffeceec2e0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffeceec140_0, 0, 4;
T_26.8 ;
    %jmp T_26.7;
T_26.3 ;
    %load/vec4 v0x7fffeceebcf0_0;
    %load/vec4 v0x7fffeceec700_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fffeceec2e0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffeceec140_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffeceebf50_0, 0, 3;
T_26.10 ;
    %jmp T_26.7;
T_26.4 ;
    %load/vec4 v0x7fffeceebcf0_0;
    %load/vec4 v0x7fffeceec700_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.12, 8;
    %load/vec4 v0x7fffeceec8a0_0;
    %load/vec4 v0x7fffeceec480_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffeceebe80_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffeceec140_0, 0, 4;
    %load/vec4 v0x7fffeceec560_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_26.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7fffeceec2e0_0, 0, 5;
    %jmp T_26.15;
T_26.14 ;
    %load/vec4 v0x7fffeceec560_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffeceebf50_0, 0, 3;
T_26.15 ;
T_26.12 ;
    %jmp T_26.7;
T_26.5 ;
    %load/vec4 v0x7fffeceebcf0_0;
    %load/vec4 v0x7fffeceec700_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.16, 8;
    %load/vec4 v0x7fffeceec8a0_0;
    %load/vec4 v0x7fffeceec480_0;
    %xnor/r;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x7fffeceec220_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7fffeceec2e0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffeceec140_0, 0, 4;
T_26.16 ;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x7fffeceebcf0_0;
    %load/vec4 v0x7fffeceec700_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffeceec2e0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffeceec030_0, 0, 1;
T_26.18 ;
    %jmp T_26.7;
T_26.7 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7fffeceefa70;
T_27 ;
    %wait E_0x7fffeceea180;
    %load/vec4 v0x7fffecef11e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fffecef0f80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffecef0c20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffecef0d00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffecef0de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffecef1060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecef1120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecef0ec0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7fffecef09c0_0;
    %assign/vec4 v0x7fffecef0f80_0, 0;
    %load/vec4 v0x7fffecef0650_0;
    %assign/vec4 v0x7fffecef0c20_0, 0;
    %load/vec4 v0x7fffecef06f0_0;
    %assign/vec4 v0x7fffecef0d00_0, 0;
    %load/vec4 v0x7fffecef07d0_0;
    %assign/vec4 v0x7fffecef0de0_0, 0;
    %load/vec4 v0x7fffecef0aa0_0;
    %assign/vec4 v0x7fffecef1060_0, 0;
    %load/vec4 v0x7fffecef0b60_0;
    %assign/vec4 v0x7fffecef1120_0, 0;
    %load/vec4 v0x7fffecef0900_0;
    %assign/vec4 v0x7fffecef0ec0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fffeceefa70;
T_28 ;
    %wait E_0x7fffecef03f0;
    %load/vec4 v0x7fffecef0f80_0;
    %store/vec4 v0x7fffecef09c0_0, 0, 5;
    %load/vec4 v0x7fffecef0d00_0;
    %store/vec4 v0x7fffecef06f0_0, 0, 8;
    %load/vec4 v0x7fffecef0de0_0;
    %store/vec4 v0x7fffecef07d0_0, 0, 3;
    %load/vec4 v0x7fffecef0ec0_0;
    %store/vec4 v0x7fffecef0900_0, 0, 1;
    %load/vec4 v0x7fffecef0480_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %load/vec4 v0x7fffecef0c20_0;
    %addi 1, 0, 4;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0x7fffecef0c20_0;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0x7fffecef0650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffecef0b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef0aa0_0, 0, 1;
    %load/vec4 v0x7fffecef0f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %jmp T_28.7;
T_28.2 ;
    %load/vec4 v0x7fffecef14e0_0;
    %load/vec4 v0x7fffecef1120_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fffecef09c0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffecef0650_0, 0, 4;
    %load/vec4 v0x7fffecef1340_0;
    %store/vec4 v0x7fffecef06f0_0, 0, 8;
    %load/vec4 v0x7fffecef1340_0;
    %xnor/r;
    %store/vec4 v0x7fffecef0900_0, 0, 1;
T_28.8 ;
    %jmp T_28.7;
T_28.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffecef0aa0_0, 0, 1;
    %load/vec4 v0x7fffecef0480_0;
    %load/vec4 v0x7fffecef0c20_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fffecef09c0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffecef0650_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffecef07d0_0, 0, 3;
T_28.10 ;
    %jmp T_28.7;
T_28.4 ;
    %load/vec4 v0x7fffecef0d00_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fffecef0aa0_0, 0, 1;
    %load/vec4 v0x7fffecef0480_0;
    %load/vec4 v0x7fffecef0c20_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.12, 8;
    %load/vec4 v0x7fffecef0d00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fffecef06f0_0, 0, 8;
    %load/vec4 v0x7fffecef0de0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffecef07d0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffecef0650_0, 0, 4;
    %load/vec4 v0x7fffecef0de0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_28.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7fffecef09c0_0, 0, 5;
T_28.14 ;
T_28.12 ;
    %jmp T_28.7;
T_28.5 ;
    %load/vec4 v0x7fffecef0ec0_0;
    %store/vec4 v0x7fffecef0aa0_0, 0, 1;
    %load/vec4 v0x7fffecef0480_0;
    %load/vec4 v0x7fffecef0c20_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.16, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7fffecef09c0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffecef0650_0, 0, 4;
T_28.16 ;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0x7fffecef0480_0;
    %load/vec4 v0x7fffecef0c20_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffecef09c0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef0b60_0, 0, 1;
T_28.18 ;
    %jmp T_28.7;
T_28.7 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7fffeceecf70;
T_29 ;
    %wait E_0x7fffecccb3b0;
    %load/vec4 v0x7fffeceef6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffeceef2a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffeceef380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffeceeef10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffeceef1e0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7fffeceeeb10_0;
    %assign/vec4 v0x7fffeceef2a0_0, 0;
    %load/vec4 v0x7fffeceeebf0_0;
    %assign/vec4 v0x7fffeceef380_0, 0;
    %load/vec4 v0x7fffeceee990_0;
    %assign/vec4 v0x7fffeceeef10_0, 0;
    %load/vec4 v0x7fffeceeea50_0;
    %assign/vec4 v0x7fffeceef1e0_0, 0;
    %load/vec4 v0x7fffeceee8b0_0;
    %load/vec4 v0x7fffeceef380_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffeceeee50, 0, 4;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fffecef16c0;
T_30 ;
    %wait E_0x7fffecccb3b0;
    %load/vec4 v0x7fffecef3e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fffecef3a20_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fffecef3b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffecef3690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecef3960_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7fffecef3290_0;
    %assign/vec4 v0x7fffecef3a20_0, 0;
    %load/vec4 v0x7fffecef3370_0;
    %assign/vec4 v0x7fffecef3b00_0, 0;
    %load/vec4 v0x7fffecef3110_0;
    %assign/vec4 v0x7fffecef3690_0, 0;
    %load/vec4 v0x7fffecef31d0_0;
    %assign/vec4 v0x7fffecef3960_0, 0;
    %load/vec4 v0x7fffecef3030_0;
    %load/vec4 v0x7fffecef3b00_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffecef35d0, 0, 4;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fffecee9640;
T_31 ;
    %wait E_0x7fffeceea180;
    %load/vec4 v0x7fffecef4850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecef46f0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x7fffecef4580_0;
    %assign/vec4 v0x7fffecef46f0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fffecee55b0;
T_32 ;
    %wait E_0x7fffecccb3b0;
    %load/vec4 v0x7fffecef7ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fffecef76f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffecef70f0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7fffecef72b0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7fffecef6d20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffecef71d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffecef7790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecef78a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecef7620_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffecef7530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecef7470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffecef6e00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffecef7390_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7fffecef61c0_0;
    %assign/vec4 v0x7fffecef76f0_0, 0;
    %load/vec4 v0x7fffecef5be0_0;
    %assign/vec4 v0x7fffecef70f0_0, 0;
    %load/vec4 v0x7fffecef5da0_0;
    %assign/vec4 v0x7fffecef72b0_0, 0;
    %load/vec4 v0x7fffecef5a20_0;
    %assign/vec4 v0x7fffecef6d20_0, 0;
    %load/vec4 v0x7fffecef5cc0_0;
    %assign/vec4 v0x7fffecef71d0_0, 0;
    %load/vec4 v0x7fffecef62a0_0;
    %assign/vec4 v0x7fffecef7790_0, 0;
    %load/vec4 v0x7fffecef6380_0;
    %assign/vec4 v0x7fffecef78a0_0, 0;
    %load/vec4 v0x7fffecef6040_0;
    %assign/vec4 v0x7fffecef7620_0, 0;
    %load/vec4 v0x7fffecef5f60_0;
    %assign/vec4 v0x7fffecef7530_0, 0;
    %load/vec4 v0x7fffecef6600_0;
    %assign/vec4 v0x7fffecef7470_0, 0;
    %load/vec4 v0x7fffecef5b00_0;
    %assign/vec4 v0x7fffecef6e00_0, 0;
    %load/vec4 v0x7fffecef5e80_0;
    %assign/vec4 v0x7fffecef7390_0, 0;
    %load/vec4 v0x7fffecef6100_0;
    %assign/vec4 v0x7fffecef6c80_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fffecee55b0;
T_33 ;
    %wait E_0x7fffecee6ce0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffecef5e80_0, 0, 8;
    %load/vec4 v0x7fffecef6600_0;
    %load/vec4 v0x7fffecef6b10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x7fffecef6a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %jmp T_33.7;
T_33.2 ;
    %load/vec4 v0x7fffecef68d0_0;
    %store/vec4 v0x7fffecef5e80_0, 0, 8;
    %jmp T_33.7;
T_33.3 ;
    %load/vec4 v0x7fffecef6e00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fffecef5e80_0, 0, 8;
    %jmp T_33.7;
T_33.4 ;
    %load/vec4 v0x7fffecef6e00_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7fffecef5e80_0, 0, 8;
    %jmp T_33.7;
T_33.5 ;
    %load/vec4 v0x7fffecef6e00_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7fffecef5e80_0, 0, 8;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x7fffecef6e00_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7fffecef5e80_0, 0, 8;
    %jmp T_33.7;
T_33.7 ;
    %pop/vec4 1;
T_33.0 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x7fffecee55b0;
T_34 ;
    %wait E_0x7fffecedfae0;
    %load/vec4 v0x7fffecef76f0_0;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
    %load/vec4 v0x7fffecef70f0_0;
    %store/vec4 v0x7fffecef5be0_0, 0, 3;
    %load/vec4 v0x7fffecef72b0_0;
    %store/vec4 v0x7fffecef5da0_0, 0, 17;
    %load/vec4 v0x7fffecef6d20_0;
    %store/vec4 v0x7fffecef5a20_0, 0, 17;
    %load/vec4 v0x7fffecef71d0_0;
    %store/vec4 v0x7fffecef5cc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffecef7e00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffecef62a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffecef6380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffecef7c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffecef69a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffecef6040_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffecef5f60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffecef6100_0, 0, 1;
    %load/vec4 v0x7fffecef6bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffecef5cc0_0, 4, 1;
T_34.0 ;
    %load/vec4 v0x7fffecef7470_0;
    %inv;
    %load/vec4 v0x7fffecef6600_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x7fffecef6b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %load/vec4 v0x7fffecef6a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %jmp T_34.8;
T_34.6 ;
    %load/vec4 v0x7fffecef8260_0;
    %nor/r;
    %load/vec4 v0x7fffecef6440_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.9, 8;
    %load/vec4 v0x7fffecef6440_0;
    %store/vec4 v0x7fffecef62a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef6380_0, 0, 1;
T_34.9 ;
    %vpi_call 19 252 "$write", "%c", v0x7fffecef6440_0 {0 0 0};
    %jmp T_34.8;
T_34.7 ;
    %load/vec4 v0x7fffecef8260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.11, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffecef62a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef6380_0, 0, 1;
T_34.11 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef6100_0, 0, 1;
    %vpi_call 19 261 "$display", "IO:Return" {0 0 0};
    %vpi_call 19 262 "$finish" {0 0 0};
    %jmp T_34.8;
T_34.8 ;
    %pop/vec4 1;
    %jmp T_34.5;
T_34.4 ;
    %load/vec4 v0x7fffecef6a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.13, 6;
    %jmp T_34.14;
T_34.13 ;
    %load/vec4 v0x7fffecef6760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef69a0_0, 0, 1;
T_34.15 ;
    %load/vec4 v0x7fffecef8080_0;
    %nor/r;
    %load/vec4 v0x7fffecef6800_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef7e00_0, 0, 1;
    %load/vec4 v0x7fffecef7cf0_0;
    %store/vec4 v0x7fffecef5f60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef6040_0, 0, 1;
T_34.17 ;
    %jmp T_34.14;
T_34.14 ;
    %pop/vec4 1;
T_34.5 ;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x7fffecef76f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_34.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_34.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_34.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_34.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_34.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_34.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_34.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_34.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_34.27, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_34.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_34.29, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_34.30, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_34.31, 6;
    %jmp T_34.32;
T_34.19 ;
    %load/vec4 v0x7fffecef8080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef7e00_0, 0, 1;
    %load/vec4 v0x7fffecef7cf0_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_34.35, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
    %jmp T_34.36;
T_34.35 ;
    %load/vec4 v0x7fffecef7cf0_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_34.37, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffecef62a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef6380_0, 0, 1;
T_34.37 ;
T_34.36 ;
T_34.33 ;
    %jmp T_34.32;
T_34.20 ;
    %load/vec4 v0x7fffecef8080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef7e00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffecef5be0_0, 0, 3;
    %load/vec4 v0x7fffecef7cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_34.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_34.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_34.43, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_34.44, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_34.45, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_34.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_34.47, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_34.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_34.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_34.50, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffecef5cc0_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
    %jmp T_34.52;
T_34.41 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
    %jmp T_34.52;
T_34.42 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
    %jmp T_34.52;
T_34.43 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
    %jmp T_34.52;
T_34.44 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
    %jmp T_34.52;
T_34.45 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
    %jmp T_34.52;
T_34.46 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
    %jmp T_34.52;
T_34.47 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
    %jmp T_34.52;
T_34.48 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
    %jmp T_34.52;
T_34.49 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
    %jmp T_34.52;
T_34.50 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fffecef62a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef6380_0, 0, 1;
    %jmp T_34.52;
T_34.52 ;
    %pop/vec4 1;
T_34.39 ;
    %jmp T_34.32;
T_34.21 ;
    %load/vec4 v0x7fffecef8080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.53, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef7e00_0, 0, 1;
    %load/vec4 v0x7fffecef70f0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffecef5be0_0, 0, 3;
    %load/vec4 v0x7fffecef70f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.55, 4;
    %load/vec4 v0x7fffecef7cf0_0;
    %pad/u 17;
    %store/vec4 v0x7fffecef5da0_0, 0, 17;
    %jmp T_34.56;
T_34.55 ;
    %load/vec4 v0x7fffecef7cf0_0;
    %load/vec4 v0x7fffecef72b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7fffecef5da0_0, 0, 17;
    %load/vec4 v0x7fffecef5da0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_34.57, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_34.58, 8;
T_34.57 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_34.58, 8;
 ; End of false expr.
    %blend;
T_34.58;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
T_34.56 ;
T_34.53 ;
    %jmp T_34.32;
T_34.22 ;
    %load/vec4 v0x7fffecef8080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.59, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef7e00_0, 0, 1;
    %load/vec4 v0x7fffecef72b0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7fffecef5da0_0, 0, 17;
    %load/vec4 v0x7fffecef7cf0_0;
    %store/vec4 v0x7fffecef62a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef6380_0, 0, 1;
    %load/vec4 v0x7fffecef5da0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.61, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
T_34.61 ;
T_34.59 ;
    %jmp T_34.32;
T_34.23 ;
    %load/vec4 v0x7fffecef8080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.63, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef7e00_0, 0, 1;
    %load/vec4 v0x7fffecef70f0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffecef5be0_0, 0, 3;
    %load/vec4 v0x7fffecef70f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.65, 4;
    %load/vec4 v0x7fffecef7cf0_0;
    %pad/u 17;
    %store/vec4 v0x7fffecef5da0_0, 0, 17;
    %jmp T_34.66;
T_34.65 ;
    %load/vec4 v0x7fffecef7cf0_0;
    %load/vec4 v0x7fffecef72b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7fffecef5da0_0, 0, 17;
    %load/vec4 v0x7fffecef5da0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_34.67, 8;
    %pushi/vec4 5, 0, 5;
    %jmp/1 T_34.68, 8;
T_34.67 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_34.68, 8;
 ; End of false expr.
    %blend;
T_34.68;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
T_34.66 ;
T_34.63 ;
    %jmp T_34.32;
T_34.24 ;
    %load/vec4 v0x7fffecef8080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.69, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef7e00_0, 0, 1;
    %load/vec4 v0x7fffecef72b0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7fffecef5da0_0, 0, 17;
    %load/vec4 v0x7fffecef6800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.71, 8;
    %load/vec4 v0x7fffecef7cf0_0;
    %store/vec4 v0x7fffecef5f60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef6040_0, 0, 1;
T_34.71 ;
    %load/vec4 v0x7fffecef5da0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.73, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
T_34.73 ;
T_34.69 ;
    %jmp T_34.32;
T_34.25 ;
    %load/vec4 v0x7fffecef8260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.75, 8;
    %load/vec4 v0x7fffecef71d0_0;
    %pad/u 8;
    %store/vec4 v0x7fffecef62a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef6380_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
T_34.75 ;
    %jmp T_34.32;
T_34.26 ;
    %load/vec4 v0x7fffecef8260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.77, 8;
    %pushi/vec4 4, 0, 17;
    %store/vec4 v0x7fffecef5da0_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7fffecef5a20_0, 0, 17;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
T_34.77 ;
    %jmp T_34.32;
T_34.27 ;
    %load/vec4 v0x7fffecef8260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.79, 8;
    %load/vec4 v0x7fffecef72b0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7fffecef5da0_0, 0, 17;
    %ix/getv 4, v0x7fffecef6d20_0;
    %load/vec4a v0x7fffecef58d0, 4;
    %store/vec4 v0x7fffecef62a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef6380_0, 0, 1;
    %load/vec4 v0x7fffecef6d20_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7fffecef5a20_0, 0, 17;
    %load/vec4 v0x7fffecef5da0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.81, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
T_34.81 ;
T_34.79 ;
    %jmp T_34.32;
T_34.28 ;
    %load/vec4 v0x7fffecef8080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.83, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef7e00_0, 0, 1;
    %load/vec4 v0x7fffecef70f0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffecef5be0_0, 0, 3;
    %load/vec4 v0x7fffecef70f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.85, 4;
    %load/vec4 v0x7fffecef7cf0_0;
    %pad/u 17;
    %store/vec4 v0x7fffecef5a20_0, 0, 17;
    %jmp T_34.86;
T_34.85 ;
    %load/vec4 v0x7fffecef70f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_34.87, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fffecef7cf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffecef6d20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffecef5a20_0, 0, 17;
    %jmp T_34.88;
T_34.87 ;
    %load/vec4 v0x7fffecef70f0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_34.89, 4;
    %load/vec4 v0x7fffecef7cf0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fffecef6d20_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffecef5a20_0, 0, 17;
    %jmp T_34.90;
T_34.89 ;
    %load/vec4 v0x7fffecef70f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_34.91, 4;
    %load/vec4 v0x7fffecef7cf0_0;
    %pad/u 17;
    %store/vec4 v0x7fffecef5da0_0, 0, 17;
    %jmp T_34.92;
T_34.91 ;
    %load/vec4 v0x7fffecef7cf0_0;
    %load/vec4 v0x7fffecef72b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fffecef5da0_0, 0, 17;
    %load/vec4 v0x7fffecef5da0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_34.93, 8;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_34.94, 8;
T_34.93 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_34.94, 8;
 ; End of false expr.
    %blend;
T_34.94;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
T_34.92 ;
T_34.90 ;
T_34.88 ;
T_34.86 ;
T_34.83 ;
    %jmp T_34.32;
T_34.29 ;
    %load/vec4 v0x7fffecef72b0_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.95, 8;
    %load/vec4 v0x7fffecef72b0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7fffecef5da0_0, 0, 17;
    %jmp T_34.96;
T_34.95 ;
    %load/vec4 v0x7fffecef8260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.97, 8;
    %load/vec4 v0x7fffecef72b0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7fffecef5da0_0, 0, 17;
    %load/vec4 v0x7fffecef7a70_0;
    %store/vec4 v0x7fffecef62a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef6380_0, 0, 1;
    %load/vec4 v0x7fffecef6d20_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7fffecef5a20_0, 0, 17;
    %load/vec4 v0x7fffecef5da0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.99, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
T_34.99 ;
T_34.97 ;
T_34.96 ;
    %jmp T_34.32;
T_34.30 ;
    %load/vec4 v0x7fffecef8080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.101, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef7e00_0, 0, 1;
    %load/vec4 v0x7fffecef70f0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffecef5be0_0, 0, 3;
    %load/vec4 v0x7fffecef70f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.103, 4;
    %load/vec4 v0x7fffecef7cf0_0;
    %pad/u 17;
    %store/vec4 v0x7fffecef5a20_0, 0, 17;
    %jmp T_34.104;
T_34.103 ;
    %load/vec4 v0x7fffecef70f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_34.105, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fffecef7cf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffecef6d20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffecef5a20_0, 0, 17;
    %jmp T_34.106;
T_34.105 ;
    %load/vec4 v0x7fffecef70f0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_34.107, 4;
    %load/vec4 v0x7fffecef7cf0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fffecef6d20_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffecef5a20_0, 0, 17;
    %jmp T_34.108;
T_34.107 ;
    %load/vec4 v0x7fffecef70f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_34.109, 4;
    %load/vec4 v0x7fffecef7cf0_0;
    %pad/u 17;
    %store/vec4 v0x7fffecef5da0_0, 0, 17;
    %jmp T_34.110;
T_34.109 ;
    %load/vec4 v0x7fffecef7cf0_0;
    %load/vec4 v0x7fffecef72b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7fffecef5da0_0, 0, 17;
    %load/vec4 v0x7fffecef5da0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_34.111, 8;
    %pushi/vec4 12, 0, 5;
    %jmp/1 T_34.112, 8;
T_34.111 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_34.112, 8;
 ; End of false expr.
    %blend;
T_34.112;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
T_34.110 ;
T_34.108 ;
T_34.106 ;
T_34.104 ;
T_34.101 ;
    %jmp T_34.32;
T_34.31 ;
    %load/vec4 v0x7fffecef8080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.113, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef7e00_0, 0, 1;
    %load/vec4 v0x7fffecef72b0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7fffecef5da0_0, 0, 17;
    %load/vec4 v0x7fffecef6d20_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7fffecef5a20_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecef7c30_0, 0, 1;
    %load/vec4 v0x7fffecef5da0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.115, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffecef61c0_0, 0, 5;
T_34.115 ;
T_34.113 ;
    %jmp T_34.32;
T_34.32 ;
    %pop/vec4 1;
T_34.3 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x7fffece845e0;
T_35 ;
    %wait E_0x7fffecccc240;
    %load/vec4 v0x7fffecefb200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffecefca40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffecefcae0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffecefcae0_0, 0;
    %load/vec4 v0x7fffecefcae0_0;
    %assign/vec4 v0x7fffecefca40_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fffece845e0;
T_36 ;
    %wait E_0x7fffecccb3b0;
    %load/vec4 v0x7fffecefc040_0;
    %assign/vec4 v0x7fffecefc740_0, 0;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7fffece82e70;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffecefcc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffecefccd0_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_37.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.1, 5;
    %jmp/1 T_37.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x7fffecefcc10_0;
    %nor/r;
    %store/vec4 v0x7fffecefcc10_0, 0, 1;
    %jmp T_37.0;
T_37.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffecefccd0_0, 0, 1;
T_37.2 ;
    %delay 1000, 0;
    %load/vec4 v0x7fffecefcc10_0;
    %nor/r;
    %store/vec4 v0x7fffecefcc10_0, 0, 1;
    %jmp T_37.2;
    %vpi_call 3 25 "$finish" {0 0 0};
    %end;
    .thread T_37;
    .scope S_0x7fffece82e70;
T_38 ;
    %vpi_call 3 29 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 3 30 "$dumpvars" {0 0 0};
    %end;
    .thread T_38;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "common/block_ram/block_ram.v";
    "testbench.v";
    "riscv_top.v";
    "cpu.v";
    "ex.v";
    "ex_mem.v";
    "icache.v";
    "id.v";
    "id_ex.v";
    "if.v";
    "if_id.v";
    "mem.v";
    "mem_wb.v";
    "memory_control.v";
    "pc_reg.v";
    "register.v";
    "stall_control.v";
    "hci.v";
    "common/fifo/fifo.v";
    "common/uart/uart.v";
    "common/uart/uart_baud_clk.v";
    "common/uart/uart_rx.v";
    "common/uart/uart_tx.v";
    "ram.v";
