// Seed: 534167260
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2
    , id_17,
    output tri1 id_3,
    output wor id_4,
    input supply1 id_5,
    input wor id_6,
    input tri1 id_7,
    input tri1 id_8,
    input wor id_9,
    input tri1 id_10,
    input tri0 id_11,
    input wor id_12,
    input uwire id_13,
    input supply0 id_14,
    output uwire id_15
);
  assign id_4 = id_14;
  wire id_18, id_19, id_20, id_21, id_22, id_23, id_24;
  wire id_25;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input supply1 id_2,
    output wor id_3,
    input uwire id_4,
    input wire id_5
);
  assign id_3 = id_0;
  module_0(
      id_2, id_0, id_2, id_1, id_1, id_2, id_4, id_4, id_2, id_5, id_5, id_0, id_2, id_0, id_4, id_1
  );
endmodule
