INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task4/task4.srcs/sources_1/new/new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_top
ERROR: [VRFC 10-4982] syntax error near 'i' [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task4/task4.srcs/sources_1/new/new.v:56]
ERROR: [VRFC 10-4982] syntax error near '[' [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task4/task4.srcs/sources_1/new/new.v:57]
ERROR: [VRFC 10-2989] 'correct_bits' is not declared [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task4/task4.srcs/sources_1/new/new.v:58]
ERROR: [VRFC 10-2989] 'i' is not declared [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task4/task4.srcs/sources_1/new/new.v:59]
ERROR: [VRFC 10-2989] 'i' is not declared [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task4/task4.srcs/sources_1/new/new.v:60]
ERROR: [VRFC 10-2989] 'correct_bits' is not declared [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task4/task4.srcs/sources_1/new/new.v:61]
ERROR: [VRFC 10-2989] 'correct_bits' is not declared [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task4/task4.srcs/sources_1/new/new.v:65]
ERROR: [VRFC 10-2989] 'correct_bits' is not declared [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task4/task4.srcs/sources_1/new/new.v:67]
ERROR: [VRFC 10-2989] 'correct_bits' is not declared [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task4/task4.srcs/sources_1/new/new.v:71]
ERROR: [VRFC 10-2989] 'correct_bits' is not declared [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task4/task4.srcs/sources_1/new/new.v:72]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task4/task4.srcs/sources_1/new/new.v:72]
ERROR: [VRFC 10-2989] 'correct_bits' is not declared [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task4/task4.srcs/sources_1/new/new.v:78]
ERROR: [VRFC 10-8530] module 'new_top' is ignored due to previous errors [C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task4/task4.srcs/sources_1/new/new.v:1]
