static void T_1 F_1 ( void )\r\n{\r\nF_2 ( & V_1 ) ;\r\n}\r\nstatic inline void F_1 ( void ) {}\r\nstatic void F_3 ( void )\r\n{\r\nF_2 ( & V_2 ) ;\r\n}\r\nstatic inline void F_3 ( void ) {}\r\nstatic void T_1 F_4 ( void )\r\n{\r\nint V_3 ;\r\nV_3 = F_5 ( V_4 , V_5 ,\r\nL_1 ) ;\r\nif ( V_3 ) {\r\nF_6 ( L_2 , V_3 ) ;\r\nreturn;\r\n}\r\nF_2 ( & V_6 ) ;\r\n}\r\nstatic inline void F_4 ( void ) {}\r\nstatic int T_1 F_7 ( void )\r\n{\r\nint V_3 ;\r\nV_3 = F_5 ( V_7 , V_8 ,\r\nL_3 ) ;\r\nif ( V_3 ) {\r\nF_6 ( L_4 , V_3 ) ;\r\n} else {\r\nF_8 ( 10 ) ;\r\nF_9 ( V_7 , 1 ) ;\r\nF_10 ( 1 ) ;\r\n}\r\nF_11 ( & V_9 ) ;\r\nreturn 0 ;\r\n}\r\nstatic inline int F_7 ( void )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_12 ( void )\r\n{\r\nif ( F_13 ( & V_10 ) < 0 )\r\nF_6 ( L_5 ) ;\r\n}\r\nstatic inline void F_12 ( void ) {}\r\nstatic void T_1 F_14 ( void )\r\n{\r\nF_15 ( V_11 , V_12 ) ;\r\nF_16 () ;\r\nF_17 ( NULL , NULL ) ;\r\nV_13 = V_14 ;\r\nV_15 = F_18 ( V_14 ) ;\r\nF_1 () ;\r\nF_12 () ;\r\nF_4 () ;\r\nF_7 () ;\r\nF_3 () ;\r\nF_19 ( V_16 , 1 ) ;\r\n}
