--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Top1.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8033 paths analyzed, 1196 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.678ns.
--------------------------------------------------------------------------------

Paths for end point Registers/cmd_reg_3 (SLICE_X12Y30.F3), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/sequence_1 (FF)
  Destination:          Registers/cmd_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.638ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/sequence_1 to Registers/cmd_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y45.XQ      Tcko                  0.592   Registers/sequence<1>
                                                       Registers/sequence_1
    SLICE_X2Y14.G2       net (fanout=78)       4.855   Registers/sequence<1>
    SLICE_X2Y14.Y        Tilo                  0.759   Registers/Mrom_cmd_reg_rom000020
                                                       Registers/Mrom_cmd_reg_rom0000231_5_f5_G_SW0
    SLICE_X3Y14.F1       net (fanout=1)        0.156   N219
    SLICE_X3Y14.X        Tif5x                 1.025   Registers/Mrom_cmd_reg_rom0000231_5_f5
                                                       Registers/Mrom_cmd_reg_rom0000231_5_f5_G
                                                       Registers/Mrom_cmd_reg_rom0000231_5_f5
    SLICE_X12Y30.F3      net (fanout=1)        1.359   Registers/Mrom_cmd_reg_rom0000231_5_f5
    SLICE_X12Y30.CLK     Tfck                  0.892   Registers/cmd_reg<3>
                                                       Registers/sequence<6>3
                                                       Registers/cmd_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      9.638ns (3.268ns logic, 6.370ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/sequence_1 (FF)
  Destination:          Registers/cmd_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.557ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/sequence_1 to Registers/cmd_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y45.XQ      Tcko                  0.592   Registers/sequence<1>
                                                       Registers/sequence_1
    SLICE_X2Y15.G2       net (fanout=78)       4.855   Registers/sequence<1>
    SLICE_X2Y15.Y        Tilo                  0.759   Registers/Mrom_cmd_reg_rom000019
                                                       Registers/Mrom_cmd_reg_rom0000231_5_f5_F_SW0
    SLICE_X3Y14.G2       net (fanout=1)        0.075   N199
    SLICE_X3Y14.X        Tif5x                 1.025   Registers/Mrom_cmd_reg_rom0000231_5_f5
                                                       Registers/Mrom_cmd_reg_rom0000231_5_f5_F
                                                       Registers/Mrom_cmd_reg_rom0000231_5_f5
    SLICE_X12Y30.F3      net (fanout=1)        1.359   Registers/Mrom_cmd_reg_rom0000231_5_f5
    SLICE_X12Y30.CLK     Tfck                  0.892   Registers/cmd_reg<3>
                                                       Registers/sequence<6>3
                                                       Registers/cmd_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      9.557ns (3.268ns logic, 6.289ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/sequence_1 (FF)
  Destination:          Registers/cmd_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.497ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/sequence_1 to Registers/cmd_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y45.XQ      Tcko                  0.592   Registers/sequence<1>
                                                       Registers/sequence_1
    SLICE_X2Y15.F2       net (fanout=78)       4.815   Registers/sequence<1>
    SLICE_X2Y15.X        Tilo                  0.759   Registers/Mrom_cmd_reg_rom000019
                                                       Registers/Mrom_cmd_reg_rom0000191
    SLICE_X3Y14.G3       net (fanout=1)        0.055   Registers/Mrom_cmd_reg_rom000019
    SLICE_X3Y14.X        Tif5x                 1.025   Registers/Mrom_cmd_reg_rom0000231_5_f5
                                                       Registers/Mrom_cmd_reg_rom0000231_5_f5_F
                                                       Registers/Mrom_cmd_reg_rom0000231_5_f5
    SLICE_X12Y30.F3      net (fanout=1)        1.359   Registers/Mrom_cmd_reg_rom0000231_5_f5
    SLICE_X12Y30.CLK     Tfck                  0.892   Registers/cmd_reg<3>
                                                       Registers/sequence<6>3
                                                       Registers/cmd_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      9.497ns (3.268ns logic, 6.229ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_12 (SLICE_X56Y75.G1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.532ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.031 - 0.048)
  Source Clock:         ov7670_pclkbufmux falling at 5.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y84.XQ      Tcko                  0.592   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X54Y72.G4      net (fanout=2)        1.175   inst_ov7670capt1/latched_vsync
    SLICE_X54Y72.Y       Tilo                  0.759   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_mux0001<0>178
    SLICE_X56Y75.G1      net (fanout=15)       1.114   inst_ov7670capt1/N01
    SLICE_X56Y75.CLK     Tgck                  0.892   inst_ov7670capt1/address<11>
                                                       inst_ov7670capt1/address_mux0001<2>1
                                                       inst_ov7670capt1/address_12
    -------------------------------------------------  ---------------------------
    Total                                      4.532ns (2.243ns logic, 2.289ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/address_4 (FF)
  Destination:          inst_ov7670capt1/address_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.752ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.003 - 0.011)
  Source Clock:         ov7670_pclkbufmux rising at 0.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/address_4 to inst_ov7670capt1/address_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y69.YQ      Tcko                  0.652   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_4
    SLICE_X55Y72.F2      net (fanout=21)       1.100   inst_ov7670capt1/address<4>
    SLICE_X55Y72.X       Tilo                  0.704   inst_ov7670capt1/address_mux0001<0>150
                                                       inst_ov7670capt1/address_mux0001<0>150
    SLICE_X54Y70.F2      net (fanout=1)        0.361   inst_ov7670capt1/address_mux0001<0>150
    SLICE_X54Y70.X       Tilo                  0.759   inst_ov7670capt1/address_mux0001<0>151
                                                       inst_ov7670capt1/address_mux0001<0>151
    SLICE_X54Y72.G1      net (fanout=1)        0.411   inst_ov7670capt1/address_mux0001<0>151
    SLICE_X54Y72.Y       Tilo                  0.759   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_mux0001<0>178
    SLICE_X56Y75.G1      net (fanout=15)       1.114   inst_ov7670capt1/N01
    SLICE_X56Y75.CLK     Tgck                  0.892   inst_ov7670capt1/address<11>
                                                       inst_ov7670capt1/address_mux0001<2>1
                                                       inst_ov7670capt1/address_12
    -------------------------------------------------  ---------------------------
    Total                                      6.752ns (3.766ns logic, 2.986ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/address_7 (FF)
  Destination:          inst_ov7670capt1/address_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.378ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.003 - 0.011)
  Source Clock:         ov7670_pclkbufmux rising at 0.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/address_7 to inst_ov7670capt1/address_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y68.YQ      Tcko                  0.652   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_7
    SLICE_X55Y72.F3      net (fanout=21)       0.726   inst_ov7670capt1/address<7>
    SLICE_X55Y72.X       Tilo                  0.704   inst_ov7670capt1/address_mux0001<0>150
                                                       inst_ov7670capt1/address_mux0001<0>150
    SLICE_X54Y70.F2      net (fanout=1)        0.361   inst_ov7670capt1/address_mux0001<0>150
    SLICE_X54Y70.X       Tilo                  0.759   inst_ov7670capt1/address_mux0001<0>151
                                                       inst_ov7670capt1/address_mux0001<0>151
    SLICE_X54Y72.G1      net (fanout=1)        0.411   inst_ov7670capt1/address_mux0001<0>151
    SLICE_X54Y72.Y       Tilo                  0.759   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_mux0001<0>178
    SLICE_X56Y75.G1      net (fanout=15)       1.114   inst_ov7670capt1/N01
    SLICE_X56Y75.CLK     Tgck                  0.892   inst_ov7670capt1/address<11>
                                                       inst_ov7670capt1/address_mux0001<2>1
                                                       inst_ov7670capt1/address_12
    -------------------------------------------------  ---------------------------
    Total                                      6.378ns (3.766ns logic, 2.612ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_13 (SLICE_X56Y74.F1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.527ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.031 - 0.048)
  Source Clock:         ov7670_pclkbufmux falling at 5.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y84.XQ      Tcko                  0.592   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X54Y72.G4      net (fanout=2)        1.175   inst_ov7670capt1/latched_vsync
    SLICE_X54Y72.Y       Tilo                  0.759   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_mux0001<0>178
    SLICE_X56Y74.F1      net (fanout=15)       1.109   inst_ov7670capt1/N01
    SLICE_X56Y74.CLK     Tfck                  0.892   inst_ov7670capt1/address<13>
                                                       inst_ov7670capt1/address_mux0001<1>1
                                                       inst_ov7670capt1/address_13
    -------------------------------------------------  ---------------------------
    Total                                      4.527ns (2.243ns logic, 2.284ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/address_4 (FF)
  Destination:          inst_ov7670capt1/address_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.747ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.003 - 0.011)
  Source Clock:         ov7670_pclkbufmux rising at 0.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/address_4 to inst_ov7670capt1/address_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y69.YQ      Tcko                  0.652   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_4
    SLICE_X55Y72.F2      net (fanout=21)       1.100   inst_ov7670capt1/address<4>
    SLICE_X55Y72.X       Tilo                  0.704   inst_ov7670capt1/address_mux0001<0>150
                                                       inst_ov7670capt1/address_mux0001<0>150
    SLICE_X54Y70.F2      net (fanout=1)        0.361   inst_ov7670capt1/address_mux0001<0>150
    SLICE_X54Y70.X       Tilo                  0.759   inst_ov7670capt1/address_mux0001<0>151
                                                       inst_ov7670capt1/address_mux0001<0>151
    SLICE_X54Y72.G1      net (fanout=1)        0.411   inst_ov7670capt1/address_mux0001<0>151
    SLICE_X54Y72.Y       Tilo                  0.759   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_mux0001<0>178
    SLICE_X56Y74.F1      net (fanout=15)       1.109   inst_ov7670capt1/N01
    SLICE_X56Y74.CLK     Tfck                  0.892   inst_ov7670capt1/address<13>
                                                       inst_ov7670capt1/address_mux0001<1>1
                                                       inst_ov7670capt1/address_13
    -------------------------------------------------  ---------------------------
    Total                                      6.747ns (3.766ns logic, 2.981ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/address_7 (FF)
  Destination:          inst_ov7670capt1/address_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.373ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.003 - 0.011)
  Source Clock:         ov7670_pclkbufmux rising at 0.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/address_7 to inst_ov7670capt1/address_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y68.YQ      Tcko                  0.652   inst_ov7670capt1/address<3>
                                                       inst_ov7670capt1/address_7
    SLICE_X55Y72.F3      net (fanout=21)       0.726   inst_ov7670capt1/address<7>
    SLICE_X55Y72.X       Tilo                  0.704   inst_ov7670capt1/address_mux0001<0>150
                                                       inst_ov7670capt1/address_mux0001<0>150
    SLICE_X54Y70.F2      net (fanout=1)        0.361   inst_ov7670capt1/address_mux0001<0>150
    SLICE_X54Y70.X       Tilo                  0.759   inst_ov7670capt1/address_mux0001<0>151
                                                       inst_ov7670capt1/address_mux0001<0>151
    SLICE_X54Y72.G1      net (fanout=1)        0.411   inst_ov7670capt1/address_mux0001<0>151
    SLICE_X54Y72.Y       Tilo                  0.759   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_mux0001<0>178
    SLICE_X56Y74.F1      net (fanout=15)       1.109   inst_ov7670capt1/N01
    SLICE_X56Y74.CLK     Tfck                  0.892   inst_ov7670capt1/address<13>
                                                       inst_ov7670capt1/address_mux0001<1>1
                                                       inst_ov7670capt1/address_13
    -------------------------------------------------  ---------------------------
    Total                                      6.373ns (3.766ns logic, 2.607ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAMB16_X1Y10.DIA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.863ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_9 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.880ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.116 - 0.099)
  Source Clock:         ov7670_pclkbufmux rising at 10.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_9 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y83.YQ      Tcko                  0.470   inst_ov7670capt1/d_latch<9>
                                                       inst_ov7670capt1/d_latch_9
    RAMB16_X1Y10.DIA9    net (fanout=3)        0.536   inst_ov7670capt1/d_latch<9>
    RAMB16_X1Y10.CLKA    Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.880ns (0.344ns logic, 0.536ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y9.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.969ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_9 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.974ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.104 - 0.099)
  Source Clock:         ov7670_pclkbufmux rising at 10.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_9 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y83.YQ      Tcko                  0.470   inst_ov7670capt1/d_latch<9>
                                                       inst_ov7670capt1/d_latch_9
    RAMB16_X1Y9.DIA0     net (fanout=3)        0.630   inst_ov7670capt1/d_latch<9>
    RAMB16_X1Y9.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.974ns (0.344ns logic, 0.630ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAMB16_X1Y11.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.985ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_9 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (0.255 - 0.163)
  Source Clock:         ov7670_pclkbufmux rising at 10.000ns
  Destination Clock:    ov7670_pclkbufmux rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_9 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y83.YQ      Tcko                  0.470   inst_ov7670capt1/d_latch<9>
                                                       inst_ov7670capt1/d_latch_9
    RAMB16_X1Y11.DIA1    net (fanout=3)        0.733   inst_ov7670capt1/d_latch<9>
    RAMB16_X1Y11.CLKA    Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.344ns logic, 0.733ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: SLICE_X63Y88.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: SLICE_X63Y88.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<1>/SR
  Logical resource: inst_ov7670capt1/latched_d_1/SR
  Location pin: SLICE_X64Y82.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 333 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 333 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<0>/SR
  Logical resource: u1/clockp_0/SR
  Location pin: SLICE_X57Y61.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 333.000ns
  High pulse: 166.500ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<0>/SR
  Logical resource: u1/clockp_0/SR
  Location pin: SLICE_X57Y61.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 331.404ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: u1/clockp<0>/CLK
  Logical resource: u1/clockp_0/CK
  Location pin: SLICE_X57Y61.CLK
  Clock network: clkcambuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 333 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 333 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<1>/SR
  Logical resource: u1/clockp_1/SR
  Location pin: SLICE_X60Y69.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 333.000ns
  High pulse: 166.500ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<1>/SR
  Logical resource: u1/clockp_1/SR
  Location pin: SLICE_X60Y69.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 331.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: u1/clockp<1>/CLK
  Logical resource: u1/clockp_1/CK
  Location pin: SLICE_X60Y69.CLK
  Clock network: clkcambuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 333 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 333 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<2>/SR
  Logical resource: u1/clockp_2/SR
  Location pin: SLICE_X56Y63.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 333.000ns
  High pulse: 166.500ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<2>/SR
  Logical resource: u1/clockp_2/SR
  Location pin: SLICE_X56Y63.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 331.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: u1/clockp<2>/CLK
  Logical resource: u1/clockp_2/CK
  Location pin: SLICE_X56Y63.CLK
  Clock network: clkcambuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_pclk4" 333 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_pclk4" 333 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<3>/SR
  Logical resource: u1/clockp_3/SR
  Location pin: SLICE_X59Y65.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 329.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 333.000ns
  High pulse: 166.500ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<3>/SR
  Logical resource: u1/clockp_3/SR
  Location pin: SLICE_X59Y65.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 331.404ns (period - (min low pulse limit / (low pulse / period)))
  Period: 333.000ns
  Low pulse: 166.500ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: u1/clockp<3>/CLK
  Logical resource: u1/clockp_3/CK
  Location pin: SLICE_X59Y65.CLK
  Clock network: clkcambuf
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    9.678|    4.589|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8033 paths, 0 nets, and 2182 connections

Design statistics:
   Minimum period:   9.678ns{1}   (Maximum frequency: 103.327MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 25 13:41:25 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



