Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Tue Dec  3 18:04:14 2024
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_drc -file TopCronometro_drc_routed.rpt -pb TopCronometro_drc_routed.pb -rpx TopCronometro_drc_routed.rpx
| Design       : TopCronometro
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net u11/u1/FSM_sequential_estadoActual_reg[1]_0 is a gated clock net sourced by a combinational pin u11/u1/cuenta[4]_i_2/O, cell u11/u1/cuenta[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT u11/u1/cuenta[4]_i_2 is driving clock pin of 5 cells. This could lead to large hold time violations. Involved cells are:
u3/cuenta_reg[0], u3/cuenta_reg[1], u3/cuenta_reg[2], u3/cuenta_reg[3]
u3/cuenta_reg[4]
Related violations: <none>


