3bit-decoder
============

a DECODER in Verilog with a 3-bit input dec[0 : 2] and 8 outputs
The decoder outputs are only set when the input selbar is
pulled low. When selbar is high, the outputs a[0 : 7] would be in the high-impedance state.
