<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<title></title>
</head>
<body>
<table summary="Table for page layout." id="tlayout">
<tr valign="top">
<td id="layout-menu">
<div class="menu-item"><a href="index.html" class="current"><b>Home</b></a></div>
<div class="menu-item"><a href="Bio.html">Bio</a></div>
<div class="menu-item"><a href="Research.html">Research</a></div>
<div class="menu-item"><a href="Teaching.html">Teaching</a></div>
<div class="menu-item"><a href="Links.html">Links</a></div>
</td>
<td id="layout-content">
<p><br /></p>
<h2>Projects</h2>
<h4>Sitar (Simulation Tool for Architectural Research)<br /></h4>
<ul>
<li><p><a href="https://nehakaranjkar.github.io/sitar/">[Project Webpage]</a><br />
Sitar is a framework for modeling and simulation of discrete-time systems (such as discrete
time queues, computer networks and computer architectural models). It consists of a
system description language and a cycle-based simulation kernel. The language allows
a system to be described in a hierarchical manner as an interconnection of modules
running concurrently. The behavior of each module can be described in an imperative
manner using constructs such as time-delays, conditional wait statements, fork-join
concurrency, and branch/loop constructs. C++ code can be embedded in a module
description in a straightforward and well-defined manner. The sitar language parser
has been written using Antlr V3. The simulation kernel is lightweight, consisting of a
small set of C++ classes, and has been parallelized using OpenMP. <br />
(2010-2012)</p>
</li>
</ul>
<h4>A Framework for Simulation of the Device Layer in Smart City IoT Stacks</h4>
<ul>
<li><p>This is an ongoing project at RBCCPS (IISc Bangalore) with the aim 
of developing a scalable and flexible framework for the
simulation of the device layer in smart-city applications.<br />
(August 2018 - present)</p>
</li>
</ul>
<h4>Discrete-event modeling for Industrial IoT applications</h4>
<ul>
<li><p>As a part of an <i>Energy-efficient assembly lines</i> project at RBCCPS, my work
involves building simulation models of the assembly line for prediction, optimization
and real-time monitoring in an industrial Internet-of-Things framework. An open-source
simulator for an SMT-PCB assembly line with GUI support, developed as a part of this project
is available <a href="https://github.com/NehaKaranjkar/IIoT_RBCCPS/">here</a>.<br />
PI: Prof. Rajesh Sundaresan, IISc Bangalore<br />
(August 2017 - August 2018)</p>
</li>
</ul>
<div id="footer">
<div id="footer-text">
Page generated 2019-01-16 10:44:52 IST, by <a href="http://jemdoc.jaboc.net/">jemdoc</a>.
</div>
</div>
</td>
</tr>
</table>
</body>
</html>
