Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Thu Nov  9 17:59:06 2017
| Host             : csgvinamra-Precision-WorkStation-T3500 running 64-bit Ubuntu 16.04.3 LTS
| Command          : 
| Design           : mkGaussBlur
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.986 |
| Dynamic (W)              | 0.853 |
| Device Static (W)        | 0.133 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 73.6  |
| Junction Temperature (C) | 36.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.217 |        3 |       --- |             --- |
| Slice Logic              |     0.210 |    50832 |       --- |             --- |
|   LUT as Logic           |     0.159 |    15770 |     53200 |           29.64 |
|   Register               |     0.028 |    30625 |    106400 |           28.78 |
|   CARRY4                 |     0.017 |     1859 |     13300 |           13.98 |
|   LUT as Distributed RAM |     0.007 |      440 |     17400 |            2.53 |
|   Others                 |     0.000 |      974 |       --- |             --- |
| Signals                  |     0.339 |    36229 |       --- |             --- |
| Block RAM                |     0.074 |       14 |       140 |           10.00 |
| I/O                      |     0.013 |       50 |       200 |           25.00 |
| Static Power             |     0.133 |          |           |                 |
| Total                    |     0.986 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.849 |       0.837 |      0.011 |
| Vccaux    |       1.800 |     0.021 |       0.001 |      0.020 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.007 |       0.006 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.003 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.023 |       0.000 |      0.023 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| general_clk | CLK    |             5.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------+-----------+
| Name                                                      | Power (W) |
+-----------------------------------------------------------+-----------+
| mkGaussBlur                                               |     0.853 |
|   forward_0                                               |    <0.001 |
|   forward_1                                               |    <0.001 |
|   instream_0                                              |    <0.001 |
|   instream_1                                              |    <0.001 |
|   stage1_13                                               |    <0.001 |
|   stage1_14                                               |    <0.001 |
|   stage1_15                                               |    <0.001 |
|   stage1_16                                               |    <0.001 |
|   stage1_17                                               |    <0.001 |
|   stage1_18                                               |    <0.001 |
|   stage1_19                                               |    <0.001 |
|   stage1_20                                               |    <0.001 |
|   stage1_21                                               |    <0.001 |
|   stage1_22                                               |    <0.001 |
|   stage1_23                                               |    <0.001 |
|   stage1_24                                               |    <0.001 |
|   stage1_25                                               |    <0.001 |
|   stage1_26                                               |    <0.001 |
|   stage1_27                                               |    <0.001 |
|   stage1_28                                               |    <0.001 |
|   stage1_29                                               |    <0.001 |
|   stage1_3                                                |    <0.001 |
|   stage1_30                                               |    <0.001 |
|   stage1_31                                               |    <0.001 |
|   stage1_32                                               |    <0.001 |
|   stage1_33                                               |    <0.001 |
|   stage1_34                                               |    <0.001 |
|   stage1_35                                               |    <0.001 |
|   stage1_36                                               |    <0.001 |
|   stage1_37                                               |    <0.001 |
|   stage1_38                                               |    <0.001 |
|   stage1_39                                               |    <0.001 |
|   stage1_40                                               |    <0.001 |
|   stage1_41                                               |    <0.001 |
|   stage1_42                                               |    <0.001 |
|   stage1_43                                               |    <0.001 |
|   stage1_44                                               |    <0.001 |
|   stage1_45                                               |    <0.001 |
|   stage1_46                                               |    <0.001 |
|   stage1_47                                               |    <0.001 |
|   stage1_48                                               |    <0.001 |
|   stage1_49                                               |    <0.001 |
|   stage1_50                                               |    <0.001 |
|   stage1_51                                               |    <0.001 |
|   stage1_52                                               |    <0.001 |
|   stage1_53                                               |    <0.001 |
|   stage1_54                                               |    <0.001 |
|   stage1_55                                               |    <0.001 |
|   stage1_56                                               |    <0.001 |
|   stage1_57                                               |    <0.001 |
|   stage1_58                                               |    <0.001 |
|   stage1_59                                               |    <0.001 |
|   stage1_6                                                |    <0.001 |
|   stage1_60                                               |    <0.001 |
|   stage1_61                                               |    <0.001 |
|   stage1_62                                               |    <0.001 |
|   stage1_63                                               |    <0.001 |
|   stage1_64                                               |    <0.001 |
|   stage1_65                                               |    <0.001 |
|   stage1_66                                               |    <0.001 |
|   stage1_67                                               |    <0.001 |
|   stage1_68                                               |    <0.001 |
|   stage1_69                                               |    <0.001 |
|   stage1_70                                               |    <0.001 |
|   stage1_71                                               |    <0.001 |
|   stage1_72                                               |    <0.001 |
|   stage1_9                                                |     0.001 |
|   stage1_collPulse                                        |     0.001 |
|   stage1_forward_0                                        |    <0.001 |
|   stage1_forward_1                                        |    <0.001 |
|   stage1_instream_0                                       |     0.001 |
|   stage1_instream_1                                       |     0.001 |
|   stage1_lineBuffer_0_0_memory_memory                     |     0.003 |
|   stage1_lineBuffer_0_0_memory_serverAdapterB_outDataCore |     0.002 |
|     arr_reg_0_1_0_5                                       |    <0.001 |
|     arr_reg_0_1_12_17                                     |    <0.001 |
|     arr_reg_0_1_18_23                                     |    <0.001 |
|     arr_reg_0_1_24_29                                     |    <0.001 |
|     arr_reg_0_1_6_11                                      |    <0.001 |
|   stage1_lineBuffer_0_1_memory_memory                     |     0.003 |
|   stage1_lineBuffer_0_1_memory_serverAdapterB_outDataCore |     0.002 |
|     arr_reg_0_1_0_5                                       |    <0.001 |
|     arr_reg_0_1_12_17                                     |    <0.001 |
|     arr_reg_0_1_18_23                                     |    <0.001 |
|     arr_reg_0_1_24_29                                     |    <0.001 |
|     arr_reg_0_1_6_11                                      |    <0.001 |
|   stage1_lineBuffer_1_0_memory_memory                     |     0.003 |
|   stage1_lineBuffer_1_0_memory_serverAdapterB_outDataCore |     0.002 |
|     arr_reg_0_1_0_5                                       |    <0.001 |
|     arr_reg_0_1_12_17                                     |    <0.001 |
|     arr_reg_0_1_18_23                                     |    <0.001 |
|     arr_reg_0_1_24_29                                     |    <0.001 |
|     arr_reg_0_1_6_11                                      |    <0.001 |
|   stage1_lineBuffer_1_1_memory_memory                     |     0.003 |
|   stage1_lineBuffer_1_1_memory_serverAdapterB_outDataCore |     0.002 |
|     arr_reg_0_1_0_5                                       |    <0.001 |
|     arr_reg_0_1_12_17                                     |    <0.001 |
|     arr_reg_0_1_18_23                                     |    <0.001 |
|     arr_reg_0_1_24_29                                     |    <0.001 |
|     arr_reg_0_1_6_11                                      |    <0.001 |
|   stage1_lineBuffer_2_0_memory_memory                     |     0.003 |
|   stage1_lineBuffer_2_0_memory_serverAdapterB_outDataCore |     0.002 |
|     arr_reg_0_1_0_5                                       |    <0.001 |
|     arr_reg_0_1_12_17                                     |    <0.001 |
|     arr_reg_0_1_18_23                                     |    <0.001 |
|     arr_reg_0_1_24_29                                     |    <0.001 |
|     arr_reg_0_1_6_11                                      |    <0.001 |
|   stage1_lineBuffer_2_1_memory_memory                     |     0.003 |
|   stage1_lineBuffer_2_1_memory_serverAdapterB_outDataCore |     0.002 |
|     arr_reg_0_1_0_5                                       |    <0.001 |
|     arr_reg_0_1_12_17                                     |    <0.001 |
|     arr_reg_0_1_18_23                                     |    <0.001 |
|     arr_reg_0_1_24_29                                     |    <0.001 |
|     arr_reg_0_1_6_11                                      |    <0.001 |
|   stage1_lineBuffer_3_0_memory_memory                     |     0.003 |
|   stage1_lineBuffer_3_0_memory_serverAdapterB_outDataCore |     0.002 |
|     arr_reg_0_1_0_5                                       |    <0.001 |
|     arr_reg_0_1_12_17                                     |    <0.001 |
|     arr_reg_0_1_18_23                                     |    <0.001 |
|     arr_reg_0_1_24_29                                     |    <0.001 |
|     arr_reg_0_1_6_11                                      |    <0.001 |
|   stage1_lineBuffer_3_1_memory_memory                     |     0.003 |
|   stage1_lineBuffer_3_1_memory_serverAdapterB_outDataCore |     0.002 |
|     arr_reg_0_1_0_5                                       |    <0.001 |
|     arr_reg_0_1_12_17                                     |    <0.001 |
|     arr_reg_0_1_18_23                                     |    <0.001 |
|     arr_reg_0_1_24_29                                     |    <0.001 |
|     arr_reg_0_1_6_11                                      |    <0.001 |
|   stage1_lineBuffer_4_0_memory_memory                     |     0.003 |
|   stage1_lineBuffer_4_0_memory_serverAdapterB_outDataCore |     0.002 |
|     arr_reg_0_1_0_5                                       |    <0.001 |
|     arr_reg_0_1_12_17                                     |    <0.001 |
|     arr_reg_0_1_18_23                                     |    <0.001 |
|     arr_reg_0_1_24_29                                     |    <0.001 |
|     arr_reg_0_1_6_11                                      |    <0.001 |
|   stage1_lineBuffer_4_1_memory_memory                     |     0.003 |
|   stage1_lineBuffer_4_1_memory_serverAdapterB_outDataCore |     0.003 |
|     arr_reg_0_1_0_5                                       |    <0.001 |
|     arr_reg_0_1_12_17                                     |    <0.001 |
|     arr_reg_0_1_18_23                                     |    <0.001 |
|     arr_reg_0_1_24_29                                     |    <0.001 |
|     arr_reg_0_1_6_11                                      |    <0.001 |
|   stage1_mac_0                                            |    <0.001 |
|   stage1_mac_0_1                                          |    <0.001 |
|   stage1_mac_0_10                                         |    <0.001 |
|   stage1_mac_0_11                                         |    <0.001 |
|   stage1_mac_0_12                                         |    <0.001 |
|   stage1_mac_0_13                                         |    <0.001 |
|   stage1_mac_0_14                                         |    <0.001 |
|   stage1_mac_0_15                                         |    <0.001 |
|   stage1_mac_0_16                                         |    <0.001 |
|   stage1_mac_0_17                                         |    <0.001 |
|   stage1_mac_0_18                                         |    <0.001 |
|   stage1_mac_0_19                                         |    <0.001 |
|   stage1_mac_0_2                                          |    <0.001 |
|   stage1_mac_0_20                                         |    <0.001 |
|   stage1_mac_0_21                                         |    <0.001 |
|   stage1_mac_0_22                                         |    <0.001 |
|   stage1_mac_0_23                                         |    <0.001 |
|   stage1_mac_0_24                                         |    <0.001 |
|   stage1_mac_0_3                                          |    <0.001 |
|   stage1_mac_0_4                                          |    <0.001 |
|   stage1_mac_0_5                                          |    <0.001 |
|   stage1_mac_0_6                                          |    <0.001 |
|   stage1_mac_0_7                                          |    <0.001 |
|   stage1_mac_0_8                                          |    <0.001 |
|   stage1_mac_0_9                                          |    <0.001 |
|   stage1_mac_0_instreamA_0                                |     0.001 |
|   stage1_mac_0_instreamA_1                                |     0.001 |
|   stage1_mac_0_instreamA_10                               |     0.001 |
|   stage1_mac_0_instreamA_11                               |    <0.001 |
|   stage1_mac_0_instreamA_12                               |     0.001 |
|   stage1_mac_0_instreamA_13                               |     0.001 |
|   stage1_mac_0_instreamA_14                               |     0.001 |
|   stage1_mac_0_instreamA_15                               |    <0.001 |
|   stage1_mac_0_instreamA_16                               |     0.001 |
|   stage1_mac_0_instreamA_17                               |     0.001 |
|   stage1_mac_0_instreamA_18                               |     0.001 |
|   stage1_mac_0_instreamA_19                               |     0.001 |
|   stage1_mac_0_instreamA_2                                |     0.001 |
|   stage1_mac_0_instreamA_20                               |     0.001 |
|   stage1_mac_0_instreamA_21                               |     0.001 |
|   stage1_mac_0_instreamA_22                               |     0.001 |
|   stage1_mac_0_instreamA_23                               |    <0.001 |
|   stage1_mac_0_instreamA_24                               |     0.001 |
|   stage1_mac_0_instreamA_3                                |     0.001 |
|   stage1_mac_0_instreamA_4                                |     0.001 |
|   stage1_mac_0_instreamA_5                                |     0.001 |
|   stage1_mac_0_instreamA_6                                |     0.001 |
|   stage1_mac_0_instreamA_7                                |    <0.001 |
|   stage1_mac_0_instreamA_8                                |     0.001 |
|   stage1_mac_0_instreamA_9                                |    <0.001 |
|   stage1_mac_0_instreamB_0                                |    <0.001 |
|   stage1_mac_0_instreamB_1                                |    <0.001 |
|   stage1_mac_0_instreamB_10                               |    <0.001 |
|   stage1_mac_0_instreamB_11                               |    <0.001 |
|   stage1_mac_0_instreamB_12                               |    <0.001 |
|   stage1_mac_0_instreamB_13                               |    <0.001 |
|   stage1_mac_0_instreamB_14                               |    <0.001 |
|   stage1_mac_0_instreamB_15                               |    <0.001 |
|   stage1_mac_0_instreamB_16                               |    <0.001 |
|   stage1_mac_0_instreamB_17                               |    <0.001 |
|   stage1_mac_0_instreamB_18                               |    <0.001 |
|   stage1_mac_0_instreamB_19                               |    <0.001 |
|   stage1_mac_0_instreamB_2                                |    <0.001 |
|   stage1_mac_0_instreamB_20                               |    <0.001 |
|   stage1_mac_0_instreamB_21                               |    <0.001 |
|   stage1_mac_0_instreamB_22                               |    <0.001 |
|   stage1_mac_0_instreamB_23                               |    <0.001 |
|   stage1_mac_0_instreamB_24                               |    <0.001 |
|   stage1_mac_0_instreamB_3                                |    <0.001 |
|   stage1_mac_0_instreamB_4                                |    <0.001 |
|   stage1_mac_0_instreamB_5                                |    <0.001 |
|   stage1_mac_0_instreamB_6                                |    <0.001 |
|   stage1_mac_0_instreamB_7                                |    <0.001 |
|   stage1_mac_0_instreamB_8                                |    <0.001 |
|   stage1_mac_0_instreamB_9                                |    <0.001 |
|   stage1_mac_0_red_192                                    |    <0.001 |
|   stage1_mac_0_red_193                                    |    <0.001 |
|   stage1_mac_0_red_194                                    |    <0.001 |
|   stage1_mac_0_red_195                                    |    <0.001 |
|   stage1_mac_0_red_196                                    |    <0.001 |
|   stage1_mac_0_red_197                                    |    <0.001 |
|   stage1_mac_0_red_instream_0                             |    <0.001 |
|   stage1_mac_0_red_instream_1                             |    <0.001 |
|   stage1_mac_0_red_instream_10                            |    <0.001 |
|   stage1_mac_0_red_instream_11                            |    <0.001 |
|   stage1_mac_0_red_instream_12                            |    <0.001 |
|   stage1_mac_0_red_instream_13                            |    <0.001 |
|   stage1_mac_0_red_instream_14                            |    <0.001 |
|   stage1_mac_0_red_instream_15                            |    <0.001 |
|   stage1_mac_0_red_instream_16                            |    <0.001 |
|   stage1_mac_0_red_instream_17                            |    <0.001 |
|   stage1_mac_0_red_instream_18                            |    <0.001 |
|   stage1_mac_0_red_instream_19                            |    <0.001 |
|   stage1_mac_0_red_instream_2                             |    <0.001 |
|   stage1_mac_0_red_instream_20                            |    <0.001 |
|   stage1_mac_0_red_instream_21                            |    <0.001 |
|   stage1_mac_0_red_instream_22                            |    <0.001 |
|   stage1_mac_0_red_instream_23                            |    <0.001 |
|   stage1_mac_0_red_instream_24                            |    <0.001 |
|   stage1_mac_0_red_instream_3                             |    <0.001 |
|   stage1_mac_0_red_instream_4                             |    <0.001 |
|   stage1_mac_0_red_instream_5                             |    <0.001 |
|   stage1_mac_0_red_instream_6                             |    <0.001 |
|   stage1_mac_0_red_instream_7                             |    <0.001 |
|   stage1_mac_0_red_instream_8                             |    <0.001 |
|   stage1_mac_0_red_instream_9                             |    <0.001 |
|   stage1_mac_0_red_outstream                              |    <0.001 |
|   stage1_mac_1                                            |    <0.001 |
|   stage1_mac_1_1                                          |    <0.001 |
|   stage1_mac_1_10                                         |    <0.001 |
|   stage1_mac_1_11                                         |    <0.001 |
|   stage1_mac_1_12                                         |    <0.001 |
|   stage1_mac_1_13                                         |    <0.001 |
|   stage1_mac_1_14                                         |    <0.001 |
|   stage1_mac_1_15                                         |    <0.001 |
|   stage1_mac_1_16                                         |    <0.001 |
|   stage1_mac_1_17                                         |    <0.001 |
|   stage1_mac_1_18                                         |    <0.001 |
|   stage1_mac_1_19                                         |    <0.001 |
|   stage1_mac_1_2                                          |    <0.001 |
|   stage1_mac_1_20                                         |    <0.001 |
|   stage1_mac_1_21                                         |    <0.001 |
|   stage1_mac_1_22                                         |    <0.001 |
|   stage1_mac_1_23                                         |    <0.001 |
|   stage1_mac_1_24                                         |    <0.001 |
|   stage1_mac_1_3                                          |    <0.001 |
|   stage1_mac_1_4                                          |    <0.001 |
|   stage1_mac_1_5                                          |    <0.001 |
|   stage1_mac_1_6                                          |    <0.001 |
|   stage1_mac_1_7                                          |    <0.001 |
|   stage1_mac_1_8                                          |    <0.001 |
|   stage1_mac_1_9                                          |    <0.001 |
|   stage1_mac_1_instreamA_0                                |    <0.001 |
|   stage1_mac_1_instreamA_1                                |     0.001 |
|   stage1_mac_1_instreamA_10                               |    <0.001 |
|   stage1_mac_1_instreamA_11                               |     0.001 |
|   stage1_mac_1_instreamA_12                               |    <0.001 |
|   stage1_mac_1_instreamA_13                               |     0.001 |
|   stage1_mac_1_instreamA_14                               |    <0.001 |
|   stage1_mac_1_instreamA_15                               |     0.001 |
|   stage1_mac_1_instreamA_16                               |    <0.001 |
|   stage1_mac_1_instreamA_17                               |     0.001 |
|   stage1_mac_1_instreamA_18                               |    <0.001 |
|   stage1_mac_1_instreamA_19                               |     0.001 |
|   stage1_mac_1_instreamA_2                                |    <0.001 |
|   stage1_mac_1_instreamA_20                               |    <0.001 |
|   stage1_mac_1_instreamA_21                               |     0.001 |
|   stage1_mac_1_instreamA_22                               |    <0.001 |
|   stage1_mac_1_instreamA_23                               |     0.001 |
|   stage1_mac_1_instreamA_24                               |    <0.001 |
|   stage1_mac_1_instreamA_3                                |     0.001 |
|   stage1_mac_1_instreamA_4                                |    <0.001 |
|   stage1_mac_1_instreamA_5                                |     0.001 |
|   stage1_mac_1_instreamA_6                                |    <0.001 |
|   stage1_mac_1_instreamA_7                                |     0.001 |
|   stage1_mac_1_instreamA_8                                |    <0.001 |
|   stage1_mac_1_instreamA_9                                |     0.001 |
|   stage1_mac_1_instreamB_0                                |    <0.001 |
|   stage1_mac_1_instreamB_1                                |    <0.001 |
|   stage1_mac_1_instreamB_10                               |    <0.001 |
|   stage1_mac_1_instreamB_11                               |    <0.001 |
|   stage1_mac_1_instreamB_12                               |    <0.001 |
|   stage1_mac_1_instreamB_13                               |    <0.001 |
|   stage1_mac_1_instreamB_14                               |    <0.001 |
|   stage1_mac_1_instreamB_15                               |    <0.001 |
|   stage1_mac_1_instreamB_16                               |    <0.001 |
|   stage1_mac_1_instreamB_17                               |    <0.001 |
|   stage1_mac_1_instreamB_18                               |    <0.001 |
|   stage1_mac_1_instreamB_19                               |    <0.001 |
|   stage1_mac_1_instreamB_2                                |    <0.001 |
|   stage1_mac_1_instreamB_20                               |    <0.001 |
|   stage1_mac_1_instreamB_21                               |    <0.001 |
|   stage1_mac_1_instreamB_22                               |    <0.001 |
|   stage1_mac_1_instreamB_23                               |    <0.001 |
|   stage1_mac_1_instreamB_24                               |    <0.001 |
|   stage1_mac_1_instreamB_3                                |    <0.001 |
|   stage1_mac_1_instreamB_4                                |    <0.001 |
|   stage1_mac_1_instreamB_5                                |    <0.001 |
|   stage1_mac_1_instreamB_6                                |    <0.001 |
|   stage1_mac_1_instreamB_7                                |    <0.001 |
|   stage1_mac_1_instreamB_8                                |    <0.001 |
|   stage1_mac_1_instreamB_9                                |    <0.001 |
|   stage1_mac_1_red_192                                    |    <0.001 |
|   stage1_mac_1_red_193                                    |    <0.001 |
|   stage1_mac_1_red_194                                    |    <0.001 |
|   stage1_mac_1_red_195                                    |    <0.001 |
|   stage1_mac_1_red_196                                    |    <0.001 |
|   stage1_mac_1_red_197                                    |    <0.001 |
|   stage1_mac_1_red_instream_0                             |    <0.001 |
|   stage1_mac_1_red_instream_1                             |    <0.001 |
|   stage1_mac_1_red_instream_10                            |    <0.001 |
|   stage1_mac_1_red_instream_11                            |    <0.001 |
|   stage1_mac_1_red_instream_12                            |    <0.001 |
|   stage1_mac_1_red_instream_13                            |    <0.001 |
|   stage1_mac_1_red_instream_14                            |    <0.001 |
|   stage1_mac_1_red_instream_15                            |    <0.001 |
|   stage1_mac_1_red_instream_16                            |    <0.001 |
|   stage1_mac_1_red_instream_17                            |    <0.001 |
|   stage1_mac_1_red_instream_18                            |    <0.001 |
|   stage1_mac_1_red_instream_19                            |    <0.001 |
|   stage1_mac_1_red_instream_2                             |    <0.001 |
|   stage1_mac_1_red_instream_20                            |    <0.001 |
|   stage1_mac_1_red_instream_21                            |    <0.001 |
|   stage1_mac_1_red_instream_22                            |    <0.001 |
|   stage1_mac_1_red_instream_23                            |    <0.001 |
|   stage1_mac_1_red_instream_24                            |    <0.001 |
|   stage1_mac_1_red_instream_3                             |    <0.001 |
|   stage1_mac_1_red_instream_4                             |    <0.001 |
|   stage1_mac_1_red_instream_5                             |    <0.001 |
|   stage1_mac_1_red_instream_6                             |    <0.001 |
|   stage1_mac_1_red_instream_7                             |    <0.001 |
|   stage1_mac_1_red_instream_8                             |    <0.001 |
|   stage1_mac_1_red_instream_9                             |    <0.001 |
|   stage1_mac_1_red_outstream                              |    <0.001 |
|   stage_13                                                |    <0.001 |
|   stage_14                                                |    <0.001 |
|   stage_15                                                |    <0.001 |
|   stage_16                                                |    <0.001 |
|   stage_17                                                |    <0.001 |
|   stage_18                                                |    <0.001 |
|   stage_19                                                |    <0.001 |
|   stage_20                                                |    <0.001 |
|   stage_21                                                |    <0.001 |
|   stage_22                                                |    <0.001 |
|   stage_23                                                |    <0.001 |
|   stage_24                                                |    <0.001 |
|   stage_25                                                |    <0.001 |
|   stage_26                                                |    <0.001 |
|   stage_27                                                |    <0.001 |
|   stage_28                                                |    <0.001 |
|   stage_29                                                |    <0.001 |
|   stage_3                                                 |    <0.001 |
|   stage_30                                                |    <0.001 |
|   stage_31                                                |    <0.001 |
|   stage_32                                                |    <0.001 |
|   stage_33                                                |    <0.001 |
|   stage_34                                                |    <0.001 |
|   stage_35                                                |    <0.001 |
|   stage_36                                                |    <0.001 |
|   stage_37                                                |    <0.001 |
|   stage_38                                                |    <0.001 |
|   stage_39                                                |    <0.001 |
|   stage_4                                                 |     0.001 |
|   stage_40                                                |    <0.001 |
|   stage_41                                                |    <0.001 |
|   stage_42                                                |    <0.001 |
|   stage_43                                                |    <0.001 |
|   stage_44                                                |    <0.001 |
|   stage_45                                                |    <0.001 |
|   stage_46                                                |    <0.001 |
|   stage_47                                                |    <0.001 |
|   stage_48                                                |    <0.001 |
|   stage_49                                                |    <0.001 |
|   stage_50                                                |    <0.001 |
|   stage_51                                                |    <0.001 |
|   stage_52                                                |    <0.001 |
|   stage_53                                                |    <0.001 |
|   stage_54                                                |    <0.001 |
|   stage_55                                                |    <0.001 |
|   stage_56                                                |    <0.001 |
|   stage_57                                                |    <0.001 |
|   stage_58                                                |    <0.001 |
|   stage_59                                                |    <0.001 |
|   stage_6                                                 |    <0.001 |
|   stage_60                                                |    <0.001 |
|   stage_61                                                |    <0.001 |
|   stage_62                                                |    <0.001 |
|   stage_63                                                |    <0.001 |
|   stage_64                                                |    <0.001 |
|   stage_65                                                |    <0.001 |
|   stage_66                                                |    <0.001 |
|   stage_67                                                |    <0.001 |
|   stage_68                                                |    <0.001 |
|   stage_69                                                |    <0.001 |
|   stage_7                                                 |     0.001 |
|   stage_70                                                |    <0.001 |
|   stage_71                                                |    <0.001 |
|   stage_72                                                |    <0.001 |
|   stage_9                                                 |     0.001 |
|   stage_collPulse                                         |     0.001 |
|   stage_forward_0                                         |     0.001 |
|   stage_forward_1                                         |     0.001 |
|   stage_forwardingQ_0_memory                              |     0.014 |
|   stage_forwardingQ_1_memory                              |     0.014 |
|   stage_instream_0                                        |    <0.001 |
|   stage_instream_1                                        |    <0.001 |
|   stage_lineBuffer_0_0_memory_memory                      |     0.003 |
|   stage_lineBuffer_0_0_memory_serverAdapterB_outDataCore  |     0.002 |
|     arr_reg_0_1_0_5                                       |    <0.001 |
|     arr_reg_0_1_12_17                                     |    <0.001 |
|     arr_reg_0_1_18_23                                     |    <0.001 |
|     arr_reg_0_1_24_29                                     |    <0.001 |
|     arr_reg_0_1_30_31                                     |    <0.001 |
|     arr_reg_0_1_6_11                                      |    <0.001 |
|   stage_lineBuffer_0_1_memory_memory                      |     0.003 |
|   stage_lineBuffer_0_1_memory_serverAdapterB_outDataCore  |     0.003 |
|     arr_reg_0_1_0_5                                       |    <0.001 |
|     arr_reg_0_1_12_17                                     |    <0.001 |
|     arr_reg_0_1_18_23                                     |    <0.001 |
|     arr_reg_0_1_24_29                                     |    <0.001 |
|     arr_reg_0_1_30_31                                     |    <0.001 |
|     arr_reg_0_1_6_11                                      |    <0.001 |
|   stage_lineBuffer_1_0_memory_memory                      |     0.003 |
|   stage_lineBuffer_1_0_memory_serverAdapterB_outDataCore  |     0.002 |
|     arr_reg_0_1_0_5                                       |    <0.001 |
|     arr_reg_0_1_12_17                                     |    <0.001 |
|     arr_reg_0_1_18_23                                     |    <0.001 |
|     arr_reg_0_1_24_29                                     |    <0.001 |
|     arr_reg_0_1_30_31                                     |    <0.001 |
|     arr_reg_0_1_6_11                                      |    <0.001 |
|   stage_lineBuffer_1_1_memory_memory                      |     0.003 |
|   stage_lineBuffer_1_1_memory_serverAdapterB_outDataCore  |     0.002 |
|     arr_reg_0_1_0_5                                       |    <0.001 |
|     arr_reg_0_1_12_17                                     |    <0.001 |
|     arr_reg_0_1_18_23                                     |    <0.001 |
|     arr_reg_0_1_24_29                                     |    <0.001 |
|     arr_reg_0_1_30_31                                     |    <0.001 |
|     arr_reg_0_1_6_11                                      |    <0.001 |
|   stage_lineBuffer_2_0_memory_memory                      |     0.003 |
|   stage_lineBuffer_2_0_memory_serverAdapterB_outDataCore  |     0.002 |
|     arr_reg_0_1_0_5                                       |    <0.001 |
|     arr_reg_0_1_12_17                                     |    <0.001 |
|     arr_reg_0_1_18_23                                     |    <0.001 |
|     arr_reg_0_1_24_29                                     |    <0.001 |
|     arr_reg_0_1_30_31                                     |    <0.001 |
|     arr_reg_0_1_6_11                                      |    <0.001 |
|   stage_lineBuffer_2_1_memory_memory                      |     0.003 |
|   stage_lineBuffer_2_1_memory_serverAdapterB_outDataCore  |     0.002 |
|     arr_reg_0_1_0_5                                       |    <0.001 |
|     arr_reg_0_1_12_17                                     |    <0.001 |
|     arr_reg_0_1_18_23                                     |    <0.001 |
|     arr_reg_0_1_24_29                                     |    <0.001 |
|     arr_reg_0_1_30_31                                     |    <0.001 |
|     arr_reg_0_1_6_11                                      |    <0.001 |
|   stage_lineBuffer_3_0_memory_memory                      |     0.003 |
|   stage_lineBuffer_3_0_memory_serverAdapterB_outDataCore  |     0.002 |
|     arr_reg_0_1_0_5                                       |    <0.001 |
|     arr_reg_0_1_12_17                                     |    <0.001 |
|     arr_reg_0_1_18_23                                     |    <0.001 |
|     arr_reg_0_1_24_29                                     |    <0.001 |
|     arr_reg_0_1_30_31                                     |    <0.001 |
|     arr_reg_0_1_6_11                                      |    <0.001 |
|   stage_lineBuffer_3_1_memory_memory                      |     0.003 |
|   stage_lineBuffer_3_1_memory_serverAdapterB_outDataCore  |     0.002 |
|     arr_reg_0_1_0_5                                       |    <0.001 |
|     arr_reg_0_1_12_17                                     |    <0.001 |
|     arr_reg_0_1_18_23                                     |    <0.001 |
|     arr_reg_0_1_24_29                                     |    <0.001 |
|     arr_reg_0_1_30_31                                     |    <0.001 |
|     arr_reg_0_1_6_11                                      |    <0.001 |
|   stage_lineBuffer_4_0_memory_memory                      |     0.003 |
|   stage_lineBuffer_4_0_memory_serverAdapterB_outDataCore  |     0.002 |
|     arr_reg_0_1_0_5                                       |    <0.001 |
|     arr_reg_0_1_12_17                                     |    <0.001 |
|     arr_reg_0_1_18_23                                     |    <0.001 |
|     arr_reg_0_1_24_29                                     |    <0.001 |
|     arr_reg_0_1_30_31                                     |    <0.001 |
|     arr_reg_0_1_6_11                                      |    <0.001 |
|   stage_lineBuffer_4_1_memory_memory                      |     0.003 |
|   stage_lineBuffer_4_1_memory_serverAdapterB_outDataCore  |     0.002 |
|     arr_reg_0_1_0_5                                       |    <0.001 |
|     arr_reg_0_1_12_17                                     |    <0.001 |
|     arr_reg_0_1_18_23                                     |    <0.001 |
|     arr_reg_0_1_24_29                                     |    <0.001 |
|     arr_reg_0_1_30_31                                     |    <0.001 |
|     arr_reg_0_1_6_11                                      |    <0.001 |
|   stage_mac_0                                             |    <0.001 |
|   stage_mac_0_1                                           |    <0.001 |
|   stage_mac_0_10                                          |    <0.001 |
|   stage_mac_0_11                                          |    <0.001 |
|   stage_mac_0_12                                          |    <0.001 |
|   stage_mac_0_13                                          |    <0.001 |
|   stage_mac_0_14                                          |    <0.001 |
|   stage_mac_0_15                                          |    <0.001 |
|   stage_mac_0_16                                          |    <0.001 |
|   stage_mac_0_17                                          |    <0.001 |
|   stage_mac_0_18                                          |    <0.001 |
|   stage_mac_0_19                                          |    <0.001 |
|   stage_mac_0_2                                           |    <0.001 |
|   stage_mac_0_20                                          |    <0.001 |
|   stage_mac_0_21                                          |    <0.001 |
|   stage_mac_0_22                                          |    <0.001 |
|   stage_mac_0_23                                          |    <0.001 |
|   stage_mac_0_24                                          |    <0.001 |
|   stage_mac_0_3                                           |    <0.001 |
|   stage_mac_0_4                                           |    <0.001 |
|   stage_mac_0_5                                           |    <0.001 |
|   stage_mac_0_6                                           |    <0.001 |
|   stage_mac_0_7                                           |    <0.001 |
|   stage_mac_0_8                                           |    <0.001 |
|   stage_mac_0_9                                           |    <0.001 |
|   stage_mac_0_instreamA_0                                 |     0.001 |
|   stage_mac_0_instreamA_1                                 |     0.001 |
|   stage_mac_0_instreamA_10                                |     0.001 |
|   stage_mac_0_instreamA_11                                |     0.001 |
|   stage_mac_0_instreamA_12                                |     0.001 |
|   stage_mac_0_instreamA_13                                |     0.001 |
|   stage_mac_0_instreamA_14                                |     0.001 |
|   stage_mac_0_instreamA_15                                |     0.001 |
|   stage_mac_0_instreamA_16                                |     0.001 |
|   stage_mac_0_instreamA_17                                |     0.001 |
|   stage_mac_0_instreamA_18                                |     0.001 |
|   stage_mac_0_instreamA_19                                |     0.001 |
|   stage_mac_0_instreamA_2                                 |     0.001 |
|   stage_mac_0_instreamA_20                                |     0.001 |
|   stage_mac_0_instreamA_21                                |     0.001 |
|   stage_mac_0_instreamA_22                                |     0.001 |
|   stage_mac_0_instreamA_23                                |     0.001 |
|   stage_mac_0_instreamA_24                                |     0.001 |
|   stage_mac_0_instreamA_3                                 |     0.001 |
|   stage_mac_0_instreamA_4                                 |     0.001 |
|   stage_mac_0_instreamA_5                                 |     0.001 |
|   stage_mac_0_instreamA_6                                 |     0.001 |
|   stage_mac_0_instreamA_7                                 |     0.001 |
|   stage_mac_0_instreamA_8                                 |     0.001 |
|   stage_mac_0_instreamA_9                                 |     0.001 |
|   stage_mac_0_instreamB_0                                 |    <0.001 |
|   stage_mac_0_instreamB_1                                 |    <0.001 |
|   stage_mac_0_instreamB_10                                |    <0.001 |
|   stage_mac_0_instreamB_11                                |    <0.001 |
|   stage_mac_0_instreamB_12                                |    <0.001 |
|   stage_mac_0_instreamB_13                                |    <0.001 |
|   stage_mac_0_instreamB_14                                |    <0.001 |
|   stage_mac_0_instreamB_15                                |    <0.001 |
|   stage_mac_0_instreamB_16                                |    <0.001 |
|   stage_mac_0_instreamB_17                                |    <0.001 |
|   stage_mac_0_instreamB_18                                |    <0.001 |
|   stage_mac_0_instreamB_19                                |    <0.001 |
|   stage_mac_0_instreamB_2                                 |    <0.001 |
|   stage_mac_0_instreamB_20                                |    <0.001 |
|   stage_mac_0_instreamB_21                                |    <0.001 |
|   stage_mac_0_instreamB_22                                |    <0.001 |
|   stage_mac_0_instreamB_23                                |    <0.001 |
|   stage_mac_0_instreamB_24                                |    <0.001 |
|   stage_mac_0_instreamB_3                                 |    <0.001 |
|   stage_mac_0_instreamB_4                                 |    <0.001 |
|   stage_mac_0_instreamB_5                                 |    <0.001 |
|   stage_mac_0_instreamB_6                                 |    <0.001 |
|   stage_mac_0_instreamB_7                                 |    <0.001 |
|   stage_mac_0_instreamB_8                                 |    <0.001 |
|   stage_mac_0_instreamB_9                                 |    <0.001 |
|   stage_mac_0_red_192                                     |    <0.001 |
|   stage_mac_0_red_193                                     |    <0.001 |
|   stage_mac_0_red_194                                     |    <0.001 |
|   stage_mac_0_red_195                                     |    <0.001 |
|   stage_mac_0_red_196                                     |    <0.001 |
|   stage_mac_0_red_197                                     |    <0.001 |
|   stage_mac_0_red_instream_0                              |     0.001 |
|   stage_mac_0_red_instream_1                              |     0.001 |
|   stage_mac_0_red_instream_10                             |     0.001 |
|   stage_mac_0_red_instream_11                             |     0.001 |
|   stage_mac_0_red_instream_12                             |     0.001 |
|   stage_mac_0_red_instream_13                             |     0.001 |
|   stage_mac_0_red_instream_14                             |     0.001 |
|   stage_mac_0_red_instream_15                             |     0.001 |
|   stage_mac_0_red_instream_16                             |     0.001 |
|   stage_mac_0_red_instream_17                             |     0.001 |
|   stage_mac_0_red_instream_18                             |     0.001 |
|   stage_mac_0_red_instream_19                             |     0.001 |
|   stage_mac_0_red_instream_2                              |     0.001 |
|   stage_mac_0_red_instream_20                             |     0.001 |
|   stage_mac_0_red_instream_21                             |     0.001 |
|   stage_mac_0_red_instream_22                             |     0.001 |
|   stage_mac_0_red_instream_23                             |     0.001 |
|   stage_mac_0_red_instream_24                             |     0.001 |
|   stage_mac_0_red_instream_3                              |     0.001 |
|   stage_mac_0_red_instream_4                              |     0.001 |
|   stage_mac_0_red_instream_5                              |     0.001 |
|   stage_mac_0_red_instream_6                              |     0.001 |
|   stage_mac_0_red_instream_7                              |     0.001 |
|   stage_mac_0_red_instream_8                              |     0.001 |
|   stage_mac_0_red_instream_9                              |     0.001 |
|   stage_mac_0_red_outstream                               |     0.002 |
|   stage_mac_1                                             |    <0.001 |
|   stage_mac_1_1                                           |    <0.001 |
|   stage_mac_1_10                                          |    <0.001 |
|   stage_mac_1_11                                          |    <0.001 |
|   stage_mac_1_12                                          |    <0.001 |
|   stage_mac_1_13                                          |    <0.001 |
|   stage_mac_1_14                                          |    <0.001 |
|   stage_mac_1_15                                          |    <0.001 |
|   stage_mac_1_16                                          |    <0.001 |
|   stage_mac_1_17                                          |    <0.001 |
|   stage_mac_1_18                                          |    <0.001 |
|   stage_mac_1_19                                          |    <0.001 |
|   stage_mac_1_2                                           |    <0.001 |
|   stage_mac_1_20                                          |    <0.001 |
|   stage_mac_1_21                                          |    <0.001 |
|   stage_mac_1_22                                          |    <0.001 |
|   stage_mac_1_23                                          |    <0.001 |
|   stage_mac_1_24                                          |    <0.001 |
|   stage_mac_1_3                                           |    <0.001 |
|   stage_mac_1_4                                           |    <0.001 |
|   stage_mac_1_5                                           |    <0.001 |
|   stage_mac_1_6                                           |    <0.001 |
|   stage_mac_1_7                                           |    <0.001 |
|   stage_mac_1_8                                           |    <0.001 |
|   stage_mac_1_9                                           |    <0.001 |
|   stage_mac_1_instreamA_0                                 |     0.001 |
|   stage_mac_1_instreamA_1                                 |     0.001 |
|   stage_mac_1_instreamA_10                                |     0.001 |
|   stage_mac_1_instreamA_11                                |     0.001 |
|   stage_mac_1_instreamA_12                                |     0.001 |
|   stage_mac_1_instreamA_13                                |     0.001 |
|   stage_mac_1_instreamA_14                                |     0.001 |
|   stage_mac_1_instreamA_15                                |     0.001 |
|   stage_mac_1_instreamA_16                                |     0.001 |
|   stage_mac_1_instreamA_17                                |     0.001 |
|   stage_mac_1_instreamA_18                                |     0.001 |
|   stage_mac_1_instreamA_19                                |     0.001 |
|   stage_mac_1_instreamA_2                                 |     0.001 |
|   stage_mac_1_instreamA_20                                |     0.001 |
|   stage_mac_1_instreamA_21                                |     0.001 |
|   stage_mac_1_instreamA_22                                |     0.001 |
|   stage_mac_1_instreamA_23                                |     0.001 |
|   stage_mac_1_instreamA_24                                |     0.001 |
|   stage_mac_1_instreamA_3                                 |     0.001 |
|   stage_mac_1_instreamA_4                                 |     0.001 |
|   stage_mac_1_instreamA_5                                 |     0.001 |
|   stage_mac_1_instreamA_6                                 |     0.001 |
|   stage_mac_1_instreamA_7                                 |     0.001 |
|   stage_mac_1_instreamA_8                                 |     0.001 |
|   stage_mac_1_instreamA_9                                 |     0.001 |
|   stage_mac_1_instreamB_0                                 |    <0.001 |
|   stage_mac_1_instreamB_1                                 |    <0.001 |
|   stage_mac_1_instreamB_10                                |    <0.001 |
|   stage_mac_1_instreamB_11                                |    <0.001 |
|   stage_mac_1_instreamB_12                                |    <0.001 |
|   stage_mac_1_instreamB_13                                |    <0.001 |
|   stage_mac_1_instreamB_14                                |    <0.001 |
|   stage_mac_1_instreamB_15                                |    <0.001 |
|   stage_mac_1_instreamB_16                                |    <0.001 |
|   stage_mac_1_instreamB_17                                |    <0.001 |
|   stage_mac_1_instreamB_18                                |    <0.001 |
|   stage_mac_1_instreamB_19                                |    <0.001 |
|   stage_mac_1_instreamB_2                                 |    <0.001 |
|   stage_mac_1_instreamB_20                                |    <0.001 |
|   stage_mac_1_instreamB_21                                |    <0.001 |
|   stage_mac_1_instreamB_22                                |    <0.001 |
|   stage_mac_1_instreamB_23                                |    <0.001 |
|   stage_mac_1_instreamB_24                                |    <0.001 |
|   stage_mac_1_instreamB_3                                 |    <0.001 |
|   stage_mac_1_instreamB_4                                 |    <0.001 |
|   stage_mac_1_instreamB_5                                 |    <0.001 |
|   stage_mac_1_instreamB_6                                 |    <0.001 |
|   stage_mac_1_instreamB_7                                 |    <0.001 |
|   stage_mac_1_instreamB_8                                 |    <0.001 |
|   stage_mac_1_instreamB_9                                 |    <0.001 |
|   stage_mac_1_red_192                                     |    <0.001 |
|   stage_mac_1_red_193                                     |    <0.001 |
|   stage_mac_1_red_194                                     |    <0.001 |
|   stage_mac_1_red_195                                     |    <0.001 |
|   stage_mac_1_red_196                                     |    <0.001 |
|   stage_mac_1_red_197                                     |    <0.001 |
|   stage_mac_1_red_instream_0                              |     0.001 |
|   stage_mac_1_red_instream_1                              |     0.001 |
|   stage_mac_1_red_instream_10                             |     0.001 |
|   stage_mac_1_red_instream_11                             |     0.001 |
|   stage_mac_1_red_instream_12                             |     0.001 |
|   stage_mac_1_red_instream_13                             |     0.001 |
|   stage_mac_1_red_instream_14                             |     0.001 |
|   stage_mac_1_red_instream_15                             |     0.001 |
|   stage_mac_1_red_instream_16                             |     0.001 |
|   stage_mac_1_red_instream_17                             |     0.001 |
|   stage_mac_1_red_instream_18                             |     0.001 |
|   stage_mac_1_red_instream_19                             |     0.001 |
|   stage_mac_1_red_instream_2                              |     0.001 |
|   stage_mac_1_red_instream_20                             |     0.001 |
|   stage_mac_1_red_instream_21                             |     0.001 |
|   stage_mac_1_red_instream_22                             |     0.001 |
|   stage_mac_1_red_instream_23                             |     0.001 |
|   stage_mac_1_red_instream_24                             |     0.001 |
|   stage_mac_1_red_instream_3                              |     0.001 |
|   stage_mac_1_red_instream_4                              |     0.001 |
|   stage_mac_1_red_instream_5                              |     0.001 |
|   stage_mac_1_red_instream_6                              |     0.001 |
|   stage_mac_1_red_instream_7                              |     0.001 |
|   stage_mac_1_red_instream_8                              |     0.001 |
|   stage_mac_1_red_instream_9                              |     0.001 |
|   stage_mac_1_red_outstream                               |     0.002 |
+-----------------------------------------------------------+-----------+


