<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>LRAM Operational Modes</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part173.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part175.htm">Next &gt;</a></p><h3 style="padding-top: 11pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;"><a name="bookmark212">&zwnj;</a>LRAM Operational Modes</h3><p class="s3" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;">When the LRAM is used as an integrated part of the ACX_MLP72, it can be operated in three modes (the mode values correspond to the values set for the <span class="s17">lram_input_control_mode </span>and <span class="s17">lram_output_control_mode </span>parameters):</p><p class="s3" style="padding-top: 5pt;padding-left: 36pt;text-indent: -11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_239.png"/></span><span class="s12"> </span>Mode 0 (default) – LRAM is slaved to co-sited ACX_BRAM72K. Using the <span class="s17">wrmsel </span>and <span class="s17">rdmsel </span>address enables on the co-sited ACX_BRAM72K, the LRAM operates as an extension to the ACX_BRAM72K, supporting additional address space. The data, read and write signals are connected from the ACX_BRAM72K to the LRAM using the dedicated signal paths. This mode is intended for initializing the LRAM via the NoC during power-up.</p><p class="s12" style="padding-top: 4pt;padding-left: 36pt;text-indent: -11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_240.png"/></span> <span class="s3">Mode 1 – LRAM operates as either a RAM or FIFO (dependent upon </span><span class="s17">lram_fifo_enable</span><a href="part175.htm#bookmark407" class="s4">). Re- purposing several dual-use inputs (CE, RSTN, EXPB), the LRAM can store the results of the ACX_MLP72 calculation, and its output can be routed back into the ACX_MLP72 Input Selection stage. For details of how the ACX_MLP72 inputs can be re-purposed to the LRAM, see </a><a href="part175.htm#bookmark407" class="s13">LRAM Virtual Ports. (see page 123)</a></p><p style="text-indent: 0pt;text-align: left;"><span><img width="672" height="105" alt="image" src="Image_241.png"/></span></p><div class="textbox" style="border:0.8pt solid #9EB6D3;display:block;min-height:78.0pt;width:503.2pt;"><p class="s23" style="padding-top: 4pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">Note</p><p class="s24" style="padding-top: 6pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">Although <span class="s45">lram_input_control_mode </span>and <span class="s45">lram_output_control_mode </span>are separate parameters, it is anticipated that in normal operation they would both be set to the same value. If the user application requires these parameters to be set to differing values, they are recommended to discuss their requirements with Achronix Support.</p></div><p style="text-indent: 0pt;text-align: left;"/><p class="s3" style="padding-top: 4pt;padding-left: 36pt;text-indent: -11pt;line-height: 107%;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_242.png"/></span><span class="s12"> </span>Mode 2 – the LRAM must be set to operate as a FIFO in Mode 1 (<span class="s17">lram_fifo_enable </span><a href="part177.htm#bookmark408" class="s4">= 1&#39;b1). Mode 2 then adds additional signals that allow the reset of the FIFO address generators (see </a><a href="part177.htm#bookmark408" class="s13">FIFO Address Generators (see </a><span style=" color: #007D39;">page 125)</span>). This additional flexibility allows the LRAM to store groups of results or coefficients that do not necessarily match the length of the FIFO, i.e., their length is not a power of 2<span class="s47">n</span>.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part173.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part175.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
